###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 17:13:56 2022
#  Design:            SYS_TOP
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Recovery Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Recovery                      0.316
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.036
- Arrival Time                  0.349
= Slack Time                   19.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 |   19.686 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 |   19.686 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.347 |   0.347 |   20.034 | 
     | U1_RST_SYNC/sync_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.002 |   0.349 |   20.036 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK             |            |       |   0.000 |  -19.686 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -19.686 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -19.649 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -19.647 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -19.618 | 
     | U0_mux2X1/U1/A               |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -19.617 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/A        |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/Y        |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -19.317 | 
     | REF_SCAN_CLK__L2_I0/A        |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -19.316 | 
     | REF_SCAN_CLK__L2_I0/Y        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -19.249 | 
     | REF_SCAN_CLK__L3_I1/A        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -19.247 | 
     | REF_SCAN_CLK__L3_I1/Y        |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -19.137 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.551 |  -19.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin U1_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U1_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Recovery                      0.316
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.036
- Arrival Time                  0.349
= Slack Time                   19.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 |   19.687 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 |   19.687 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.347 |   0.347 |   20.034 | 
     | U1_RST_SYNC/meta_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.002 |   0.349 |   20.036 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                              |      |                     |            |       |  Time   |   Time   | 
     |------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK             |            |       |   0.000 |  -19.687 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -19.686 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -19.649 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -19.647 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -19.618 | 
     | U0_mux2X1/U1/A               |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -19.617 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/A        |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -19.455 | 
     | REF_SCAN_CLK__L1_I0/Y        |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -19.318 | 
     | REF_SCAN_CLK__L2_I0/A        |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -19.316 | 
     | REF_SCAN_CLK__L2_I0/Y        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -19.249 | 
     | REF_SCAN_CLK__L3_I1/A        |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -19.247 | 
     | REF_SCAN_CLK__L3_I1/Y        |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -19.137 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.551 |  -19.135 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   parity_error                                (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              217.000
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               867.800
- Arrival Time                  1.728
= Slack Time                  866.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                     |  ^   | UART_CLK           |            |       |  -0.000 |  866.072 | 
     | UART_CLK__L1_I0/A                            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 |  866.073 | 
     | UART_CLK__L1_I0/Y                            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  866.110 | 
     | UART_CLK__L2_I0/A                            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 |  866.110 | 
     | UART_CLK__L2_I0/Y                            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 |  866.139 | 
     | U1_mux2X1/U1/A                               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 |  866.140 | 
     | U1_mux2X1/U1/Y                               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.273 |  866.344 | 
     | RX_SCAN_CLK__L1_I0/A                         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 |  866.345 | 
     | RX_SCAN_CLK__L1_I0/Y                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 |  866.477 | 
     | RX_SCAN_CLK__L2_I0/A                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 |  866.479 | 
     | RX_SCAN_CLK__L2_I0/Y                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 |  866.596 | 
     | RX_SCAN_CLK__L3_I0/A                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 |  866.597 | 
     | RX_SCAN_CLK__L3_I0/Y                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.637 |  866.708 | 
     | RX_SCAN_CLK__L4_I0/A                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 |  866.709 | 
     | RX_SCAN_CLK__L4_I0/Y                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 |  866.818 | 
     | RX_SCAN_CLK__L5_I0/A                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 |  866.819 | 
     | RX_SCAN_CLK__L5_I0/Y                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 |  866.925 | 
     | RX_SCAN_CLK__L6_I0/A                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.854 |  866.925 | 
     | RX_SCAN_CLK__L6_I0/Y                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.955 |  867.026 | 
     | RX_SCAN_CLK__L7_I0/A                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 |  867.027 | 
     | RX_SCAN_CLK__L7_I0/Y                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 |  867.128 | 
     | RX_SCAN_CLK__L8_I0/A                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 |  867.128 | 
     | RX_SCAN_CLK__L8_I0/Y                         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 |  867.284 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 |  867.289 | 
     | U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q  |  v   | parity_error       | SDFFRQX2M  | 0.511 |   1.728 |  867.800 | 
     | parity_error                                 |  v   | parity_error       | SYS_TOP    | 0.000 |   1.728 |  867.800 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   framing_error                               (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              217.000
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               867.800
- Arrival Time                  1.726
= Slack Time                  866.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                     |  ^   | UART_CLK           |            |       |  -0.000 |  866.074 | 
     | UART_CLK__L1_I0/A                            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 |  866.075 | 
     | UART_CLK__L1_I0/Y                            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 |  866.112 | 
     | UART_CLK__L2_I0/A                            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 |  866.113 | 
     | UART_CLK__L2_I0/Y                            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 |  866.142 | 
     | U1_mux2X1/U1/A                               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 |  866.142 | 
     | U1_mux2X1/U1/Y                               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.273 |  866.347 | 
     | RX_SCAN_CLK__L1_I0/A                         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 |  866.347 | 
     | RX_SCAN_CLK__L1_I0/Y                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 |  866.479 | 
     | RX_SCAN_CLK__L2_I0/A                         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 |  866.481 | 
     | RX_SCAN_CLK__L2_I0/Y                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 |  866.598 | 
     | RX_SCAN_CLK__L3_I0/A                         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 |  866.600 | 
     | RX_SCAN_CLK__L3_I0/Y                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.637 |  866.711 | 
     | RX_SCAN_CLK__L4_I0/A                         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 |  866.711 | 
     | RX_SCAN_CLK__L4_I0/Y                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 |  866.820 | 
     | RX_SCAN_CLK__L5_I0/A                         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 |  866.821 | 
     | RX_SCAN_CLK__L5_I0/Y                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 |  866.927 | 
     | RX_SCAN_CLK__L6_I0/A                         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.854 |  866.928 | 
     | RX_SCAN_CLK__L6_I0/Y                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.955 |  867.029 | 
     | RX_SCAN_CLK__L7_I0/A                         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 |  867.029 | 
     | RX_SCAN_CLK__L7_I0/Y                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 |  867.130 | 
     | RX_SCAN_CLK__L8_I0/A                         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 |  867.130 | 
     | RX_SCAN_CLK__L8_I0/Y                         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 |  867.286 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 |  867.291 | 
     | U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q  |  v   | framing_error      | SDFFRQX2M  | 0.508 |   1.726 |  867.800 | 
     | framing_error                                |  v   | framing_error      | SYS_TOP    | 0.000 |   1.726 |  867.800 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[3]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.412
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.605
- Arrival Time                218.720
= Slack Time                  866.885
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell   | Delay | Arrival | Required | 
     |                                                    |      |                                            |          |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |          |       | 217.292 | 1084.177 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M   | 0.003 | 217.295 | 1084.181 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M   | 0.118 | 217.413 | 1084.298 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M | 0.000 | 217.413 | 1084.298 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M | 0.282 | 217.695 | 1084.580 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M | 0.000 | 217.695 | 1084.580 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M | 0.161 | 217.856 | 1084.742 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M   | 0.000 | 217.856 | 1084.742 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M   | 0.145 | 218.001 | 1084.887 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M | 0.000 | 218.001 | 1084.887 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M | 0.118 | 218.119 | 1085.005 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI21X2M | 0.000 | 218.120 | 1085.005 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | AOI21X2M | 0.239 | 218.359 | 1085.244 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | OAI21X2M | 0.000 | 218.359 | 1085.244 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | OAI21X2M | 0.131 | 218.490 | 1085.376 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U24/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | AOI21X2M | 0.000 | 218.490 | 1085.376 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U24/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n16 | AOI21X2M | 0.144 | 218.635 | 1085.520 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/A0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n16 | OAI21X2M | 0.000 | 218.635 | 1085.520 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n25 | OAI21X2M | 0.085 | 218.720 | 1085.605 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n25 | SDFFRX1M | 0.000 | 218.720 | 1085.605 | 
     | eg[3]/D                                            |      |                                            |          |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -866.885 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -866.884 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -866.848 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -866.847 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -866.818 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -866.818 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -866.613 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -866.613 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.480 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.479 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.361 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.360 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.249 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.248 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.139 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.139 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.032 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.032 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -865.931 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -865.930 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -865.830 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -865.829 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -865.673 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRX1M   | 0.005 |   1.217 | -865.668 | 
     | eg[3]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.384
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.633
- Arrival Time                218.734
= Slack Time                  866.898
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.292 | 1084.190 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.295 | 1084.193 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.118 | 217.413 | 1084.311 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.413 | 1084.311 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.282 | 217.694 | 1084.593 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.695 | 1084.593 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.161 | 217.856 | 1084.754 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.856 | 1084.754 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.145 | 218.001 | 1084.899 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 218.001 | 1084.899 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.118 | 218.119 | 1085.018 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI21X2M  | 0.000 | 218.119 | 1085.018 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | AOI21X2M  | 0.239 | 218.359 | 1085.257 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n21 | OAI21X2M  | 0.000 | 218.359 | 1085.257 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | OAI21X2M  | 0.131 | 218.490 | 1085.388 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/B0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n19 | AOI32X1M  | 0.000 | 218.490 | 1085.389 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n20 | AOI32X1M  | 0.186 | 218.676 | 1085.575 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/A       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n20 | INVX2M    | 0.000 | 218.676 | 1085.575 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U28/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n12 | INVX2M    | 0.058 | 218.734 | 1085.633 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n12 | SDFFRQX2M | 0.000 | 218.734 | 1085.633 | 
     | eg[2]/D                                            |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -866.898 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -866.897 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -866.861 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -866.860 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -866.831 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -866.831 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -866.626 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -866.625 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.493 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.492 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.374 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.373 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.262 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.261 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.152 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.152 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.045 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.045 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -865.944 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -865.943 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -865.843 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -865.842 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -865.686 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.217 | -865.682 | 
     | eg[2]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (^) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.274
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.743
- Arrival Time                218.685
= Slack Time                  867.058
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |            |       | 217.292 | 1084.349 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M     | 0.003 | 217.295 | 1084.353 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M     | 0.118 | 217.413 | 1084.471 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M   | 0.000 | 217.413 | 1084.471 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M   | 0.282 | 217.695 | 1084.752 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M   | 0.000 | 217.695 | 1084.753 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M   | 0.161 | 217.856 | 1084.914 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M     | 0.000 | 217.856 | 1084.914 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M     | 0.145 | 218.001 | 1085.059 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M   | 0.000 | 218.001 | 1085.059 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M   | 0.118 | 218.119 | 1085.177 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/B       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | NOR3X2M    | 0.000 | 218.120 | 1085.177 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n18 | NOR3X2M    | 0.354 | 218.473 | 1085.531 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/A1N     |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n18 | OAI2BB2X1M | 0.000 | 218.473 | 1085.531 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n26 | OAI2BB2X1M | 0.212 | 218.685 | 1085.743 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n26 | SDFFRQX2M  | 0.000 | 218.685 | 1085.743 | 
     | eg[1]/D                                            |      |                                            |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.058 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.057 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.020 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.019 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -866.990 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -866.990 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -866.785 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -866.785 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.653 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.651 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.534 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.532 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.421 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.421 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.312 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.311 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.204 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.204 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.103 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.103 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.002 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.002 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -865.845 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.217 | -865.841 | 
     | eg[1]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.385
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.631
- Arrival Time                218.459
= Slack Time                  867.172
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.292 | 1084.464 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.295 | 1084.467 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.118 | 217.413 | 1084.585 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.413 | 1084.585 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.282 | 217.695 | 1084.866 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.695 | 1084.867 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.161 | 217.856 | 1085.028 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.856 | 1085.028 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.145 | 218.001 | 1085.173 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 218.001 | 1085.173 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.118 | 218.119 | 1085.291 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/A0      |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI32X1M  | 0.000 | 218.120 | 1085.291 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n23 | AOI32X1M  | 0.273 | 218.393 | 1085.565 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/A       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n23 | INVX2M    | 0.000 | 218.393 | 1085.565 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U16/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n10 | INVX2M    | 0.066 | 218.459 | 1085.631 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n10 | SDFFRQX2M | 0.000 | 218.459 | 1085.631 | 
     | reg[2]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.172 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.171 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.134 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.133 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.104 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.104 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -866.899 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -866.899 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.767 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.765 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.648 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.646 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.535 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.535 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.426 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.425 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.319 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.318 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.217 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.217 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.116 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.116 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -865.960 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -865.956 | 
     | reg[2]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_
count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.409
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.607
- Arrival Time                218.424
= Slack Time                  867.183
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.292 | 1084.475 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.295 | 1084.479 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.118 | 217.413 | 1084.596 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.413 | 1084.596 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.282 | 217.695 | 1084.878 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.695 | 1084.878 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.161 | 217.856 | 1085.039 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.856 | 1085.040 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.145 | 218.001 | 1085.184 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 218.001 | 1085.185 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.118 | 218.119 | 1085.303 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.120 | 1085.303 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.166 | 218.285 | 1085.468 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/B1      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | OAI32X1M  | 0.000 | 218.285 | 1085.469 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U18/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n27 | OAI32X1M  | 0.139 | 218.424 | 1085.607 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n27 | SDFFRQX2M | 0.000 | 218.424 | 1085.607 | 
     | eg[0]/D                                            |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.183 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.182 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.146 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.145 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.116 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.115 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -866.911 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -866.910 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.778 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.777 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.659 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.658 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.547 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.546 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.437 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.436 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.330 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.330 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.229 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.228 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.127 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.127 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -865.971 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -865.967 | 
     | eg[0]/CK                                           |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.387
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.629
- Arrival Time                218.347
= Slack Time                  867.283
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.292 | 1084.574 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.295 | 1084.578 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.118 | 217.413 | 1084.695 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.413 | 1084.695 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.282 | 217.695 | 1084.977 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.695 | 1084.977 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.161 | 217.856 | 1085.139 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.856 | 1085.139 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.145 | 218.001 | 1085.284 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 218.001 | 1085.284 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.118 | 218.119 | 1085.402 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.119 | 1085.402 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.166 | 218.285 | 1085.568 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/B       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | NOR2X2M   | 0.000 | 218.285 | 1085.568 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U27/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N13 | NOR2X2M   | 0.061 | 218.347 | 1085.629 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N13 | SDFFRQX2M | 0.000 | 218.347 | 1085.629 | 
     | reg[0]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.283 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.281 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.245 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.244 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.215 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.215 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.010 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.010 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.877 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.876 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.758 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 | -866.757 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.637 | -866.646 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.645 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.536 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.536 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.429 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.429 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.955 | -866.328 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.328 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.227 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.227 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.070 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.217 | -866.066 | 
     | reg[0]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (v) 
checked with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                                 (^) 
triggered by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.385
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.632
- Arrival Time                218.345
= Slack Time                  867.286
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                 |           |       | 217.292 | 1084.578 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                                 | INVX2M    | 0.003 | 217.295 | 1084.582 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | INVX2M    | 0.118 | 217.413 | 1084.700 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7          | OAI21X2M  | 0.000 | 217.413 | 1084.700 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | OAI21X2M  | 0.282 | 217.695 | 1084.981 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8          | NAND2X2M  | 0.000 | 217.695 | 1084.981 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U6/Y                |  v   | U0_UART/U0_UART_RX/edge_bit_en             | NAND2X2M  | 0.161 | 217.856 | 1085.143 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/A       |  v   | U0_UART/U0_UART_RX/edge_bit_en             | INVX2M    | 0.000 | 217.856 | 1085.143 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | INVX2M    | 0.145 | 218.001 | 1085.288 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/B0      |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n28 | AOI31X2M  | 0.000 | 218.001 | 1085.288 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | AOI31X2M  | 0.118 | 218.119 | 1085.406 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/A       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n22 | INVX2M    | 0.000 | 218.120 | 1085.406 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | INVX2M    | 0.166 | 218.285 | 1085.572 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/B       |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n9  | NOR2X2M   | 0.000 | 218.285 | 1085.572 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/U25/Y       |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N14 | NOR2X2M   | 0.060 | 218.345 | 1085.632 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  v   | U0_UART/U0_UART_RX/U0_edge_bit_counter/N14 | SDFFRQX2M | 0.000 | 218.345 | 1085.632 | 
     | reg[1]/D                                           |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.287 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.285 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.249 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.248 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.219 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.219 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.014 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.014 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.881 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.880 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.762 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.761 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.650 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.649 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.540 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.540 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.433 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.433 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.332 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.332 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.231 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.231 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.074 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -866.070 | 
     | reg[1]/CK                                          |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[2]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.393
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.623
- Arrival Time                218.287
= Slack Time                  867.336
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |            |       | 217.292 | 1084.628 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M     | 0.003 | 217.295 | 1084.631 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M     | 0.118 | 217.413 | 1084.749 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M   | 0.000 | 217.413 | 1084.749 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M   | 0.282 | 217.695 | 1085.031 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M   | 0.000 | 217.695 | 1085.031 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M   | 0.158 | 217.853 | 1085.189 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U29/B          |  v   | U0_UART/U0_UART_RX/dat_samp_en          | AND2X2M    | 0.000 | 217.853 | 1085.189 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U29/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n31 | AND2X2M    | 0.201 | 218.053 | 1085.390 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U28/A0N        |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n31 | OAI2BB2X1M | 0.000 | 218.053 | 1085.390 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U28/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n44 | OAI2BB2X1M | 0.233 | 218.287 | 1085.623 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n44 | SDFFRQX2M  | 0.000 | 218.287 | 1085.623 | 
     | /D                                                 |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.336 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.335 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.298 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.297 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.269 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.268 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.064 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.063 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -866.931 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -866.930 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.812 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.811 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.700 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.699 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.590 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.589 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.483 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.483 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.382 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.381 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.280 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.280 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.124 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -866.120 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_
reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (v) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                       (^) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.388
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.629
- Arrival Time                218.132
= Slack Time                  867.497
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                   |           |       |  Time   |   Time   | 
     |--------------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                       |  ^   | UART_RX_IN                        |           |       | 217.292 | 1084.789 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A              |  ^   | UART_RX_IN                        | INVX2M    | 0.003 | 217.295 | 1084.793 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7 | INVX2M    | 0.118 | 217.413 | 1084.910 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1            |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7 | OAI21X2M  | 0.000 | 217.413 | 1084.910 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y             |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8 | OAI21X2M  | 0.282 | 217.695 | 1085.192 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U35/B             |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8 | NOR2X2M   | 0.000 | 217.695 | 1085.192 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U35/Y             |  v   | U0_UART/U0_UART_RX/strt_chk_en    | NOR2X2M   | 0.102 | 217.797 | 1085.295 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/U2/B1             |  v   | U0_UART/U0_UART_RX/strt_chk_en    | AO2B2X2M  | 0.000 | 217.797 | 1085.295 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/U2/Y              |  v   | U0_UART/U0_UART_RX/U0_strt_chk/n2 | AO2B2X2M  | 0.335 | 218.132 | 1085.629 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D |  v   | U0_UART/U0_UART_RX/U0_strt_chk/n2 | SDFFRQX2M | 0.000 | 218.132 | 1085.629 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                          |  ^   | UART_CLK           |            |       |  -0.000 | -867.497 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.496 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.460 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.459 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.430 | 
     | U1_mux2X1/U1/A                                    |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.430 | 
     | U1_mux2X1/U1/Y                                    |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.225 | 
     | RX_SCAN_CLK__L1_I0/A                              |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.225 | 
     | RX_SCAN_CLK__L1_I0/Y                              |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -867.092 | 
     | RX_SCAN_CLK__L2_I0/A                              |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -867.091 | 
     | RX_SCAN_CLK__L2_I0/Y                              |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.973 | 
     | RX_SCAN_CLK__L3_I0/A                              |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.972 | 
     | RX_SCAN_CLK__L3_I0/Y                              |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.861 | 
     | RX_SCAN_CLK__L4_I0/A                              |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.860 | 
     | RX_SCAN_CLK__L4_I0/Y                              |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.751 | 
     | RX_SCAN_CLK__L5_I0/A                              |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.751 | 
     | RX_SCAN_CLK__L5_I0/Y                              |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.644 | 
     | RX_SCAN_CLK__L6_I0/A                              |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.644 | 
     | RX_SCAN_CLK__L6_I0/Y                              |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.543 | 
     | RX_SCAN_CLK__L7_I0/A                              |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.542 | 
     | RX_SCAN_CLK__L7_I0/Y                              |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.442 | 
     | RX_SCAN_CLK__L8_I0/A                              |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.442 | 
     | RX_SCAN_CLK__L8_I0/Y                              |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.285 | 
     | U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 | -866.280 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.394
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.623
- Arrival Time                218.101
= Slack Time                  867.522
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.292 | 1084.814 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.295 | 1084.817 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.118 | 217.413 | 1084.935 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.413 | 1084.935 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.282 | 217.695 | 1085.217 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.695 | 1085.217 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.853 | 1085.375 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.853 | 1085.375 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.118 | 217.971 | 1085.493 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U13/A2         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | OAI32X1M  | 0.000 | 217.971 | 1085.493 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U13/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n42 | OAI32X1M  | 0.129 | 218.101 | 1085.623 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n42 | SDFFRQX2M | 0.000 | 218.101 | 1085.623 | 
     | /D                                                 |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.522 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.521 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.484 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.483 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.455 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.454 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.250 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.249 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -867.117 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -867.115 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.998 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.997 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.886 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.885 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.776 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.775 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.669 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.669 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.568 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.567 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.466 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.466 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.310 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -866.306 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/Samples_
reg[1]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                           (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.394
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.623
- Arrival Time                218.100
= Slack Time                  867.523
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.292 | 1084.815 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.295 | 1084.818 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.118 | 217.413 | 1084.936 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.413 | 1084.936 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.282 | 217.695 | 1085.218 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.695 | 1085.218 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.853 | 1085.376 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.853 | 1085.376 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.118 | 217.971 | 1085.494 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U17/A2         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | OAI32X1M  | 0.000 | 217.971 | 1085.494 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U17/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n43 | OAI32X1M  | 0.129 | 218.100 | 1085.623 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1] |  v   | U0_UART/U0_UART_RX/U0_data_sampling/n43 | SDFFRQX2M | 0.000 | 218.100 | 1085.623 | 
     | /D                                                 |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |  -0.000 | -867.523 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.522 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.485 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.484 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.455 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.455 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.251 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.250 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -867.118 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -867.116 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -866.999 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.525 | -866.997 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -866.886 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.886 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.777 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.776 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.670 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.670 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -866.568 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.568 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.467 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.467 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.311 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1] |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -866.307 | 
     | /CK                                                |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/sampled_
bit_reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                            (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.216
- Setup                         0.386
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.630
- Arrival Time                218.020
= Slack Time                  867.610
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                              |           |       | 217.292 | 1084.901 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/A                |  ^   | UART_RX_IN                              | INVX2M    | 0.003 | 217.295 | 1084.905 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y                |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | INVX2M    | 0.118 | 217.413 | 1085.023 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/A1              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n7       | OAI21X2M  | 0.000 | 217.413 | 1085.023 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | OAI21X2M  | 0.282 | 217.695 | 1085.304 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/B                |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n8       | NAND2X2M  | 0.000 | 217.695 | 1085.304 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y                |  v   | U0_UART/U0_UART_RX/dat_samp_en          | NAND2X2M  | 0.158 | 217.853 | 1085.462 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/A           |  v   | U0_UART/U0_UART_RX/dat_samp_en          | INVX2M    | 0.000 | 217.853 | 1085.462 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U7/Y           |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | INVX2M    | 0.118 | 217.971 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U37/B0         |  ^   | U0_UART/U0_UART_RX/U0_data_sampling/n5  | AOI21X2M  | 0.000 | 217.971 | 1085.581 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/U37/Y          |  v   | U0_UART/U0_UART_RX/U0_data_sampling/N58 | AOI21X2M  | 0.049 | 218.020 | 1085.630 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  v   | U0_UART/U0_UART_RX/U0_data_sampling/N58 | SDFFRQX2M | 0.000 | 218.020 | 1085.630 | 
     | g/D                                                |      |                                         |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.610 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.609 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.572 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.571 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.542 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.542 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.337 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.337 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -867.204 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -867.203 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -867.085 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 | -867.084 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.637 | -866.973 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -866.972 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -866.863 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -866.863 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.756 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.756 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.955 | -866.655 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.655 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.554 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.554 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.397 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.004 |   1.216 | -866.393 | 
     | g/CK                                               |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_UART/U0_UART_RX/U0_uart_fsm/current_state_
reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (v) checked 
with  leading edge of 'UART_RX_CLK'
Beginpoint: UART_RX_IN                                            (^) triggered 
by  leading edge of 'UART_RX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Setup                         0.396
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.621
- Arrival Time                217.834
= Slack Time                  867.788
     Clock Rise Edge                      0.000
     + Input Delay                      217.000
     + Drive Adjustment                   0.292
     = Beginpoint Arrival Time          217.292
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+-----------+-------+---------+----------| 
     | UART_RX_IN                                         |  ^   | UART_RX_IN                                   |           |       | 217.292 | 1085.079 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U12/A1              |  ^   | UART_RX_IN                                   | OAI22X1M  | 0.003 | 217.295 | 1085.083 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U12/Y               |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n19           | OAI22X1M  | 0.204 | 217.499 | 1085.287 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U18/A2              |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/n19           | AOI31X2M  | 0.000 | 217.499 | 1085.287 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y               |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n17           | AOI31X2M  | 0.217 | 217.716 | 1085.503 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U16/B0              |  ^   | U0_UART/U0_UART_RX/U0_uart_fsm/n17           | OAI211X2M | 0.000 | 217.716 | 1085.503 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y               |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/next_state[0] | OAI211X2M | 0.118 | 217.834 | 1085.621 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  v   | U0_UART/U0_UART_RX/U0_uart_fsm/next_state[0] | SDFFRQX2M | 0.000 | 217.834 | 1085.621 | 
     | ]/D                                                |      |                                              |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------+------------+-------+---------+----------| 
     | UART_CLK                                           |  ^   | UART_CLK           |            |       |   0.000 | -867.788 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -867.786 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -867.750 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -867.749 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -867.720 | 
     | U1_mux2X1/U1/A                                     |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -867.720 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.272 | -867.515 | 
     | RX_SCAN_CLK__L1_I0/A                               |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -867.515 | 
     | RX_SCAN_CLK__L1_I0/Y                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -867.382 | 
     | RX_SCAN_CLK__L2_I0/A                               |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -867.381 | 
     | RX_SCAN_CLK__L2_I0/Y                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -867.263 | 
     | RX_SCAN_CLK__L3_I0/A                               |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 | -867.262 | 
     | RX_SCAN_CLK__L3_I0/Y                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.637 | -867.151 | 
     | RX_SCAN_CLK__L4_I0/A                               |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -867.150 | 
     | RX_SCAN_CLK__L4_I0/Y                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -867.041 | 
     | RX_SCAN_CLK__L5_I0/A                               |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -867.041 | 
     | RX_SCAN_CLK__L5_I0/Y                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -866.934 | 
     | RX_SCAN_CLK__L6_I0/A                               |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -866.934 | 
     | RX_SCAN_CLK__L6_I0/Y                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.955 | -866.833 | 
     | RX_SCAN_CLK__L7_I0/A                               |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -866.833 | 
     | RX_SCAN_CLK__L7_I0/Y                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -866.732 | 
     | RX_SCAN_CLK__L8_I0/A                               |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -866.732 | 
     | RX_SCAN_CLK__L8_I0/Y                               |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -866.575 | 
     | U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0 |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 | -866.570 | 
     | ]/CK                                               |      |                    |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/RN (^) checked with  leading edge of 
'UART_RX_CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Recovery                      0.320
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.697
- Arrival Time                  0.348
= Slack Time                  1085.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 | 1085.349 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 | 1085.349 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.347 |   0.348 | 1085.696 | 
     | U0_RST_SYNC/sync_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.001 |   0.348 | 1085.697 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                              |      |                    |            |       |  Time   |   Time    | 
     |------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                     |  ^   | UART_CLK           |            |       |   0.000 | -1085.349 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -1085.348 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -1085.311 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -1085.310 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -1085.281 | 
     | U1_mux2X1/U1/A               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -1085.281 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.273 | -1085.076 | 
     | RX_SCAN_CLK__L1_I0/A         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -1085.076 | 
     | RX_SCAN_CLK__L1_I0/Y         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -1084.943 | 
     | RX_SCAN_CLK__L2_I0/A         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -1084.942 | 
     | RX_SCAN_CLK__L2_I0/Y         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -1084.825 | 
     | RX_SCAN_CLK__L3_I0/A         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 | -1084.823 | 
     | RX_SCAN_CLK__L3_I0/Y         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -1084.712 | 
     | RX_SCAN_CLK__L4_I0/A         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -1084.712 | 
     | RX_SCAN_CLK__L4_I0/Y         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -1084.603 | 
     | RX_SCAN_CLK__L5_I0/A         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -1084.602 | 
     | RX_SCAN_CLK__L5_I0/Y         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -1084.495 | 
     | RX_SCAN_CLK__L6_I0/A         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -1084.495 | 
     | RX_SCAN_CLK__L6_I0/Y         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -1084.394 | 
     | RX_SCAN_CLK__L7_I0/A         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -1084.394 | 
     | RX_SCAN_CLK__L7_I0/Y         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -1084.293 | 
     | RX_SCAN_CLK__L8_I0/A         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -1084.293 | 
     | RX_SCAN_CLK__L8_I0/Y         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -1084.136 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 | -1084.132 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin U0_RST_SYNC/meta_flop_reg/CK 
Endpoint:   U0_RST_SYNC/meta_flop_reg/RN (^) checked with  leading edge of 
'UART_RX_CLK'
Beginpoint: RST_N                        (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.217
- Recovery                      0.320
+ Phase Shift                 1085.000
- Uncertainty                   0.200
= Required Time               1085.697
- Arrival Time                  0.348
= Slack Time                  1085.349
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | RST_N                        |  ^   | RST_N        |           |       |   0.000 | 1085.349 | 
     | U3_mux2X1/U1/A               |  ^   | RST_N        | MX2X2M    | 0.000 |   0.000 | 1085.349 | 
     | U3_mux2X1/U1/Y               |  ^   | RST_SCAN_RST | MX2X2M    | 0.347 |   0.348 | 1085.696 | 
     | U0_RST_SYNC/meta_flop_reg/RN |  ^   | RST_SCAN_RST | SDFFRQX2M | 0.001 |   0.348 | 1085.697 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |        Net         |    Cell    | Delay | Arrival |  Required | 
     |                              |      |                    |            |       |  Time   |   Time    | 
     |------------------------------+------+--------------------+------------+-------+---------+-----------| 
     | UART_CLK                     |  ^   | UART_CLK           |            |       |   0.000 | -1085.349 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK           | CLKINVX40M | 0.001 |   0.001 | -1085.348 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0    | CLKINVX40M | 0.037 |   0.038 | -1085.311 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.039 | -1085.310 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0    | CLKINVX32M | 0.029 |   0.068 | -1085.281 | 
     | U1_mux2X1/U1/A               |  ^   | UART_CLK__L2_N0    | MX2X8M     | 0.000 |   0.068 | -1085.281 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK        | MX2X8M     | 0.205 |   0.273 | -1085.076 | 
     | RX_SCAN_CLK__L1_I0/A         |  ^   | RX_SCAN_CLK        | CLKBUFX24M | 0.000 |   0.273 | -1085.076 | 
     | RX_SCAN_CLK__L1_I0/Y         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.132 |   0.405 | -1084.944 | 
     | RX_SCAN_CLK__L2_I0/A         |  ^   | RX_SCAN_CLK__L1_N0 | CLKBUFX24M | 0.001 |   0.407 | -1084.942 | 
     | RX_SCAN_CLK__L2_I0/Y         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.118 |   0.524 | -1084.825 | 
     | RX_SCAN_CLK__L3_I0/A         |  ^   | RX_SCAN_CLK__L2_N0 | CLKBUFX24M | 0.001 |   0.526 | -1084.823 | 
     | RX_SCAN_CLK__L3_I0/Y         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.111 |   0.636 | -1084.712 | 
     | RX_SCAN_CLK__L4_I0/A         |  ^   | RX_SCAN_CLK__L3_N0 | CLKBUFX24M | 0.001 |   0.637 | -1084.712 | 
     | RX_SCAN_CLK__L4_I0/Y         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.109 |   0.746 | -1084.603 | 
     | RX_SCAN_CLK__L5_I0/A         |  ^   | RX_SCAN_CLK__L4_N0 | CLKBUFX24M | 0.001 |   0.747 | -1084.602 | 
     | RX_SCAN_CLK__L5_I0/Y         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX24M | 0.107 |   0.853 | -1084.496 | 
     | RX_SCAN_CLK__L6_I0/A         |  ^   | RX_SCAN_CLK__L5_N0 | CLKBUFX40M | 0.000 |   0.853 | -1084.495 | 
     | RX_SCAN_CLK__L6_I0/Y         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX40M | 0.101 |   0.954 | -1084.394 | 
     | RX_SCAN_CLK__L7_I0/A         |  ^   | RX_SCAN_CLK__L6_N0 | CLKBUFX24M | 0.001 |   0.955 | -1084.394 | 
     | RX_SCAN_CLK__L7_I0/Y         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX24M | 0.101 |   1.056 | -1084.293 | 
     | RX_SCAN_CLK__L8_I0/A         |  ^   | RX_SCAN_CLK__L7_N0 | CLKBUFX20M | 0.000 |   1.056 | -1084.293 | 
     | RX_SCAN_CLK__L8_I0/Y         |  ^   | RX_SCAN_CLK__L8_N0 | CLKBUFX20M | 0.156 |   1.212 | -1084.137 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | RX_SCAN_CLK__L8_N0 | SDFFRQX2M  | 0.005 |   1.217 | -1084.132 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   UART_TX_O                           (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.880
- External Delay              217.000
+ Phase Shift                 8680.000
= Required Time               8463.880
- Arrival Time                  2.299
= Slack Time                  8461.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |               Net               |     Cell      | Delay | Arrival | Required | 
     |                                      |      |                                 |               |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------------+---------------+-------+---------+----------| 
     | UART_CLK                             |  ^   | UART_CLK                        |               |       |   0.000 | 8461.581 | 
     | UART_CLK__L1_I0/A                    |  ^   | UART_CLK                        | CLKINVX40M    | 0.001 |   0.001 | 8461.582 | 
     | UART_CLK__L1_I0/Y                    |  v   | UART_CLK__L1_N0                 | CLKINVX40M    | 0.037 |   0.038 | 8461.619 | 
     | UART_CLK__L2_I0/A                    |  v   | UART_CLK__L1_N0                 | CLKINVX32M    | 0.001 |   0.039 | 8461.620 | 
     | UART_CLK__L2_I0/Y                    |  ^   | UART_CLK__L2_N0                 | CLKINVX32M    | 0.029 |   0.068 | 8461.649 | 
     | U1_mux2X1/U1/A                       |  ^   | UART_CLK__L2_N0                 | MX2X8M        | 0.000 |   0.068 | 8461.649 | 
     | U1_mux2X1/U1/Y                       |  ^   | RX_SCAN_CLK                     | MX2X8M        | 0.205 |   0.273 | 8461.854 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/A    |  ^   | RX_SCAN_CLK                     | CLKBUFX40M    | 0.000 |   0.273 | 8461.854 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/Y    |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0 | CLKBUFX40M    | 0.131 |   0.404 | 8461.985 | 
     | U0_ClkDiv/div_clk_reg/CK             |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0 | SDFFRHQX8M    | 0.000 |   0.404 | 8461.985 | 
     | U0_ClkDiv/div_clk_reg/Q              |  ^   | U0_ClkDiv/div_clk               | SDFFRHQX8M    | 0.346 |   0.750 | 8462.331 | 
     | U0_ClkDiv/U41/B                      |  ^   | U0_ClkDiv/div_clk               | MX2X3M        | 0.000 |   0.750 | 8462.331 | 
     | U0_ClkDiv/U41/Y                      |  ^   | UART_TX_CLK                     | MX2X3M        | 0.166 |   0.916 | 8462.497 | 
     | U0_ClkDiv/o_div_clk                  |  ^   | UART_TX_CLK                     | ClkDiv_test_1 |       |   0.916 | 8462.497 | 
     | U2_mux2X1/U1/A                       |  ^   | UART_TX_CLK                     | MX2X4M        | 0.000 |   0.916 | 8462.497 | 
     | U2_mux2X1/U1/Y                       |  ^   | TX_SCAN_CLK                     | MX2X4M        | 0.177 |   1.093 | 8462.674 | 
     | TX_SCAN_CLK__L1_I0/A                 |  ^   | TX_SCAN_CLK                     | CLKBUFX32M    | 0.000 |   1.093 | 8462.674 | 
     | TX_SCAN_CLK__L1_I0/Y                 |  ^   | TX_SCAN_CLK__L1_N0              | CLKBUFX32M    | 0.152 |   1.245 | 8462.826 | 
     | U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK |  ^   | TX_SCAN_CLK__L1_N0              | SDFFRQX2M     | 0.004 |   1.249 | 8462.830 | 
     | U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q  |  ^   | FE_OFN15_SO_0_                  | SDFFRQX2M     | 0.400 |   1.648 | 8463.229 | 
     | FE_OFC16_SO_0_/A                     |  ^   | FE_OFN15_SO_0_                  | BUFX10M       | 0.000 |   1.648 | 8463.229 | 
     | FE_OFC16_SO_0_/Y                     |  ^   | SO[0]                           | BUFX10M       | 0.646 |   2.294 | 8463.875 | 
     | UART_TX_O                            |  ^   | SO[0]                           | SYS_TOP       | 0.004 |   2.299 | 8463.880 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |     Cell      | Delay | Arrival |  Required | 
     |                                          |      |                                        |               |       |  Time   |   Time    | 
     |------------------------------------------+------+----------------------------------------+---------------+-------+---------+-----------| 
     | UART_CLK                                 |  ^   | UART_CLK                               |               |       |  -0.002 | -8461.583 | 
     | UART_CLK__L1_I0/A                        |  ^   | UART_CLK                               | CLKINVX40M    | 0.001 |  -0.001 | -8461.582 | 
     | UART_CLK__L1_I0/Y                        |  v   | UART_CLK__L1_N0                        | CLKINVX40M    | 0.037 |   0.036 | -8461.545 | 
     | UART_CLK__L2_I0/A                        |  v   | UART_CLK__L1_N0                        | CLKINVX32M    | 0.001 |   0.037 | -8461.544 | 
     | UART_CLK__L2_I0/Y                        |  ^   | UART_CLK__L2_N0                        | CLKINVX32M    | 0.029 |   0.066 | -8461.515 | 
     | U1_mux2X1/U1/A                           |  ^   | UART_CLK__L2_N0                        | MX2X8M        | 0.000 |   0.066 | -8461.515 | 
     | U1_mux2X1/U1/Y                           |  ^   | RX_SCAN_CLK                            | MX2X8M        | 0.205 |   0.271 | -8461.310 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/A        |  ^   | RX_SCAN_CLK                            | CLKBUFX40M    | 0.000 |   0.271 | -8461.310 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_I0/Y        |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0        | CLKBUFX40M    | 0.131 |   0.402 | -8461.179 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0        | CLKBUFX24M    | 0.000 |   0.402 | -8461.179 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_N0 | CLKBUFX24M    | 0.110 |   0.513 | -8461.068 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L1_N0 | CLKBUFX24M    | 0.001 |   0.514 | -8461.067 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_N0 | CLKBUFX24M    | 0.109 |   0.623 | -8460.958 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_I0/A |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L2_N0 | CLKBUFX24M    | 0.001 |   0.624 | -8460.957 | 
     | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_I0/Y |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_N0 | CLKBUFX24M    | 0.106 |   0.729 | -8460.852 | 
     | U0_ClkDiv/U41/A                          |  ^   | U0_ClkDiv/RX_SCAN_CLK__Fence_N0__L3_N0 | MX2X3M        | 0.001 |   0.730 | -8460.851 | 
     | U0_ClkDiv/U41/Y                          |  ^   | UART_TX_CLK                            | MX2X3M        | 0.149 |   0.880 | -8460.701 | 
     | U0_ClkDiv/o_div_clk                      |  ^   | UART_TX_CLK                            | ClkDiv_test_1 |       |   0.880 | -8460.701 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 

