{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748593740296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748593740297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 11:29:00 2025 " "Processing started: Fri May 30 11:29:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748593740297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1748593740297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_pow --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593740297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1748593745326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748593745542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1748593745542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748593751839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748593751839 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1748593751839 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1748593751839 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1748593751839 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_GHRD.sdc " "Reading SDC File: 'DE10_Standard_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752023 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(37): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752030 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_GHRD.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_GHRD.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_GHRD.sdc(41): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752033 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1748593752033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752034 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GHRD.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GHRD.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752034 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_GHRD.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752034 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_GHRD.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_GHRD.sdc(71): Argument <to> is an empty collection" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752035 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752035 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752035 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(97): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752035 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_GHRD.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GHRD.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_GHRD.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752036 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GHRD.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GHRD.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752036 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/DE10_Standard_GHRD.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752036 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752037 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1748593752107 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Power Analyzer" 0 0 1748593752107 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Power Analyzer" 0 0 1748593752706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752802 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752805 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752805 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Power Analyzer" 0 0 1748593752806 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752808 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752808 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752808 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752808 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752809 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752809 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752809 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752809 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752810 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752810 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752810 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752810 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752811 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752811 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752811 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752811 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752812 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752813 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752813 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752813 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752813 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752814 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752815 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752815 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752815 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752815 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752815 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752816 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752817 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752817 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752817 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752817 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752817 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752818 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752818 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752818 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752818 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752818 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752819 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752819 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752819 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752819 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752819 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752820 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752820 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752820 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752820 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752821 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752821 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752821 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752821 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752822 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752822 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752822 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752822 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752822 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752823 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752824 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752824 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752824 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752824 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752824 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752825 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752825 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752825 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752825 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752825 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752826 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752826 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752826 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752826 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752826 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752827 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752827 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752827 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752827 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752827 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1748593752833 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "Overwriting existing clock: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752835 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Overwriting existing clock: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "Overwriting existing clock: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_P " "Overwriting existing clock: HPS_DDR3_CK_P" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_CK_N " "Overwriting existing clock: HPS_DDR3_CK_N" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[1\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[2\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[3\]_IN " "Overwriting existing clock: HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752836 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[1\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[2\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_P\[3\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[0\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[1\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752837 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[2\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752838 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "HPS_DDR3_DQS_N\[3\]_OUT " "Overwriting existing clock: HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Power Analyzer" 0 -1 1748593752838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752844 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752844 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752844 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Power Analyzer" 0 0 1748593752845 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'd:/final_project_fpga/systembuilder/de10_standard_ghrd/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1748593752845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752846 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752846 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752846 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752846 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752846 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752847 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752848 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752848 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752849 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752850 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752851 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752852 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752853 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752853 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752854 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752854 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752855 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752856 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752856 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752856 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752856 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748593752856 ""}  } { { "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/FInal_project_FPGA/SystemBuilder/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1748593752856 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748593753095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1748593753095 "|DE10_Standard_GHRD|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748593753095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1748593753095 "|DE10_Standard_GHRD|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748593753096 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1748593753096 "|DE10_Standard_GHRD|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748593753152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1748593753152 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1748593753722 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1748593753722 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1748593753742 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1748593753742 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~0 " "Using fastest of multiple clock domains found for node \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~2 " "Using fastest of multiple clock domains found for node \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~3 " "Using fastest of multiple clock domains found for node \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~4 " "Using fastest of multiple clock domains found for node \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|shift_reg~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_ff~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_ff~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|process_0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|base_address~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|base_address~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped_once_sig~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|is_buffer_wrapped~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_vnf:auto_generated\|eq_node\[1\]~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_vnf:auto_generated\|eq_node\[1\]~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_vnf:auto_generated\|eq_node\[0\]~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_vnf:auto_generated\|eq_node\[0\]~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|final_trigger_set~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[7\]~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[7\]~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|run~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|run~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~42 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~42\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~43 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~43\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~44 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~44\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~45 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~45\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~46 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~46\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~47 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~47\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~48 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~48\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~49 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~49\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~50 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~50\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~51 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~51\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~52 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~52\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~53 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~53\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~54 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~54\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~55 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~55\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~56 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~56\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~57 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~57\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~58 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~58\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~59 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~59\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~60 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~60\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~61 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~61\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~62 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~62\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~63 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~63\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~64 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~64\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~65 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~65\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~66 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~66\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~67 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~67\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~68 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~68\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~69 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~69\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~70 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~70\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~71 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~71\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~72 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~72\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~73 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~73\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~74 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~74\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~75 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~75\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~76 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~76\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~77 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~77\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~78 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~78\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~79 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~79\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~80 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~80\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~81 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~81\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~82 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~82\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~83 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~83\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~84 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~84\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~85 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~85\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~86 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~86\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~87 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~87\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~88 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~88\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~89 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~89\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~90 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~90\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~91 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~91\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~92 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~92\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~93 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~93\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~94 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~94\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~95 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~95\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~96 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~96\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~97 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~97\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~98 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~98\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~99 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~99\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~100 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~100\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~101 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~101\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~102 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~102\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~103 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~103\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~104 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~104\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~105 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~105\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~106 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~106\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~107 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~107\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~108 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~108\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~109 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~109\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~110 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~110\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~111 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~111\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~112 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~112\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~113 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~113\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~114 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~114\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~115 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~115\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~116 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~116\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~117 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~117\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~118 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~118\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~119 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~119\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~120 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~120\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~121 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~121\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~122 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~122\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~123 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~123\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~124 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~124\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~125 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~125\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~126 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~126\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~127 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~127\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_230\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~128 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~128\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~42 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~42\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~43 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~43\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~44 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~44\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~45 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~45\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~46 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~46\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~47 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~47\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~48 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~48\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~49 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~49\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~50 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~50\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~51 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~51\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~52 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~52\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~53 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~53\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~54 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~54\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~55 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~55\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~56 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~56\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~57 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~57\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~58 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~58\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~59 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~59\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~60 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~60\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~61 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~61\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~62 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~62\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~63 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~63\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~64 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~64\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~65 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~65\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~66 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~66\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~67 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~67\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~68 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~68\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~69 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~69\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~70 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~70\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~71 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~71\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~72 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~72\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~73 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~73\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~74 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~74\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~75 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~75\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~76 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~76\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~77 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~77\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~78 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~78\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~79 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~79\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~80 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~80\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~81 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~81\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~82 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~82\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~83 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~83\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~84 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~84\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~85 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~85\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~86 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~86\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~87 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~87\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~88 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~88\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~89 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~89\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~90 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~90\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~91 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~91\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~129 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~129\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~9 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~9\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~10 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~10\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~11 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~11\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~12 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~12\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~13 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~13\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~14 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~14\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~15 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~15\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~16 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~16\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~17 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~17\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~18 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~34 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~34\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~35 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~35\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~19 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~20 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~20\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~36 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~36\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~37 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~37\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~38 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~38\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~21 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~21\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~39 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~39\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~40 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~40\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~41 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~41\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~42 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~42\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~43 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~43\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~44 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~44\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~45 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~45\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~46 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~46\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~47 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~47\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~48 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~48\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~49 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~49\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~50 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~50\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~51 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~51\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~52 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~52\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~53 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~53\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~54 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~54\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~55 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~55\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~56 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~56\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~57 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~57\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~58 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~58\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~59 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~59\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~60 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~60\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~61 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~61\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~62 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~62\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~63 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~63\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~64 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~64\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~65 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~65\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~66 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~66\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~67 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~67\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~68 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~68\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~69 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~69\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~70 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~70\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~71 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~71\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~72 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~72\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~73 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~73\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~74 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~74\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~75 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~75\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~76 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~76\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~77 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~77\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~78 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~78\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~79 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~79\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~80 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~80\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~81 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~81\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~82 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~82\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~83 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~83\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~84 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~84\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~85 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~85\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~86 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~86\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~87 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~87\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~88 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~88\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~89 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~89\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~90 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~90\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~91 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~91\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~92 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~92\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~93 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~93\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~22 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~22\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~23 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~23\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~24 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~24\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~25 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~25\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~26 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~26\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~27 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~27\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~28 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~28\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~29 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~29\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~30 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~30\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~31 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~31\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~130 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~130\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~131 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~131\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~132 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~132\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~133 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~133\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~134 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~134\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~135 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~135\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~136 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~136\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~137 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~137\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~138 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~138\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~139 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~139\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~140 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~140\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~141 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~141\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~142 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~142\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~143 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~143\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~144 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~144\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~145 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~145\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~146 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~146\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~147 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~147\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_2\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~148 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~148\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_53\|cmpr_n3l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~149 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~149\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_56\|cmpr_n3l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~150 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~150\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~151 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~151\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~152 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~152\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~153 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~153\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~154 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~154\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~155 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~155\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~156 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~156\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~157 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~157\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~158 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~158\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~159 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~159\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~160 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~160\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~161 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~161\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~162 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~162\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~163 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~163\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~164 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~164\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~165 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~165\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~166 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~166\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~167 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~167\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_99\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~168 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~168\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_150\|cmpr_n3l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~169 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~169\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|op_1~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~5 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~5\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~6 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~6\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~7 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~8 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_153\|cmpr_n3l:auto_generated\|aeb_int~8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~170 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~170\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~171 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~171\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~172 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~172\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~173 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~173\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~174 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~174\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~175 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~175\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~176 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~176\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~177 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~177\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~178 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~178\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~179 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~179\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~180 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~180\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_161\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~181 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~181\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_188\|cmpr_82l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~182 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~182\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_191\|cmpr_82l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~183 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~183\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~184 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~184\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_157\|Mux0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_157\|Mux0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~185 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~185\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~186 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~186\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~187 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~187\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_73\|Mux0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_73\|Mux0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_85\|cmpr_32l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_85\|cmpr_32l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_85\|cmpr_32l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_85\|cmpr_32l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~188 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~188\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_88\|cmpr_32l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_88\|cmpr_32l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~189 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~189\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~190 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~190\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~191 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~191\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~192 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~192\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~193 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~193\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~194 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~194\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~195 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~195\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~196 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~196\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~197 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~197\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|Mux0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_60\|Mux0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~198 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~198\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~199 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~199\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~200 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~200\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~201 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~201\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~202 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~202\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~203 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~203\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~204 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~204\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~205 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~205\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_196\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~206 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~206\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_223\|cmpr_82l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~207 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~207\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|op_1~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~1 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~2 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~2\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~3 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_226\|cmpr_82l:auto_generated\|aeb_int~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~208 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~208\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~209 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~209\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~210 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~210\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~211 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|comb~211\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideOr0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideAnd0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideAnd0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideAnd0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideAnd0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideXor0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideXor0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideXor0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|WideXor0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|Mux0~0 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|sld_alt_reduction:unary_1\|Mux0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~4 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|lpm_shiftreg:status_register\|_~4\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~94 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~94\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~95 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~95\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~92 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~92\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~96 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~96\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~93 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~93\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|aeb_int~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~32 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~32\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~33 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|aeb_int~33\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~97 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~97\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~98 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~98\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~94 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~94\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~95 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~95\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~96 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~96\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~99 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~99\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~97 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~97\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~100 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~100\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~101 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~101\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~102 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~102\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~103 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~103\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~104 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_620\|cmpr_b5l:auto_generated\|op_1~104\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~98 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~98\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~99 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~99\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~100 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~100\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~101 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~101\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~102 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~102\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~103 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~103\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~104 " "Using fastest of multiple clock domains found for node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger:\\multi_level_advanced_trigger_gen:advanced_trigger_wrapper\|sld_ela_trigger_3lp:auto_generated\|sld_reserved_DE10_Standard_GHRD_auto_signaltap_0_1_895:mgl_prim1\|lpm_compare:variable_compare_617\|cmpr_b5l:auto_generated\|op_1~104\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1748593755132 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "Power Analyzer" 0 -1 1748593755132 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_REG_CLK_DOMAINS_FOUND_NO_FREQ" "" "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" {  } {  } 0 222019 "Relative toggle rates could not be calculated because no unique register clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748593755147 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1748593755147 ""}
{ "Critical Warning" "WPAN_PAN_HPS_EXISTS_AND_IS_NOT_ENABLED" "" "HPS power is being analyzed for a device with an HPS without HPS power." {  } {  } 1 215050 "HPS power is being analyzed for a device with an HPS without HPS power." 0 0 "Power Analyzer" 0 -1 1748593755828 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1748593755880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1748593756853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1748593765201 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "21.359 millions of transitions / sec " "Average toggle rate for this design is 21.359 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748593787455 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "1611.12 mW " "Total thermal power estimate for the design is 1611.12 mW" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/23.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1748593788143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 1112 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 1112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6799 " "Peak virtual memory: 6799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748593789510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 11:29:49 2025 " "Processing ended: Fri May 30 11:29:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748593789510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748593789510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748593789510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1748593789510 ""}
