#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 12 22:36:03 2021
# Process ID: 22716
# Current directory: C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1
# Command line: vivado.exe -log jarvis_dither.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source jarvis_dither.tcl
# Log file: C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1/jarvis_dither.vds
# Journal file: C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source jarvis_dither.tcl -notrace
Command: synth_design -top jarvis_dither -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19072
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:282]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:299]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:315]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:315]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:344]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:344]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:372]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:372]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:401]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:429]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:429]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:457]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:457]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:486]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:513]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:513]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:539]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:539]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:564]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:564]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.047 ; gain = 39.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jarvis_dither' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:22]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1/.Xil/Vivado-22716-Duller/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (1#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1/.Xil/Vivado-22716-Duller/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'jarvis_dither' (2#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.srcs/sources_1/new/jarvis_dither.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.227 ; gain = 96.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.227 ; gain = 96.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.227 ; gain = 96.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1210.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_ins_2'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_ins_2'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_ins_1'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_ins_1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1314.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fifo_ins_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo_ins_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 2     
	   4 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 13    
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 13    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 50    
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1314.641 ; gain = 201.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.578 ; gain = 210.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jarvis_dither | pix_3_reg_reg[26] | 5      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|jarvis_dither | pix_8_reg_reg[26] | 5      | 27    | YES          | NO                 | YES               | 27     | 0       | 
+--------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |fifo_generator    |     1|
|2     |fifo_generator_0_ |     1|
|3     |BUFG              |     1|
|4     |CARRY4            |    49|
|5     |LUT1              |    18|
|6     |LUT2              |    70|
|7     |LUT3              |   124|
|8     |LUT4              |    38|
|9     |LUT5              |    62|
|10    |LUT6              |    61|
|11    |SRL16E            |    54|
|12    |FDCE              |   199|
|13    |FDRE              |    54|
|14    |IBUF              |    48|
|15    |OBUF              |    27|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1336.371 ; gain = 118.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1336.371 ; gain = 222.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1348.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1348.465 ; gain = 235.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/video_dither/video_dither.runs/synth_1/jarvis_dither.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jarvis_dither_utilization_synth.rpt -pb jarvis_dither_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 12 22:36:43 2021...
