# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/ALURes.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/ALU_ctr.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab03/lab03.srcs/sources_1/new/Ctr.v" \
"../../../../lab06.srcs/sources_1/new/EX_reg.v" \
"../../../../lab06.srcs/sources_1/new/ID_reg.v" \
"../../../../lab06.srcs/sources_1/new/IF_reg.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/InstMemory.v" \
"../../../../lab06.srcs/sources_1/new/MEM_reg.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/Memory.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/PC.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/Registers.v" \
"../../../../lab06.srcs/sources_1/new/branch.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/mux1.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/mux2.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/new/mux3.v" \
"../../../../lab06.srcs/sources_1/new/mux4.v" \
"../../../../lab06.srcs/sources_1/imports/sources_1/imports/arch_labs/lab04/lab04.srcs/sources_1/new/signext.v" \
"../../../../lab06.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
