// Seed: 867128386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_5;
  always @(1 == 1, (id_1), posedge (id_2) or posedge 1) begin
    if (id_1)
      for (id_2 = 1; id_2; id_3++) begin
        forever id_4 += 1;
      end
  end
  wire id_6;
  always_latch @(id_6) begin
    id_2 = 1'b0;
    id_2 = (id_1);
    id_4 = id_5++;
  end
  specify
    (id_7 => id_8) = (1  : 1  : 1'b0 == 1, 1);
    specparam id_9 = (id_2);
  endspecify
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2
  );
  wire id_3;
  wire id_4;
endmodule
