(pcb C:\gh\oomlout_oomp_project_bot_v_2\projects\contextualelectronics_kicad_library_arduino_fio\current_version\working\working_3d.png
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  155448 -82296  154178 -83566  154178 -126746  128778 -126746
            128778 -83566  127508 -82296  127508 -61976  155448 -61976  155448 -82296)
    )
    (via "Via[0-1]_600:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Socket_Arduino_Fio:Socket_Strip_Straight_1x14
      (place P1 130048.000000 -92456.000000 front -90.000000 (PN Digital))
      (place P2 152908.000000 -92456.000000 front -90.000000 (PN Analog))
    )
  )
  (library
    (image Socket_Arduino_Fio:Socket_Strip_Straight_1x14
      (outline (path signal 150  -1270 1270  -1270 -1270))
      (outline (path signal 150  -1270 1270  1270 1270))
      (outline (path signal 150  -1270 -1270  1270 -1270))
      (outline (path signal 150  1270 1270  34290 1270))
      (outline (path signal 150  1270 -1270  1270 1270))
      (outline (path signal 150  34290 1270  34290 -1270))
      (outline (path signal 150  34290 -1270  1270 -1270))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  -1750 1750  34800 1750))
      (outline (path signal 50  -1750 -1750  34800 -1750))
      (outline (path signal 50  34800 1750  34800 -1750))
      (pin Oval[A]Pad_1727.2x2032_um 1 0 0)
      (pin Oval[A]Pad_1727.2x2032_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x2032_um 3 5080 0)
      (pin Oval[A]Pad_1727.2x2032_um 4 7620 0)
      (pin Oval[A]Pad_1727.2x2032_um 5 10160 0)
      (pin Oval[A]Pad_1727.2x2032_um 6 12700 0)
      (pin Oval[A]Pad_1727.2x2032_um 7 15240 0)
      (pin Oval[A]Pad_1727.2x2032_um 8 17780 0)
      (pin Oval[A]Pad_1727.2x2032_um 9 20320 0)
      (pin Oval[A]Pad_1727.2x2032_um 10 22860 0)
      (pin Oval[A]Pad_1727.2x2032_um 11 25400 0)
      (pin Oval[A]Pad_1727.2x2032_um 12 27940 0)
      (pin Oval[A]Pad_1727.2x2032_um 13 30480 0)
      (pin Oval[A]Pad_1727.2x2032_um 14 33020 0)
    )
    (padstack Oval[A]Pad_1727.2x2032_um
      (shape (path F.Cu 1727.2  0 -152.4  0 152.4))
      (shape (path B.Cu 1727.2  0 -152.4  0 152.4))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +3.3V
      (pins P1-1 P2-3)
    )
    (net GND
      (pins P1-2 P2-1)
    )
    (net /2
      (pins P1-3)
    )
    (net "/3(**)"
      (pins P1-4)
    )
    (net /4
      (pins P1-5)
    )
    (net "/5(**)"
      (pins P1-6)
    )
    (net "/6(**)"
      (pins P1-7)
    )
    (net /7
      (pins P1-8)
    )
    (net /8
      (pins P1-9)
    )
    (net "/9(**)"
      (pins P1-10)
    )
    (net "/10(**/SCK)"
      (pins P1-11)
    )
    (net "/11(**/MOSI)"
      (pins P1-12)
    )
    (net "/12(MISO)"
      (pins P1-13)
    )
    (net "/13(SS)"
      (pins P1-14)
    )
    (net /AREF
      (pins P2-2)
    )
    (net /RxI
      (pins P2-4)
    )
    (net /TxO
      (pins P2-5)
    )
    (net /DTR
      (pins P2-6)
    )
    (net /A0
      (pins P2-7)
    )
    (net /A1
      (pins P2-8)
    )
    (net /A2
      (pins P2-9)
    )
    (net /A3
      (pins P2-10)
    )
    (net "/A4(SDA)"
      (pins P2-11)
    )
    (net "/A5(SCL)"
      (pins P2-12)
    )
    (net /A6
      (pins P2-13)
    )
    (net /A7
      (pins P2-14)
    )
    (class kicad_default "" +3.3V "/10(**/SCK)" "/11(**/MOSI)" "/12(MISO)"
      "/13(SS)" /2 "/3(**)" /4 "/5(**)" "/6(**)" /7 /8 "/9(**)" /A0 /A1 /A2
      /A3 "/A4(SDA)" "/A5(SCL)" /A6 /A7 /AREF /DTR /RxI /TxO GND
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
