{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594858147206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594858147207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 18:09:07 2020 " "Processing started: Wed Jul 15 18:09:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594858147207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594858147207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc --analyze_file=D:/ArquiII/SystemVerilog/testbench_Pipeline.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc --analyze_file=D:/ArquiII/SystemVerilog/testbench_Pipeline.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594858147207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594858148087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594858148087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendV.sv(21) " "Verilog HDL warning at ExtendV.sv(21): extended using \"x\" or \"z\"" {  } { { "ExtendV.sv" "" { Text "D:/ArquiII/SystemVerilog/ExtendV.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858160856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "DecodeV.sv" "" { Text "D:/ArquiII/SystemVerilog/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "DecodeV.sv" "" { Text "D:/ArquiII/SystemVerilog/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_UnitV.sv(78) " "Verilog HDL warning at Control_UnitV.sv(78): extended using \"x\" or \"z\"" {  } { { "Control_UnitV.sv" "" { Text "D:/ArquiII/SystemVerilog/Control_UnitV.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858160865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D PasoDatos.sv(10) " "Verilog HDL Declaration information at PasoDatos.sv(10): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/SystemVerilog/PasoDatos.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D PasoDatos.sv(10) " "Verilog HDL Declaration information at PasoDatos.sv(10): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "PasoDatos.sv" "" { Text "D:/ArquiII/SystemVerilog/PasoDatos.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(21) " "Verilog HDL warning at Extend.sv(21): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "D:/ArquiII/SystemVerilog/Extend.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858160983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/SystemVerilog/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/SystemVerilog/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594858160990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.sv(78) " "Verilog HDL warning at Control_Unit.sv(78): extended using \"x\" or \"z\"" {  } { { "Control_Unit.sv" "" { Text "D:/ArquiII/SystemVerilog/Control_Unit.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858160992 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstSelector.sv(12) " "Verilog HDL warning at InstSelector.sv(12): extended using \"x\" or \"z\"" {  } { { "InstSelector.sv" "" { Text "D:/ArquiII/SystemVerilog/InstSelector.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858161015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstSelector.sv(18) " "Verilog HDL warning at InstSelector.sv(18): extended using \"x\" or \"z\"" {  } { { "InstSelector.sv" "" { Text "D:/ArquiII/SystemVerilog/InstSelector.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858161015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstSelector.sv(23) " "Verilog HDL warning at InstSelector.sv(23): extended using \"x\" or \"z\"" {  } { { "InstSelector.sv" "" { Text "D:/ArquiII/SystemVerilog/InstSelector.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858161015 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstSelector.sv(24) " "Verilog HDL warning at InstSelector.sv(24): extended using \"x\" or \"z\"" {  } { { "InstSelector.sv" "" { Text "D:/ArquiII/SystemVerilog/InstSelector.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1594858161015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594858161032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 18:09:21 2020 " "Processing ended: Wed Jul 15 18:09:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594858161032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594858161032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594858161032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594858161032 ""}
