01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
1A800000|1A800000||bcc  10 <main+0x10>|PASS
1A800000|1A800000||bcc  4 <main+0x4>|PASS
1A800000|1A800000||bcc  8 <main+0x8>|PASS
1A800000|1A800000||bcc  c <main+0xc>|PASS
1A800000|1A800000||bcc  10 <main+0x10>|PASS
1A800000|1A800000||bcc  4 <main+0x4>|PASS
1A800000|1A800000||bcc  8 <main+0x8>|PASS
1A800000|1A800000||bcc  c <main+0xc>|PASS
1A800000|1A800000||bcc  10 <main+0x10>|PASS
1A800000|1A800000||bcc  4 <main+0x4>|PASS
1A800000|1A800000||bcc  8 <main+0x8>|PASS
1A800000|1A800000||bcc  c <main+0xc>|PASS
1A800000|1A800000||bcc  10 <main+0x10>|PASS
1A800000|1A800000||bcc  4 <main+0x4>|PASS
1A800000|1A800000||bcc  8 <main+0x8>|PASS
1A800000|1A800000||bcc  c <main+0xc>|PASS
3A800000|3A800000||bcc,a   14 <main+0x14>|PASS
3A800000|3A800000||bcc,a   18 <main+0x18>|PASS
3A800000|3A800000||bcc,a   1c <main+0x1c>|PASS
3A800000|3A800000||bcc,a   20 <main+0x20>|PASS
3A800000|3A800000||bcc,a   14 <main+0x14>|PASS
3A800000|3A800000||bcc,a   18 <main+0x18>|PASS
3A800000|3A800000||bcc,a   1c <main+0x1c>|PASS
3A800000|3A800000||bcc,a   20 <main+0x20>|PASS
3A800000|3A800000||bcc,a   14 <main+0x14>|PASS
3A800000|3A800000||bcc,a   18 <main+0x18>|PASS
3A800000|3A800000||bcc,a   1c <main+0x1c>|PASS
3A800000|3A800000||bcc,a   20 <main+0x20>|PASS
3A800000|3A800000||bcc,a   14 <main+0x14>|PASS
3A800000|3A800000||bcc,a   18 <main+0x18>|PASS
3A800000|3A800000||bcc,a   1c <main+0x1c>|PASS
3A800000|3A800000||bcc,a   20 <main+0x20>|PASS
