   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_rza2_riic_lld.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.global	__aeabi_uidiv
  17              		.section	.text.riic_adjust_scl_clk,"ax",%progbits
  18              		.align	2
  19              		.syntax unified
  20              		.arm
  21              		.fpu neon
  23              	riic_adjust_scl_clk:
  24              	.LFB28:
  25              		.file 1 "../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c"
   1:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
   2:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * DISCLAIMER
   3:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * all applicable laws, including copyright laws.
   7:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Renesas reserves the right, without notice, to make changes to this
  17:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * software and to discontinue the availability of this software. By using this
  18:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * software, you agree to the additional terms and conditions found by
  19:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * accessing the following link:
  20:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * http://www.renesas.com/disclaimer
  21:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *
  22:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
  23:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  24:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
  25:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * File Name    : r_rza2_riic_lld.c
  26:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Device(s)    : RZ/A2M
  27:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Tool-Chain   : GCC ARM Embedded 6.3.1.20170620
  28:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * OS           : None
  29:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * H/W Platform : RZ/A2M Evaluation Board
  30:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Description  : RZ/A2M RIIC Driver - Low level function of RIIC module
  31:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Operation    :
  32:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Limitations  :
  33:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  34:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  35:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
  36:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  Includes   <System Includes> , "Project Includes"
  37:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  38:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_typedefs.h"
  39:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "iodefine.h"
  40:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "iobitmask.h"
  41:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "rza_io_regrw.h"           /* Low level register read/write header */
  42:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  43:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* Driver Includes */
  44:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "driver.h"                 /* Device driver header */
  45:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_rza2m_riic_lld_api.h"   /* Low level Driver Header */
  46:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_rza2m_riic_lld_cfg.h"   /* Low level Driver Configuration Header */
  47:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_rza2m_riic_lld_prv.h"   /* Low level Driver Configuration Header */
  48:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_riic_drv_sc_cfg.h"
  49:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #include "r_stb_drv_api.h"
  50:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  51:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
  52:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  Macro definitions
  53:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  54:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  55:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
  56:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  Typedefs
  57:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  58:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  59:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
  60:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  Private global variables and functions
  61:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
  62:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /**
  63:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * @section st_riic structure used for register access of RIIC channels
  64:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  */
  65:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static volatile struct st_riic *gsp_riic[RIIC_CFG_LLD_NUM_CHANNELS] =
  66:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
  67:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* RIIC Channels */
  68:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     &RIIC30, &RIIC31, &RIIC32, &RIIC33 
  69:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
  70:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  71:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static const e_stb_module_t gs_riic_module[] =
  72:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** { 
  73:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     MODULE_I2C0, MODULE_I2C1, MODULE_I2C2, MODULE_I2C3 
  74:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
  75:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
  76:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* clock parameter base table define 
  77:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * in case of PCLK = 66MHz, noise filter disable, rise_time = 0, fall_time = 0
  78:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  */
  79:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static const st_riic_freq_table_param_t gs_riic_clk_base_param_66m[RIIC_FREQUENCY_MAX][RIIC_DUTY_MA
  80:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
  81:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
  82:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 100KHz */
  83:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 4, 34 }, /* Duty 10%, vaule exceeds RIIC_BITRATE_REG_MAX, an error occu
  84:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 8, 30 }, /* Duty 20% */
  85:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 11, 27 }, /* Duty 30% */
  86:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 15, 23 }, /* Duty 40% */
  87:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 19, 19 }, /* Duty 50% */
  88:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 23, 15 }, /* Duty 60% */
  89:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 27, 11 }, /* Duty 70% */
  90:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 30, 8 }, /* Duty 80% */
  91:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 34, 4 } /* Duty 90% vaule exceeds RIIC_BITRATE_REG_MAX, an error occur 
  92:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
  93:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
  94:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 400KHz */
  95:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 4, 34 }, /* Duty 10% vaule exceeds RIIC_BITRATE_REG_MAX, an error occur 
  96:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 8, 30 }, /* Duty 20% */
  97:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 11, 27 }, /* Duty 30% */
  98:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 15, 23 }, /* Duty 40% */
  99:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 19, 19 }, /* Duty 50% */
 100:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 23, 15 }, /* Duty 60% */
 101:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 27, 11 }, /* Duty 70% */
 102:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 30, 8 }, /* Duty 80% */
 103:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 34, 4 } /* Duty 90% vaule exceeds RIIC_BITRATE_REG_MAX, an error occur *
 104:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
 105:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 106:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 1MHz */
 107:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 3, 24 }, /* Duty 10% */
 108:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 5, 22 }, /* Duty 20% */
 109:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 8, 19 }, /* Duty 30% */
 110:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 10, 17 }, /* Duty 40% */
 111:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 13, 14 }, /* Duty 50% */
 112:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 17, 10 }, /* Duty 60% */
 113:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 19, 8 }, /* Duty 70% */
 114:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 22, 5 }, /* Duty 80% */
 115:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 24, 3 } /* Duty 90% */
 116:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     } 
 117:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
 118:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 119:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* clock parameter base table define 
 120:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * in case of PCLK = 60MHz, noise filter disable, rise_time = 0, fall_time = 0
 121:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  */
 122:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static const st_riic_freq_table_param_t gs_riic_clk_base_param_60m[RIIC_FREQUENCY_MAX][RIIC_DUTY_MA
 123:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 124:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 125:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 100KHz */
 126:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 3, 31 }, /* Duty 10% */
 127:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 7, 27 }, /* Duty 20% */
 128:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 10, 24 }, /* Duty 30% */
 129:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 13, 21 }, /* Duty 40% */
 130:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 17, 17 }, /* Duty 50% */
 131:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 21, 13 }, /* Duty 60% */
 132:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 24, 10 }, /* Duty 70% */
 133:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 27, 7 }, /* Duty 80% */
 134:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 31, 3 } /* Duty 90% */
 135:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
 136:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 137:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 400KHz */
 138:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 3, 31 }, /* Duty 10% */
 139:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 7, 27 }, /* Duty 20% */
 140:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 10, 24 }, /* Duty 30% */
 141:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 13, 21 }, /* Duty 40% */
 142:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 17, 17 }, /* Duty 50% */
 143:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 21, 13 }, /* Duty 60% */
 144:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 24, 10 }, /* Duty 70% */
 145:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 27, 7 }, /* Duty 80% */
 146:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 31, 3 } /* Duty 90% */
 147:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
 148:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 149:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 1MHz */
 150:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 2, 22 }, /* Duty 10% */
 151:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 5, 19 }, /* Duty 20% */
 152:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 7, 17 }, /* Duty 30% */
 153:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 10, 14 }, /* Duty 40% */
 154:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 12, 12 }, /* Duty 50% */
 155:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 14, 10 }, /* Duty 60% */
 156:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 17, 7 }, /* Duty 70% */
 157:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 19, 5 }, /* Duty 80% */
 158:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 22, 2 } /* Duty 90% */
 159:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     } 
 160:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
 161:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 162:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* clock parameter base table define 
 163:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * in case of PCLK = 55MHz, noise filter disable, rise_time = 0, fall_time = 0
 164:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  */
 165:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static const st_riic_freq_table_param_t gs_riic_clk_base_param_55m[RIIC_FREQUENCY_MAX][RIIC_DUTY_MA
 166:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 167:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 168:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 100KHz */
 169:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 3, 28 }, /* Duty 10% */
 170:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 6, 25 }, /* Duty 20% */
 171:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 9, 22 }, /* Duty 30% */
 172:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 12, 19 }, /* Duty 40% */
 173:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 15, 16 }, /* Duty 50% */
 174:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 19, 12 }, /* Duty 60% */
 175:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 22, 9 }, /* Duty 70% */
 176:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 25, 6 }, /* Duty 80% */
 177:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_16, 28, 3 } /* Duty 90% */
 178:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
 179:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 180:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 400KHz */
 181:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 3, 28 }, /* Duty 10% */
 182:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 6, 25 }, /* Duty 20% */
 183:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 9, 22 }, /* Duty 30% */
 184:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 12, 19 }, /* Duty 40% */
 185:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 15, 16 }, /* Duty 50% */
 186:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 19, 12 }, /* Duty 60% */
 187:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 22, 9 }, /* Duty 70% */
 188:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 25, 6 }, /* Duty 80% */
 189:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_4, 28, 3 } /* Duty 90% */
 190:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     },
 191:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 192:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* SCL = 1MHz */
 193:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 2, 20 }, /* Duty 10% */
 194:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 4, 18 }, /* Duty 20% */
 195:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 7, 15 }, /* Duty 30% */
 196:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 9, 13 }, /* Duty 40% */
 197:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 11, 11 }, /* Duty 50% */
 198:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 13, 9 }, /* Duty 60% */
 199:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 15, 7 }, /* Duty 70% */
 200:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 18, 4 }, /* Duty 80% */
 201:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         { RIIC_PCLK_DIV_2, 20, 2 } /* Duty 90% */
 202:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     } 
 203:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
 204:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 205:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static st_riic_config_t gs_riic_config[RIIC_CFG_LLD_NUM_CHANNELS];
 206:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static uint32_t gs_board_pclk = 0;
 207:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 208:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* Prototypes */
 209:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_adjust_scl_clk (st_riic_clk_check_param_t *p_cfg);
 210:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_reset (int_t channel);
 211:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_release_reset (int_t channel);
 212:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_register_slave_addrss (int_t channel, st_riic_config_t *p_cfg);
 213:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_scl_clk (int_t channel, st_riic_config_t *p_cfg, uint32_t pclk);
 214:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_noise_filter (int_t channel, st_riic_config_t *p_cfg);
 215:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_timeout (int_t channel, st_riic_config_t *p_cfg);
 216:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_bus_format (int_t channel, st_riic_config_t *p_cfg);
 217:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_hw_init (int_t channel);
 218:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 219:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /* noise filter table define */
 220:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static uint32_t gs_noise_filter_nf_table[RIIC_FILTER_STAGE_MAX] =
 221:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 222:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_MR3_REG_NF_STAGE1, /* RIIC_FILTER_NOT_USED */
 223:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_MR3_REG_NF_STAGE1, /* RIIC_FILTER_STAGE_1 */
 224:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_MR3_REG_NF_STAGE2, /* RIIC_FILTER_STAGE_2 */
 225:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_MR3_REG_NF_STAGE3, /* RIIC_FILTER_STAGE_3 */
 226:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_MR3_REG_NF_STAGE4 /* RIIC_FILTER_STAGE_4 */
 227:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** };
 228:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 229:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 230:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_ScInitChannel
 231:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function configures device registers in preparation for
 232:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                configuration.
 233:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : sc_config_index - Index number of RIIC Initialization channel.
 234:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                pclk_frequency - PCLK frequency for RIIC.
 235:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Successful operation.
 236:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Combination of frequency setting does not conform 
 237:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                            to the standard.
 238:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 239:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** int_t R_RIIC_ScInitChannel (int_t sc_config_index, uint32_t pclk_frequency)
 240:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 241:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 242:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t slave_addr_num;
 243:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t channel;
 244:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t sc_table_size = (sizeof(RIIC_SC_TABLE)) / (sizeof(st_r_drv_riic_sc_config_t));
 245:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 246:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* check index number of SC */
 247:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if ((sc_config_index >= 0) && (sc_config_index < sc_table_size))
 248:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 249:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         channel = RIIC_SC_TABLE[sc_config_index].channel;
 250:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             
 251:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* check channel registered in SC */
 252:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if ((channel >= RIIC_CFG_LLD_NUM_CHANNELS) || (channel < 0))
 253:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 254:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             retval = DRV_ERROR;
 255:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 256:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 257:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
 258:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 259:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = DRV_ERROR;
 260:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 261:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 262:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 263:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 264:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].riic_mode = RIIC_SC_TABLE[sc_config_index].config.riic_mode;
 265:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 266:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 267:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_enable[slave_addr_num] =
 268:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address_enable[slave_addr_num];
 269:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address[slave_addr_num] =
 270:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address[slave_addr_num];
 271:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_length[slave_addr_num] =
 272:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address_length[slave_addr_num];
 273:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 274:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].frequency = RIIC_SC_TABLE[sc_config_index].config.frequency;
 275:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].duty = RIIC_SC_TABLE[sc_config_index].config.duty;
 276:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].rise_time = RIIC_SC_TABLE[sc_config_index].config.rise_time;
 277:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].fall_time = RIIC_SC_TABLE[sc_config_index].config.fall_time;
 278:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].noise_filter_stage = RIIC_SC_TABLE[sc_config_index].config.noise_fi
 279:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].timeout = RIIC_SC_TABLE[sc_config_index].config.timeout;
 280:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].format = RIIC_SC_TABLE[sc_config_index].config.format;
 281:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].host_address_enabled = RIIC_SC_TABLE[sc_config_index].config.host_a
 282:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tei_priority = RIIC_SC_TABLE[sc_config_index].config.tei_priority;
 283:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ri_priority = RIIC_SC_TABLE[sc_config_index].config.ri_priority;
 284:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ti_priority = RIIC_SC_TABLE[sc_config_index].config.ti_priority;
 285:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].spi_priority = RIIC_SC_TABLE[sc_config_index].config.spi_priority;
 286:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].sti_priority = RIIC_SC_TABLE[sc_config_index].config.sti_priority;
 287:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].naki_priority = RIIC_SC_TABLE[sc_config_index].config.naki_priority
 288:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ali_priority = RIIC_SC_TABLE[sc_config_index].config.ali_priority;
 289:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tmoi_priority = RIIC_SC_TABLE[sc_config_index].config.tmoi_priority
 290:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_board_pclk = pclk_frequency;
 291:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 292:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 293:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* Start RIIC module */
 294:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 295:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 296:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = R_STB_StartModule(gs_riic_module[channel]);
 297:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (STB_SUCCESS != retval)
 298:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 299:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             retval = DRV_ERROR;
 300:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 301:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 302:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 303:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 304:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 305:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_reset(channel);
 306:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 307:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_register_slave_addrss(channel, &gs_riic_config[channel]);
 308:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 309:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = riic_set_scl_clk(channel, &gs_riic_config[channel], pclk_frequency);
 310:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 311:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (DRV_SUCCESS == retval)
 312:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 313:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             riic_set_bus_format(channel, &gs_riic_config[channel]);
 314:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 315:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             riic_set_noise_filter(channel, &gs_riic_config[channel]);
 316:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 317:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             riic_set_timeout(channel, &gs_riic_config[channel]);
 318:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 319:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             interrupt_init(channel, &gs_riic_config[channel]);
 320:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 321:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
 322:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 323:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             riic_hw_init(channel);
 324:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 325:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 326:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_release_reset(channel);
 327:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 328:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 329:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return retval;
 330:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 331:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 332:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_ScInitChannel
 333:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 334:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 335:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 336:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_CloseChannel
 337:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function clear device registers and shutdown.
 338:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel to close.
 339:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 340:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 341:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_CloseChannel (int_t channel)
 342:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 343:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     interrupt_uninit(channel);
 344:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 345:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     riic_set_reset(channel);
 346:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 347:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     riic_hw_init(channel);
 348:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 349:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     riic_release_reset(channel);
 350:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 351:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     R_STB_StopModule(gs_riic_module[channel]);
 352:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 353:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 354:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 355:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 356:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_CloseChannel
 357:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 358:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 359:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 360:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_SetConfig
 361:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function configures device registers in preparation for
 362:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                configuration.
 363:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel to configure.
 364:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Successful operation.
 365:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Specify a illegal channel number.
 366:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 367:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** int_t R_RIIC_SetConfig (int_t channel, st_riic_config_t *p_cfg)
 368:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 369:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 370:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t slave_addr_num;
 371:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     st_riic_clk_check_param_t clk_param;
 372:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 373:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* check arguments */
 374:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if ((channel >= RIIC_CFG_LLD_NUM_CHANNELS) || (channel < 0))
 375:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 376:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = DRV_ERROR;
 377:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 378:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 379:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 380:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 381:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.pclk = gs_board_pclk;
 382:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.frequency = p_cfg->frequency;
 383:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.duty = p_cfg->duty;
 384:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.rise_time = p_cfg->rise_time;
 385:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.fall_time = p_cfg->fall_time;
 386:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.noise_filter_stage = p_cfg->noise_filter_stage;
 387:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.format = p_cfg->format;
 388:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 389:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* check clock parameter */
 390:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = riic_adjust_scl_clk( &clk_param);
 391:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 392:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 393:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 394:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 395:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_reset(channel);
 396:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 397:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_register_slave_addrss(channel, p_cfg);
 398:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 399:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* clock has already been checked, so no error check */
 400:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_scl_clk(channel, p_cfg, gs_board_pclk);
 401:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 402:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_bus_format(channel, p_cfg);
 403:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 404:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_noise_filter(channel, p_cfg);
 405:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 406:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_set_timeout(channel, p_cfg);
 407:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 408:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         interrupt_uninit(channel);
 409:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 410:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         interrupt_init(channel, p_cfg);
 411:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 412:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].riic_mode = p_cfg->riic_mode;
 413:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 414:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 415:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_enable[slave_addr_num] 
 416:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 = p_cfg->slave_address_enable[slave_addr_num];
 417:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address[slave_addr_num] 
 418:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 = p_cfg->slave_address[slave_addr_num];
 419:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_length[slave_addr_num] 
 420:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 = p_cfg->slave_address_length[slave_addr_num];
 421:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 422:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].frequency = p_cfg->frequency;
 423:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].duty = p_cfg->duty;
 424:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].rise_time = p_cfg->rise_time;
 425:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].fall_time = p_cfg->fall_time;
 426:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].noise_filter_stage = p_cfg->noise_filter_stage;
 427:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].timeout = p_cfg->timeout;
 428:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].format = p_cfg->format;
 429:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].host_address_enabled = p_cfg->host_address_enabled;
 430:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tei_priority = p_cfg->tei_priority;
 431:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ri_priority = p_cfg->ri_priority;
 432:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ti_priority = p_cfg->ti_priority;
 433:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].spi_priority = p_cfg->spi_priority;
 434:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].sti_priority = p_cfg->sti_priority;
 435:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].naki_priority = p_cfg->naki_priority;
 436:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ali_priority = p_cfg->ali_priority;
 437:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tmoi_priority = p_cfg->tmoi_priority;
 438:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 439:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         riic_release_reset(channel);
 440:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 441:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 442:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return retval;
 443:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 444:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 445:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_SetConfig
 446:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 447:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 448:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 449:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_GetConfig
 450:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function gets configuration parameters for each channel.
 451:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel to getting configuration parameters.
 452:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *              : *p_cfg - RIIC configure parameter
 453:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
 454:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 455:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** int_t R_RIIC_GetConfig (int_t channel, st_riic_config_t *p_cfg)
 456:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 457:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 458:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t slave_addr_num;
 459:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 460:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->riic_mode = gs_riic_config[channel].riic_mode;
 461:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 462:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 463:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         p_cfg->slave_address_enable[slave_addr_num] = gs_riic_config[channel].slave_address_enable[
 464:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         p_cfg->slave_address[slave_addr_num] = gs_riic_config[channel].slave_address[slave_addr_num
 465:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         p_cfg->slave_address_length[slave_addr_num] = gs_riic_config[channel].slave_address_length[
 466:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 467:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->frequency = gs_riic_config[channel].frequency;
 468:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->duty = gs_riic_config[channel].duty;
 469:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->rise_time = gs_riic_config[channel].rise_time;
 470:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->fall_time = gs_riic_config[channel].fall_time;
 471:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->noise_filter_stage = gs_riic_config[channel].noise_filter_stage;
 472:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->timeout = gs_riic_config[channel].timeout;
 473:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->format = gs_riic_config[channel].format;
 474:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->host_address_enabled = gs_riic_config[channel].host_address_enabled;
 475:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->tei_priority = gs_riic_config[channel].tei_priority;
 476:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ri_priority = gs_riic_config[channel].ri_priority;
 477:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ti_priority = gs_riic_config[channel].ti_priority;
 478:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->spi_priority = gs_riic_config[channel].spi_priority;
 479:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->sti_priority = gs_riic_config[channel].sti_priority;
 480:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->naki_priority = gs_riic_config[channel].naki_priority;
 481:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ali_priority = gs_riic_config[channel].ali_priority;
 482:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->tmoi_priority = gs_riic_config[channel].tmoi_priority;
 483:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 484:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return retval;
 485:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 486:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 487:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_GetConfig
 488:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 489:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 490:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 491:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_TransmitStop
 492:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and issues STOP condition.
 493:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that issues STOP condition.
 494:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 495:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 496:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_TransmitStop (int_t channel)
 497:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 498:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear stop bit */
 499:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR2.LONG, (uint32_t) 0, RIIC_ICC
 500:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_SP);
 501:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 502:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable detect stop condition interrupt */
 503:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 504:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 505:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 506:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set stop bit */
 507:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR2.LONG, (uint32_t) 1, RIIC_ICC
 508:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_SP);
 509:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 510:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 511:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 512:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 513:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_TransmitStop
 514:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 515:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 516:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 517:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_ClearStop
 518:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and clear STOP condition bit.
 519:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that clear STOP condition bit.
 520:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 521:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 522:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_ClearStop (int_t channel)
 523:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 524:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     volatile uint32_t dummy;
 525:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 526:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* read stop bit */
 527:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     dummy = RZA_IO_RegRead_32((volatile uint32_t *) &gsp_riic[channel]->ICSR2.LONG, RIIC_ICSR2_STOP
 528:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_STOP);
 529:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 530:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear stop bit */
 531:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSR2.LONG, (uint32_t) 0, RIIC_ICS
 532:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_STOP);
 533:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 534:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable start interrupt */
 535:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 536:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 537:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 538:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable transmit interrupt */
 539:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 540:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 541:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 542:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable receive interrupt */
 543:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 544:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 545:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 546:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable nak interrupt */
 547:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 548:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 549:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 550:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 551:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 552:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 553:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_ClearStop 
 554:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 555:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 556:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 557:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_TransmitStart
 558:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD,and issues START condition.
 559:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that issues START condition.
 560:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 561:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 562:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_TransmitStart (int_t channel)
 563:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 564:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit interrupt */
 565:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 566:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 567:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 568:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable receive interrupt */
 569:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 570:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 571:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 572:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable nak interrupt */
 573:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 574:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 575:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 576:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* transmit start bit */
 577:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR2.LONG, (uint32_t) 1, RIIC_ICC
 578:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_ST);
 579:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 580:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 581:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 582:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 583:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_TransmitStart
 584:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 585:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 586:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 587:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_TransmitRestart
 588:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and issues RESTART condition.
 589:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that issues RESTART condition.
 590:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 591:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 592:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_TransmitRestart (int_t channel)
 593:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 594:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit interrupt */
 595:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 596:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 597:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 598:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable receive interrupt */
 599:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 600:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 601:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 602:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable nak interrupt */
 603:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 604:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 605:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 606:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set restart */
 607:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR2.LONG, (uint32_t) 1, RIIC_ICC
 608:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_RS);
 609:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 610:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 611:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 612:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 613:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_TransmitRestart
 614:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 615:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 616:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 617:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_ClearNack
 618:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and clear receiving NACK bit.
 619:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that clear receiving NACK bit.
 620:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 621:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 622:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_ClearNack (int_t channel)
 623:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 624:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear stop bit */
 625:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSR2.LONG, (uint32_t) 0, RIIC_ICS
 626:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_NACKF);
 627:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 628:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 629:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 630:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 631:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_ClearNack 
 632:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 633:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 634:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 635:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_GetAckStatus
 636:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and get the ACK status.
 637:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel to get the ack status.
 638:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : 0 - ACK received.
 639:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *              : 1 - NACK received.
 640:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 641:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** uint8_t R_RIIC_GetAckStatus (int_t channel)
 642:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 643:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 644:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t ret_ack;
 645:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 646:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     ret_ack = RZA_IO_RegRead_32( &gsp_riic[channel]->ICSR2.LONG, RIIC_ICSR2_NACKF_SHIFT, RIIC_ICSR2
 647:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 648:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast result back to uint8_t */
 649:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return (uint8_t) ret_ack;
 650:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 651:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 652:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function  R_RIIC_GetAckStatus
 653:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 654:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 655:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 656:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_TransmitAck
 657:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and transfer ACK to 
 658:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                write device.
 659:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that transfer ACK.
 660:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 661:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 662:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_TransmitAck (int_t channel)
 663:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 664:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get permission of writing to ACK bit */
 665:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 1, RIIC_ICM
 666:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 667:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 668:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear ACK bit to ACK transfer */
 669:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC_ICM
 670:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKBT);
 671:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 672:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* release permission of writing to ACK bit */
 673:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC_ICM
 674:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 675:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 676:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 677:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 678:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 679:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_TransmitAck
 680:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 681:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 682:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 683:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_TransmitNack
 684:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and transfer NACK to 
 685:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                write device.
 686:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that transfer NACK.
 687:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 688:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 689:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_TransmitNack (int_t channel)
 690:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 691:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get permission of writing to NACK bit */
 692:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 1, RIIC_ICM
 693:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 694:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 695:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set ACK bit to NACK transfer */
 696:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 1, RIIC_ICM
 697:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKBT);
 698:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 699:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* release permission of writing to NACK bit */
 700:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC_ICM
 701:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 702:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 703:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 704:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 705:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 706:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_TransmitNack
 707:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 708:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 709:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 710:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_AssertLowHold
 711:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and hold the SCL in 
 712:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                the low level.
 713:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that hold the SCL.
 714:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 715:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 716:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_AssertLowHold (int_t channel)
 717:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 718:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set wait bit */
 719:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 1, RIIC_ICM
 720:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_WAIT);
 721:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 722:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 723:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 724:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 725:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_AssertLowHold 
 726:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 727:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 728:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 729:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_ReleaseLowHold
 730:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and release the low hold of 
 731:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                the SCL.
 732:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that low hold of SCL.
 733:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 734:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 735:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_ReleaseLowHold (int_t channel)
 736:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 737:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set wait bit */
 738:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC_ICM
 739:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_WAIT);
 740:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 741:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 742:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 743:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 744:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_ReleaseLowHold  
 745:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 746:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 747:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 748:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_EnableTransEndIntr
 749:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and enable transfer end 
 750:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                interrupt.
 751:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that enable transfer end.
 752:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 753:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 754:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_EnableTransEndIntr (int_t channel)
 755:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 756:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit end interrupt*/
 757:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 758:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TEIE);
 759:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 760:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 761:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 762:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 763:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_EnableTransEndIntr  
 764:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 765:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 766:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 767:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_DisableTransEndIntr
 768:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and disable transfer end 
 769:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                interrupt.
 770:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that disable transfer end.
 771:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 772:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 773:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_DisableTransEndIntr (int_t channel)
 774:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 775:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit end interrupt*/
 776:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 777:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TEIE);
 778:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 779:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 780:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 781:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 782:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_EnableTransEndIntr  
 783:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 784:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 785:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 786:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_WriteByte
 787:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and write to the 
 788:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                data register.
 789:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that write to the data register.
 790:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                byte - transfer data.
 791:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 792:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 793:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_WriteByte (int_t channel, uint8_t byte)
 794:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 795:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* write data */
 796:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICDRT.LONG, (uint32_t) byte, RIIC_
 797:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICDRT_DRT);
 798:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 799:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 800:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 801:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 802:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_WriteByte  
 803:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 804:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 805:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 806:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_ReadByte
 807:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and read transfer data 
 808:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                from register.
 809:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that read transfer data from register.
 810:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : 0x00 to 0xFF - receive data.
 811:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 812:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** uint8_t R_RIIC_ReadByte (int_t channel)
 813:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 814:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t read_data;
 815:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 816:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* read data */
 817:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     read_data = RZA_IO_RegRead_32( &gsp_riic[channel]->ICDRR.LONG, RIIC_ICDRR_DRR_SHIFT, RIIC_ICDRR
 818:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 819:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* data is in LSB of uint32_t result */
 820:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return (uint8_t) read_data;
 821:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 822:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 823:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_ReadByte  
 824:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 825:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 826:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 827:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_IsBusBusy
 828:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and get bus busy status.
 829:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that get bus busy status.
 830:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : 0 - BUS free.
 831:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                1 - BUS busy.
 832:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 833:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** uint8_t R_RIIC_IsBusBusy (int_t channel)
 834:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 835:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t busy_stat;
 836:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 837:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get bus busy status */
 838:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     busy_stat = RZA_IO_RegRead_32( &gsp_riic[channel]->ICCR2.LONG, RIIC_ICCR2_BBSY_SHIFT, RIIC_ICCR
 839:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 840:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to uint8_t */
 841:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return (uint8_t) busy_stat;
 842:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 843:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 844:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_IsBusBusy  
 845:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 846:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 847:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 848:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_IsStopAsserted
 849:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and get detection status of 
 850:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                STOP condition.
 851:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that get detection status of 
 852:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                STOP condition.
 853:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : 0 - STOP condition not detected.
 854:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                1 - STOP condition detected.
 855:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 856:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** uint8_t R_RIIC_IsStopAsserted (int_t channel)
 857:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 858:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t stop_stat;
 859:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 860:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get bus busy status */
 861:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     stop_stat = RZA_IO_RegRead_32( &gsp_riic[channel]->ICSR2.LONG, RIIC_ICSR2_STOP_SHIFT, RIIC_ICSR
 862:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 863:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to uint8_t */
 864:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return (uint8_t) stop_stat;
 865:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 866:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 867:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_IsStopAsserted  
 868:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 869:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 870:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 871:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_WaitSlaveAddr
 872:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and start waiting slave 
 873:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                address from master device.
 874:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                Also, after calling this function, it is always in the 
 875:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                stop condition standby state.
 876:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel of waiting slave address.
 877:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Waiting slave address is suucess.
 878:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Waiting slave address in master mode.
 879:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 880:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** int_t R_RIIC_WaitSlaveAddr (int_t channel)
 881:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 882:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_MODE_MASTER == gs_riic_config[channel].riic_mode)
 883:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 884:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         return (DRV_ERROR);
 885:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 886:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 887:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable receive full interrupt and start waiting slave address */
 888:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 889:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 890:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 891:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit interrupt*/
 892:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 893:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 894:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 895:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable nak interrupt*/
 896:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 897:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 898:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 899:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable start detect interrupt*/
 900:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 901:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 902:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 903:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
 904:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 905:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 906:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_WaitSlaveAddr  
 907:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 908:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 909:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 910:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_DetectTimeoutStart
 911:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and start timeout counter.
 912:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that start timeout counter.
 913:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 914:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 915:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_DetectTimeoutStart (int_t channel)
 916:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 917:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* start timer */
 918:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 1, RIIC_ICF
 919:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_TMOE);
 920:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 921:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable timer interrupt */
 922:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 923:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TMOIE);
 924:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 925:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 926:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 927:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /*****************************************************************************
 928:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_DetectTimeoutStart
 929:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 930:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 931:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 932:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_DetectTimeoutStop
 933:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and stop timeout counter.
 934:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that stop timeout counter.
 935:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 936:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 937:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_DetectTimeoutStop (int_t channel)
 938:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 939:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable timer interrupt */
 940:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 941:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TMOIE);
 942:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 943:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* stop timer */
 944:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
 945:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_TMOE);
 946:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 947:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 948:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 949:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 950:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_DetectTimeoutStop
 951:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 952:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 953:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 954:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_DetectArbitrationStart
 955:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and start detecting of 
 956:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                arbitration.
 957:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that start detecting arbitration.
 958:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 959:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 960:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_DetectArbitrationStart (int_t channel)
 961:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 962:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 963:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 1, RIIC_ICF
 964:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_MALE);
 965:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 966:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 967:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 1, RIIC_ICF
 968:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_NALE);
 969:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 970:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 971:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 1, RIIC_ICF
 972:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_SALE);
 973:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 974:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 975:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 1, RIIC_ICI
 976:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_ALIE);
 977:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 978:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
 979:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 980:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 981:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_DetectArbitrationStart
 982:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
 983:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 984:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 985:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_DetectArbitrationStop
 986:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and stop detecting of 
 987:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                arbitration.
 988:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that stop detecting arbitration.
 989:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : None.
 990:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
 991:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** void R_RIIC_DetectArbitrationStop (int_t channel)
 992:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 993:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 994:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICIER.LONG, (uint32_t) 0, RIIC_ICI
 995:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_ALIE);
 996:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 997:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 998:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
 999:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_MALE);
1000:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1001:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1002:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
1003:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_NALE);
1004:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1005:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1006:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
1007:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_SALE);
1008:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1009:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return;
1010:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1011:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1012:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_DetectArbitrationStop
1013:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1014:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1015:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1016:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: R_RIIC_GetSlaveAddrNum
1017:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function is called by HLD, and get slave address number 
1018:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                of detected slave address.
1019:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - Channel that gets slave address number of detected 
1020:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                          slave address.
1021:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : 0 - Slave address registered in slave address0 was detected.
1022:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                1 - Slave address registered in slave address1 was detected
1023:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                2 - Slave address registered in slave address2 was detected
1024:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Slave address wasn't detected.
1025:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1026:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** e_riic_slave_addr_num_t R_RIIC_GetSlaveAddrNum (int_t channel)
1027:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
1028:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t detect_stat = 0;
1029:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     e_riic_slave_addr_num_t detect_num = 0;
1030:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1031:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get bus busy status */
1032:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     while (detect_num < RIIC_SLAVE_ADDR_NUM_MAX)
1033:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1034:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         detect_stat = RZA_IO_RegRead_32( &gsp_riic[channel]->ICSR1.LONG, 0, (RIIC_ICSR1_AAS0 << det
1035:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (0 != detect_stat)
1036:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1037:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             break;
1038:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1039:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         detect_num++;
1040:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1041:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1042:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_SLAVE_ADDR_NUM_MAX == detect_num)
1043:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1044:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         return DRV_ERROR;
1045:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1046:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1047:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return detect_num;
1048:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1049:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1050:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_GetSlaveAddrNum  
1051:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1052:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1053:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1054:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Function Name: R_RIIC_GetVersion
1055:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Description  : Get version information
1056:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Arguments    : pVerInfo - version info
1057:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * Return Value : DRV_SUCCESS - Success(always).
1058:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1059:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** int_t R_RIIC_GetVersion (st_ver_info_t *pVerInfo)
1060:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
1061:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.p_szdriver_name = STDIO_RIIC_RZ_LLD_DRV_NAME;
1062:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.version.sub.major = STDIO_RIIC_RZ_LLD_VERSION_MAJOR;
1063:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.version.sub.minor = STDIO_RIIC_RZ_LLD_VERSION_MINOR;
1064:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.build = STDIO_RIIC_RZ_LLD_BUILD_NUM;
1065:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1066:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1067:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1068:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1069:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function R_RIIC_GetVersion  
1070:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1071:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1072:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1073:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_adjust_scl_clk
1074:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : This function adjusts the high time and the low time of SCL 
1075:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                from the values of rise time and fall time.
1076:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : *p_cfg - RIIC frequency parameter.
1077:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Operation is success.
1078:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Illegal parameters are set.
1079:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1080:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_adjust_scl_clk (st_riic_clk_check_param_t *p_cfg)
1081:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
  26              		.loc 1 1081 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 70402DE9 		push	{r4, r5, r6, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0004 0040A0E1 		mov	r4, r0
  38              	.LVL1:
1082:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
1083:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t width_delay;
1084:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t unit_time = 0;
1085:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1086:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* Check combinations of settings that are not allowed */
1087:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if ((RIIC_FORMAT_SMBUS == p_cfg->format) && (RIIC_FREQUENCY_400KHZ <= p_cfg->frequency))
  39              		.loc 1 1087 0
  40 0008 1130D0E5 		ldrb	r3, [r0, #17]	@ zero_extendqisi2
  41 000c 010053E3 		cmp	r3, #1
  42 0010 4000000A 		beq	.L21
1082:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
  43              		.loc 1 1082 0
  44 0014 0050A0E3 		mov	r5, #0
  45              	.L2:
  46              	.LVL2:
1088:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1089:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = DRV_ERROR;
1090:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1091:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1092:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if ((RIIC_FREQUENCY_1MHZ == p_cfg->frequency) && (RIIC_FILTER_NOT_USED != p_cfg->noise_filter_s
  47              		.loc 1 1092 0
  48 0018 0510D4E5 		ldrb	r1, [r4, #5]	@ zero_extendqisi2
  49 001c 020051E3 		cmp	r1, #2
  50 0020 4200000A 		beq	.L22
  51              	.LVL3:
  52              	.L3:
1093:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1094:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = DRV_ERROR;
1095:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1096:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1097:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (((RIIC_DUTY_10 == p_cfg->duty) || (RIIC_DUTY_90 == p_cfg->duty))
  53              		.loc 1 1097 0
  54 0024 0630D4E5 		ldrb	r3, [r4, #6]	@ zero_extendqisi2
  55 0028 080053E3 		cmp	r3, #8
  56 002c 00005313 		cmpne	r3, #0
  57 0030 0200001A 		bne	.L4
1098:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             && (RIIC_FILTER_NOT_USED != p_cfg->noise_filter_stage))
  58              		.loc 1 1098 0
  59 0034 1020D4E5 		ldrb	r2, [r4, #16]	@ zero_extendqisi2
  60 0038 000052E3 		cmp	r2, #0
1099:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1100:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = DRV_ERROR;
  61              		.loc 1 1100 0
  62 003c 0050E013 		mvnne	r5, #0
  63              	.LVL4:
  64              	.L4:
1101:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1102:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1103:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
  65              		.loc 1 1103 0
  66 0040 000055E3 		cmp	r5, #0
  67 0044 1E00001A 		bne	.L5
1104:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1105:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* Get clock parameter table data */
1106:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if ((RIIC_PCLK_66MHZ == p_cfg->pclk) || ((RIIC_PCLK_66MHZ / 2) == p_cfg->pclk))
  68              		.loc 1 1106 0
  69 0048 002094E5 		ldr	r2, [r4]
  70 004c 52CDA0E3 		mov	ip, #5248
  71 0050 EFC340E3 		movt	ip, 1007
  72 0054 400A08E3 		movw	r0, #35392
  73              	.LVL5:
  74 0058 F70140E3 		movt	r0, 503
  75 005c 000052E1 		cmp	r2, r0
  76 0060 0C005211 		cmpne	r2, ip
  77 0064 3500001A 		bne	.L6
1107:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1108:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->high_width = gs_riic_clk_base_param_66m[p_cfg->frequency][p_cfg->duty].high_widt
  78              		.loc 1 1108 0
  79 0068 00E000E3 		movw	lr, #:lower16:.LANCHOR0
  80 006c 00E040E3 		movt	lr, #:upper16:.LANCHOR0
  81 0070 83C0A0E1 		lsl	ip, r3, #1
  82 0074 03608CE0 		add	r6, ip, r3
  83 0078 0601A0E1 		lsl	r0, r6, #2
  84 007c 6C60A0E3 		mov	r6, #108
  85 0080 960101E0 		mul	r1, r6, r1
  86 0084 010080E0 		add	r0, r0, r1
  87 0088 00008EE0 		add	r0, lr, r0
  88 008c 046090E5 		ldr	r6, [r0, #4]
  89 0090 146084E5 		str	r6, [r4, #20]
1109:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width = gs_riic_clk_base_param_66m[p_cfg->frequency][p_cfg->duty].low_width;
  90              		.loc 1 1109 0
  91 0094 080090E5 		ldr	r0, [r0, #8]
  92 0098 180084E5 		str	r0, [r4, #24]
1110:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->pclk_div = gs_riic_clk_base_param_66m[p_cfg->frequency][p_cfg->duty].pclk;
  93              		.loc 1 1110 0
  94 009c 03308CE0 		add	r3, ip, r3
  95 00a0 0301A0E1 		lsl	r0, r3, #2
  96 00a4 010080E0 		add	r0, r0, r1
  97 00a8 0030DEE7 		ldrb	r3, [lr, r0]	@ zero_extendqisi2
  98 00ac 0430C4E5 		strb	r3, [r4, #4]
1111:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_PCLK_66MHZ != p_cfg->pclk)
  99              		.loc 1 1111 0
 100 00b0 521DA0E3 		mov	r1, #5248
 101 00b4 EF1340E3 		movt	r1, 1007
 102 00b8 010052E1 		cmp	r2, r1
1112:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1113:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* 33MHz, div rate 1/2 setting */
1114:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 p_cfg->pclk_div -= 1;
 103              		.loc 1 1114 0
 104 00bc 01304312 		subne	r3, r3, #1
 105 00c0 0430C415 		strbne	r3, [r4, #4]
 106              	.LVL6:
 107              	.L5:
1115:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1116:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1117:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else if ((RIIC_PCLK_60MHZ == p_cfg->pclk) || ((RIIC_PCLK_60MHZ / 2) == p_cfg->pclk))
1118:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1119:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->high_width = gs_riic_clk_base_param_60m[p_cfg->frequency][p_cfg->duty].high_widt
1120:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width = gs_riic_clk_base_param_60m[p_cfg->frequency][p_cfg->duty].low_width;
1121:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->pclk_div = gs_riic_clk_base_param_60m[p_cfg->frequency][p_cfg->duty].pclk;
1122:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_PCLK_60MHZ != p_cfg->pclk)
1123:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1124:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* 30MHz, div rate 1/2 setting */
1125:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 p_cfg->pclk_div -= 1;
1126:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1127:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1128:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else if ((RIIC_PCLK_55MHZ == p_cfg->pclk) || ((RIIC_PCLK_55MHZ / 2) == p_cfg->pclk))
1129:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1130:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->high_width = gs_riic_clk_base_param_55m[p_cfg->frequency][p_cfg->duty].high_widt
1131:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width = gs_riic_clk_base_param_55m[p_cfg->frequency][p_cfg->duty].low_width;
1132:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->pclk_div = gs_riic_clk_base_param_55m[p_cfg->frequency][p_cfg->duty].pclk;
1133:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_PCLK_55MHZ != p_cfg->pclk)
1134:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1135:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* 27.5MHz, div rate 1/2 setting */
1136:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 p_cfg->pclk_div -= 1;
1137:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1138:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1139:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
1140:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1141:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             retval = DRV_ERROR;
1142:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1143:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1144:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1145:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* Calculate the time per clock of SCL */
1146:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 108              		.loc 1 1146 0
 109 00c4 000055E3 		cmp	r5, #0
 110 00c8 5C00001A 		bne	.L15
1147:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1148:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         unit_time = ((RIIC_UNIT_TIME_SCL * RIIC_UNIT_PCLK_HZ) / p_cfg->pclk) * (1 << (p_cfg->pclk_d
 111              		.loc 1 1148 0
 112 00cc 001094E5 		ldr	r1, [r4]
 113 00d0 CE0DA0E3 		mov	r0, #13184
 114 00d4 020B43E3 		movt	r0, 15106
 115 00d8 FEFFFFEB 		bl	__aeabi_uidiv
 116              	.LVL7:
 117 00dc 0460D4E5 		ldrb	r6, [r4, #4]	@ zero_extendqisi2
 118 00e0 1066A0E1 		lsl	r6, r0, r6
 119              	.LVL8:
1149:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1150:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* Calculate how much rise_time corresponds to unit of SCL width */
1151:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         width_delay = (p_cfg->rise_time / unit_time);
 120              		.loc 1 1151 0
 121 00e4 0610A0E1 		mov	r1, r6
 122 00e8 080094E5 		ldr	r0, [r4, #8]
 123 00ec FEFFFFEB 		bl	__aeabi_uidiv
 124              	.LVL9:
1152:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1153:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if ((p_cfg->high_width >= (width_delay + p_cfg->noise_filter_stage))
 125              		.loc 1 1153 0
 126 00f0 142094E5 		ldr	r2, [r4, #20]
 127 00f4 1030D4E5 		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 128 00f8 030080E0 		add	r0, r0, r3
 129              	.LVL10:
 130 00fc 000052E1 		cmp	r2, r0
 131 0100 5F00003A 		bcc	.L16
1154:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 && (RIIC_BITRATE_REG_MAX >= (p_cfg->high_width - (width_delay + p_cfg->noise_filter
 132              		.loc 1 1154 0
 133 0104 000042E0 		sub	r0, r2, r0
 134 0108 1F0050E3 		cmp	r0, #31
 135 010c 5E00008A 		bhi	.L17
1155:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1156:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* As the width widens by rise_time and filter steps, 
1157:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                subtract them */
1158:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->high_width -= ((uint32_t) width_delay + p_cfg->noise_filter_stage);
 136              		.loc 1 1158 0
 137 0110 140084E5 		str	r0, [r4, #20]
 138 0114 4A0000EA 		b	.L8
 139              	.LVL11:
 140              	.L21:
1087:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 141              		.loc 1 1087 0 discriminator 1
 142 0118 0530D0E5 		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 143 011c 000053E3 		cmp	r3, #0
1082:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t width_delay;
 144              		.loc 1 1082 0
 145 0120 0050A003 		moveq	r5, #0
 146 0124 BBFFFF0A 		beq	.L2
 147              	.L11:
1089:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 148              		.loc 1 1089 0
 149 0128 0050E0E3 		mvn	r5, #0
 150 012c B9FFFFEA 		b	.L2
 151              	.LVL12:
 152              	.L22:
1092:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 153              		.loc 1 1092 0 discriminator 1
 154 0130 1030D4E5 		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 155 0134 000053E3 		cmp	r3, #0
1094:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 156              		.loc 1 1094 0
 157 0138 0050E013 		mvnne	r5, #0
 158              	.LVL13:
 159 013c B8FFFFEA 		b	.L3
 160              	.LVL14:
 161              	.L6:
1117:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 162              		.loc 1 1117 0
 163 0140 87CCA0E3 		mov	ip, #34560
 164 0144 93C340E3 		movt	ip, 915
 165 0148 80030CE3 		movw	r0, #50048
 166 014c C90140E3 		movt	r0, 457
 167 0150 000052E1 		cmp	r2, r0
 168 0154 0C005211 		cmpne	r2, ip
 169 0158 1700001A 		bne	.L7
1119:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width = gs_riic_clk_base_param_60m[p_cfg->frequency][p_cfg->duty].low_width;
 170              		.loc 1 1119 0
 171 015c 00E000E3 		movw	lr, #:lower16:.LANCHOR1
 172 0160 00E040E3 		movt	lr, #:upper16:.LANCHOR1
 173 0164 83C0A0E1 		lsl	ip, r3, #1
 174 0168 03608CE0 		add	r6, ip, r3
 175 016c 0601A0E1 		lsl	r0, r6, #2
 176 0170 6C60A0E3 		mov	r6, #108
 177 0174 960101E0 		mul	r1, r6, r1
 178 0178 010080E0 		add	r0, r0, r1
 179 017c 00008EE0 		add	r0, lr, r0
 180 0180 046090E5 		ldr	r6, [r0, #4]
 181 0184 146084E5 		str	r6, [r4, #20]
1120:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->pclk_div = gs_riic_clk_base_param_60m[p_cfg->frequency][p_cfg->duty].pclk;
 182              		.loc 1 1120 0
 183 0188 080090E5 		ldr	r0, [r0, #8]
 184 018c 180084E5 		str	r0, [r4, #24]
1121:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_PCLK_60MHZ != p_cfg->pclk)
 185              		.loc 1 1121 0
 186 0190 03308CE0 		add	r3, ip, r3
 187 0194 0301A0E1 		lsl	r0, r3, #2
 188 0198 010080E0 		add	r0, r0, r1
 189 019c 0030DEE7 		ldrb	r3, [lr, r0]	@ zero_extendqisi2
 190 01a0 0430C4E5 		strb	r3, [r4, #4]
1122:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
 191              		.loc 1 1122 0
 192 01a4 871CA0E3 		mov	r1, #34560
 193 01a8 931340E3 		movt	r1, 915
 194 01ac 010052E1 		cmp	r2, r1
1125:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
 195              		.loc 1 1125 0
 196 01b0 01304312 		subne	r3, r3, #1
 197 01b4 0430C415 		strbne	r3, [r4, #4]
 198 01b8 C1FFFFEA 		b	.L5
 199              	.L7:
1128:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 200              		.loc 1 1128 0
 201 01bc EFCDA0E3 		mov	ip, #15296
 202 01c0 47C340E3 		movt	ip, 839
 203 01c4 E00D09E3 		movw	r0, #40416
 204 01c8 A30140E3 		movt	r0, 419
 205 01cc 000052E1 		cmp	r2, r0
 206 01d0 0C005211 		cmpne	r2, ip
 207 01d4 1700001A 		bne	.L14
1130:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width = gs_riic_clk_base_param_55m[p_cfg->frequency][p_cfg->duty].low_width;
 208              		.loc 1 1130 0
 209 01d8 00E000E3 		movw	lr, #:lower16:.LANCHOR2
 210 01dc 00E040E3 		movt	lr, #:upper16:.LANCHOR2
 211 01e0 83C0A0E1 		lsl	ip, r3, #1
 212 01e4 03608CE0 		add	r6, ip, r3
 213 01e8 0601A0E1 		lsl	r0, r6, #2
 214 01ec 6C60A0E3 		mov	r6, #108
 215 01f0 960101E0 		mul	r1, r6, r1
 216 01f4 010080E0 		add	r0, r0, r1
 217 01f8 00008EE0 		add	r0, lr, r0
 218 01fc 046090E5 		ldr	r6, [r0, #4]
 219 0200 146084E5 		str	r6, [r4, #20]
1131:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->pclk_div = gs_riic_clk_base_param_55m[p_cfg->frequency][p_cfg->duty].pclk;
 220              		.loc 1 1131 0
 221 0204 080090E5 		ldr	r0, [r0, #8]
 222 0208 180084E5 		str	r0, [r4, #24]
1132:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_PCLK_55MHZ != p_cfg->pclk)
 223              		.loc 1 1132 0
 224 020c 03308CE0 		add	r3, ip, r3
 225 0210 0301A0E1 		lsl	r0, r3, #2
 226 0214 010080E0 		add	r0, r0, r1
 227 0218 0030DEE7 		ldrb	r3, [lr, r0]	@ zero_extendqisi2
 228 021c 0430C4E5 		strb	r3, [r4, #4]
1133:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
 229              		.loc 1 1133 0
 230 0220 EF1DA0E3 		mov	r1, #15296
 231 0224 471340E3 		movt	r1, 839
 232 0228 010052E1 		cmp	r2, r1
1136:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
 233              		.loc 1 1136 0
 234 022c 01304312 		subne	r3, r3, #1
 235 0230 0430C415 		strbne	r3, [r4, #4]
 236 0234 A2FFFFEA 		b	.L5
 237              	.L14:
1141:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 238              		.loc 1 1141 0
 239 0238 0050E0E3 		mvn	r5, #0
 240              	.LVL15:
 241 023c A0FFFFEA 		b	.L5
 242              	.LVL16:
 243              	.L15:
1084:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 244              		.loc 1 1084 0
 245 0240 0060A0E3 		mov	r6, #0
 246              	.LVL17:
 247              	.L8:
1159:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1160:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
1161:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1162:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             retval = DRV_ERROR;
1163:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1164:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1165:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1166:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (DRV_SUCCESS == retval)
 248              		.loc 1 1166 0
 249 0244 000055E3 		cmp	r5, #0
 250 0248 0B00001A 		bne	.L1
1167:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1168:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* Calculate how much fall_time corresponds to unit of SCL width */
1169:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         width_delay = (p_cfg->fall_time / unit_time);
 251              		.loc 1 1169 0
 252 024c 0610A0E1 		mov	r1, r6
 253 0250 0C0094E5 		ldr	r0, [r4, #12]
 254 0254 FEFFFFEB 		bl	__aeabi_uidiv
 255              	.LVL18:
1170:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1171:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if ((p_cfg->low_width >= (width_delay + p_cfg->noise_filter_stage))
 256              		.loc 1 1171 0
 257 0258 183094E5 		ldr	r3, [r4, #24]
 258 025c 1020D4E5 		ldrb	r2, [r4, #16]	@ zero_extendqisi2
 259 0260 020080E0 		add	r0, r0, r2
 260              	.LVL19:
 261 0264 000053E1 		cmp	r3, r0
 262 0268 0900003A 		bcc	.L18
1172:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 && (RIIC_BITRATE_REG_MAX >= (p_cfg->low_width - (width_delay + p_cfg->noise_filter_
 263              		.loc 1 1172 0
 264 026c 003043E0 		sub	r3, r3, r0
 265 0270 1F0053E3 		cmp	r3, #31
 266 0274 0800008A 		bhi	.L19
1173:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1174:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* As the width widens by rise_time and filter steps, subtract them */
1175:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             p_cfg->low_width -= ((uint32_t) width_delay + p_cfg->noise_filter_stage);
 267              		.loc 1 1175 0
 268 0278 183084E5 		str	r3, [r4, #24]
 269              	.LVL20:
 270              	.L1:
1176:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1177:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
1178:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1179:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             retval = DRV_ERROR;
1180:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1181:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1182:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1183:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return retval;
1184:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 271              		.loc 1 1184 0
 272 027c 0500A0E1 		mov	r0, r5
 273 0280 7080BDE8 		pop	{r4, r5, r6, pc}
 274              	.LVL21:
 275              	.L16:
1162:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 276              		.loc 1 1162 0
 277 0284 0050E0E3 		mvn	r5, #0
 278              	.LVL22:
 279 0288 EDFFFFEA 		b	.L8
 280              	.LVL23:
 281              	.L17:
 282 028c 0050E0E3 		mvn	r5, #0
 283              	.LVL24:
 284 0290 EBFFFFEA 		b	.L8
 285              	.LVL25:
 286              	.L18:
1179:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 287              		.loc 1 1179 0
 288 0294 0050E0E3 		mvn	r5, #0
 289              	.LVL26:
 290 0298 F7FFFFEA 		b	.L1
 291              	.LVL27:
 292              	.L19:
 293 029c 0050E0E3 		mvn	r5, #0
 294              	.LVL28:
1183:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 295              		.loc 1 1183 0
 296 02a0 F5FFFFEA 		b	.L1
 297              		.cfi_endproc
 298              	.LFE28:
 300              		.section	.text.riic_set_reset,"ax",%progbits
 301              		.align	2
 302              		.syntax unified
 303              		.arm
 304              		.fpu neon
 306              	riic_set_reset:
 307              	.LFB29:
1185:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1186:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_adjust_scl_clk
1187:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1188:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1189:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1190:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_set_reset
1191:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Resets an RIIC channel HW.
1192:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel to be reset.
1193:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1194:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1195:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_reset (int_t channel)
1196:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 308              		.loc 1 1196 0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              	.LVL29:
 313 0000 10402DE9 		push	{r4, lr}
 314              		.cfi_def_cfa_offset 8
 315              		.cfi_offset 4, -8
 316              		.cfi_offset 14, -4
1197:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1198:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get lock */
1199:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR1.LONG, (uint32_t) 0, RIIC_ICC
 317              		.loc 1 1199 0
 318 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 319 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 320 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 321 0010 8030A0E3 		mov	r3, #128
 322 0014 0720A0E3 		mov	r2, #7
 323 0018 0010A0E3 		mov	r1, #0
 324 001c 0400A0E1 		mov	r0, r4
 325              	.LVL30:
 326 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 327              	.LVL31:
1200:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR1_ICE);
1201:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1202:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* Reset */
1203:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR1.LONG, (uint32_t) 1, RIIC_ICC
 328              		.loc 1 1203 0
 329 0024 4030A0E3 		mov	r3, #64
 330 0028 0620A0E3 		mov	r2, #6
 331 002c 0110A0E3 		mov	r1, #1
 332 0030 0400A0E1 		mov	r0, r4
 333 0034 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 334              	.LVL32:
1204:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR1_IICRST);
1205:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1206:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* release lock*/
1207:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR1.LONG, (uint32_t) 1, RIIC_ICC
 335              		.loc 1 1207 0
 336 0038 8030A0E3 		mov	r3, #128
 337 003c 0720A0E3 		mov	r2, #7
 338 0040 0110A0E3 		mov	r1, #1
 339 0044 0400A0E1 		mov	r0, r4
 340 0048 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 341              	.LVL33:
1208:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR1_ICE);
1209:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1210:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1211:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 342              		.loc 1 1211 0
 343 004c 0000A0E3 		mov	r0, #0
 344 0050 1080BDE8 		pop	{r4, pc}
 345              		.cfi_endproc
 346              	.LFE29:
 348              		.section	.text.riic_register_slave_addrss,"ax",%progbits
 349              		.align	2
 350              		.syntax unified
 351              		.arm
 352              		.fpu neon
 354              	riic_register_slave_addrss:
 355              	.LFB31:
1212:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1213:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_set_reset
1214:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1215:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1216:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1217:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_release_reset
1218:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Release resets an RIIC channel HW.
1219:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel to release reset.
1220:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1221:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1222:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_release_reset (int_t channel)
1223:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
1224:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1225:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* Release Reset */
1226:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICCR1.LONG, (uint32_t) 0, RIIC_ICC
1227:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR1_IICRST);
1228:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1229:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1230:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1231:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1232:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_release_reset
1233:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1234:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1235:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1236:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_register_slave_addrss
1237:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Register slave address for the RIIC channel.
1238:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                This function is called only when operating in slave mode.
1239:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                The 3registered addresses are detected in parallel.
1240:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel to resigter slave address.
1241:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                *p_cfg - RIIC configure parameter.
1242:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1243:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1244:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_register_slave_addrss (int_t channel, st_riic_config_t *p_cfg)
1245:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 356              		.loc 1 1245 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              	.LVL34:
 361 0000 70402DE9 		push	{r4, r5, r6, lr}
 362              		.cfi_def_cfa_offset 16
 363              		.cfi_offset 4, -16
 364              		.cfi_offset 5, -12
 365              		.cfi_offset 6, -8
 366              		.cfi_offset 14, -4
1246:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #if (RIIC_MODE_SLAVE_IMPLEMENTED == 1)
1247:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t addr_num;
1248:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1249:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_MODE_SLAVE == p_cfg->riic_mode)
1250:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1251:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         for (addr_num = 0; addr_num < RIIC_SLAVE_ADDR_NUM_MAX; addr_num++)
1252:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1253:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (false == p_cfg->slave_address_enable[addr_num])
1254:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1255:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* clear slave address */
1256:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 switch (addr_num)
1257:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 {
1258:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     case RIIC_SLAVE_ADDR_NUM_0:
1259:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     {
1260:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* clear slave address */
1261:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (u
1262:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             RIIC_ICSER_SAR0_SHIFT, RIIC_ICSER_SAR0);
1263:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1264:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* cast to volatile uint32_t pointer */
1265:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LONG, (
1266:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
1267:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     }
1268:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     break;
1269:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1270:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     case RIIC_SLAVE_ADDR_NUM_1:
1271:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     {
1272:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* clear slave address */
1273:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32t *) &gsp_riic[channel]->ICSER.LONG, (ui
1274:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             RIIC_ICSER_SAR1_SHIFT, RIIC_ICSER_SAR1);
1275:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1276:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* cast to volatile uint32_t pointer */
1277:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LONG, (
1278:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
1279:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     }
1280:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     break;
1281:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1282:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     case RIIC_SLAVE_ADDR_NUM_2:
1283:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     {
1284:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* clear slave address */
1285:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (u
1286:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             RIIC_ICSER_SAR2_SHIFT, RIIC_ICSER_SAR2);
1287:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1288:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* cast to volatile uint32_t pointer */
1289:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LONG, (
1290:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                             IOREG_NONSHIFT_ACCESS, IOREG_NONMASK_ACCESS);
1291:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     }
1292:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     break;
1293:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1294:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     default :
1295:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     /* ->IPA R3.5.2 Nothing is being processed intentionally. */
1296:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     /* <-IPA R3.5.2 */
1297:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     /* do nothing */
1298:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     break;
1299:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 }
1300:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1301:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             else
1302:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1303:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 if ((RIIC_DEVICE_ADDR_7 == p_cfg->slave_address_length[addr_num]))
1304:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 {
1305:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     switch (addr_num)
1306:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     {
1307:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* register 7bit slave address */
1308:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_0:
1309:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1310:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1311:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1312:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR0_SHIFT, RIIC_ICSER_SAR0);
1313:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1314:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1315:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LON
1316:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_FS0_SHIFT, RIIC_ICSAR0_FS0);
1317:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1318:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1319:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LON
1320:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1321:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_SVA_SHIFT,
1322:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_SVA);
1323:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1324:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1325:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1326:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_1:
1327:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1328:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1329:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1330:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR1_SHIFT, RIIC_ICSER_SAR1);
1331:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1332:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1333:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LON
1334:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_FS1_SHIFT, RIIC_ICSAR1_FS1);
1335:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1336:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1337:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LON
1338:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1339:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_SVA_SHIFT, 
1340:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_SVA);
1341:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1342:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1343:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1344:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_2:
1345:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1346:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1347:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1348:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR2_SHIFT, RIIC_ICSER_SAR2);
1349:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1350:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1351:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LON
1352:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_FS2_SHIFT, RIIC_ICSAR2_FS2);
1353:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1354:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1355:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LON
1356:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1357:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_SVA_SHIFT, 
1358:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_SVA);
1359:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1360:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1361:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1362:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         default :
1363:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* ->IPA R3.5.2 Nothing is being processed intentionally. */
1364:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* <-IPA R3.5.2 */
1365:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* do nothing */
1366:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1367:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     }
1368:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 }
1369:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 else
1370:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 {
1371:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     switch (addr_num)
1372:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     {
1373:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* register 10bit slave address */
1374:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_0:
1375:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1376:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1377:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1378:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR0_SHIFT, RIIC_ICSER_SAR0);
1379:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1380:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1381:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LON
1382:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_FS0_SHIFT, RIIC_ICSAR0_FS0);
1383:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1384:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1385:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LON
1386:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1387:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_SVA0_SHIFT, 
1388:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR0_SVA0);
1389:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1390:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1391:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1392:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_1:
1393:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1394:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1395:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1396:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR1_SHIFT, RIIC_ICSER_SAR1);
1397:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1398:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1399:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LON
1400:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_FS1_SHIFT, RIIC_ICSAR1_FS1);
1401:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1402:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1403:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LON
1404:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1405:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_SVA0_SHIFT, 
1406:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR1_SVA0);
1407:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1408:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1409:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1410:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         case RIIC_SLAVE_ADDR_NUM_2:
1411:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         {
1412:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* clear slave address */
1413:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG
1414:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSER_SAR2_SHIFT, RIIC_ICSER_SAR2);
1415:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1416:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1417:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LON
1418:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_FS2_SHIFT, RIIC_ICSAR2_FS2);
1419:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1420:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             /* cast to volatile uint32_t pointer */
1421:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LON
1422:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 (uint32_t) p_cfg->slave_address[addr_num], 
1423:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_SVA0_SHIFT, 
1424:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                                                 RIIC_ICSAR2_SVA0);
1425:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         }
1426:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1427:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1428:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         default :
1429:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* ->IPA R3.5.2 Nothing is being processed intentionally. */
1430:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* <-IPA R3.5.2 */
1431:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         /* do nothing */
1432:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         break;
1433:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     }
1434:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 }
1435:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1436:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1437:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1438:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
1439:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #else /* (RIIC_MODE_SLAVE_IMPLEMENTED == 1) */
1440:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     
1441:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** #endif
1442:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1443:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* clear slave address */
1444:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC
 367              		.loc 1 1444 0
 368 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 369 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 370 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 371 0010 185084E2 		add	r5, r4, #24
 372 0014 0130A0E3 		mov	r3, #1
 373 0018 0020A0E3 		mov	r2, #0
 374 001c 0210A0E1 		mov	r1, r2
 375              	.LVL35:
 376 0020 0500A0E1 		mov	r0, r5
 377              	.LVL36:
 378 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 379              	.LVL37:
1445:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICSER_SAR0);
1446:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1447:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1448:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LONG, (uint32_t) 0, IOR
 380              		.loc 1 1448 0
 381 0028 0030E0E3 		mvn	r3, #0
 382 002c 0020A0E3 		mov	r2, #0
 383 0030 0210A0E1 		mov	r1, r2
 384 0034 280084E2 		add	r0, r4, #40
 385 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 386              	.LVL38:
1449:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         IOREG_NONMASK_ACCESS);
1450:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1451:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1452:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC
 387              		.loc 1 1452 0
 388 003c 0230A0E3 		mov	r3, #2
 389 0040 0120A0E3 		mov	r2, #1
 390 0044 0010A0E3 		mov	r1, #0
 391 0048 0500A0E1 		mov	r0, r5
 392 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 393              	.LVL39:
1453:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICSER_SAR1);
1454:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1455:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1456:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LONG, (uint32_t) 0, IOR
 394              		.loc 1 1456 0
 395 0050 0030E0E3 		mvn	r3, #0
 396 0054 0020A0E3 		mov	r2, #0
 397 0058 0210A0E1 		mov	r1, r2
 398 005c 2C0084E2 		add	r0, r4, #44
 399 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 400              	.LVL40:
1457:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         IOREG_NONMASK_ACCESS);
1458:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1459:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1460:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC
 401              		.loc 1 1460 0
 402 0064 0430A0E3 		mov	r3, #4
 403 0068 0220A0E3 		mov	r2, #2
 404 006c 0010A0E3 		mov	r1, #0
 405 0070 0500A0E1 		mov	r0, r5
 406 0074 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 407              	.LVL41:
1461:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICSER_SAR2);
1462:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1463:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1464:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LONG, (uint32_t) 0, IOR
 408              		.loc 1 1464 0
 409 0078 0030E0E3 		mvn	r3, #0
 410 007c 0020A0E3 		mov	r2, #0
 411 0080 0210A0E1 		mov	r1, r2
 412 0084 300084E2 		add	r0, r4, #48
 413 0088 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 414              	.LVL42:
1465:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         IOREG_NONMASK_ACCESS);
1466:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1467:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1468:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1469:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 415              		.loc 1 1469 0
 416 008c 0000A0E3 		mov	r0, #0
 417 0090 7080BDE8 		pop	{r4, r5, r6, pc}
 418              		.cfi_endproc
 419              	.LFE31:
 421              		.section	.text.riic_set_scl_clk,"ax",%progbits
 422              		.align	2
 423              		.syntax unified
 424              		.arm
 425              		.fpu neon
 427              	riic_set_scl_clk:
 428              	.LFB32:
1470:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1471:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_register_slave_addrss
1472:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1473:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1474:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1475:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_set_scl_clk
1476:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Sets RIIC SCL parameter.
1477:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel to set clock parameter.
1478:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                *p_cfg - RIIC configration parameter.
1479:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                pclk - PCLK frequency for RIIC.
1480:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Operation is success.
1481:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                DRV_ERROR - Combination of frequency setting is illegal 
1482:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                            parameter.
1483:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1484:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_scl_clk (int_t channel, st_riic_config_t *p_cfg, uint32_t pclk)
1485:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 429              		.loc 1 1485 0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 32
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 433              	.LVL43:
 434 0000 70402DE9 		push	{r4, r5, r6, lr}
 435              		.cfi_def_cfa_offset 16
 436              		.cfi_offset 4, -16
 437              		.cfi_offset 5, -12
 438              		.cfi_offset 6, -8
 439              		.cfi_offset 14, -4
 440 0004 20D04DE2 		sub	sp, sp, #32
 441              		.cfi_def_cfa_offset 48
 442 0008 0050A0E1 		mov	r5, r0
 443              	.LVL44:
1486:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
1487:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     st_riic_clk_check_param_t clk_param;
1488:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1489:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_MODE_MASTER == p_cfg->riic_mode)
 444              		.loc 1 1489 0
 445 000c 0030D1E5 		ldrb	r3, [r1]	@ zero_extendqisi2
 446 0010 000053E3 		cmp	r3, #0
 447 0014 3800001A 		bne	.L28
 448 0018 0140A0E1 		mov	r4, r1
1490:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1491:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.pclk = pclk;
 449              		.loc 1 1491 0
 450 001c 04208DE5 		str	r2, [sp, #4]
1492:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.frequency = p_cfg->frequency;
 451              		.loc 1 1492 0
 452 0020 1930D1E5 		ldrb	r3, [r1, #25]	@ zero_extendqisi2
 453 0024 0930CDE5 		strb	r3, [sp, #9]
1493:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.duty = p_cfg->duty;
 454              		.loc 1 1493 0
 455 0028 1A30D1E5 		ldrb	r3, [r1, #26]	@ zero_extendqisi2
 456 002c 0A30CDE5 		strb	r3, [sp, #10]
1494:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.rise_time = p_cfg->rise_time;
 457              		.loc 1 1494 0
 458 0030 1C3091E5 		ldr	r3, [r1, #28]
 459 0034 0C308DE5 		str	r3, [sp, #12]
1495:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.fall_time = p_cfg->fall_time;
 460              		.loc 1 1495 0
 461 0038 203091E5 		ldr	r3, [r1, #32]
 462 003c 10308DE5 		str	r3, [sp, #16]
1496:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.noise_filter_stage = p_cfg->noise_filter_stage;
 463              		.loc 1 1496 0
 464 0040 2430D1E5 		ldrb	r3, [r1, #36]	@ zero_extendqisi2
 465 0044 1430CDE5 		strb	r3, [sp, #20]
1497:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.format = p_cfg->format;
 466              		.loc 1 1497 0
 467 0048 2630D1E5 		ldrb	r3, [r1, #38]	@ zero_extendqisi2
 468 004c 1530CDE5 		strb	r3, [sp, #21]
1498:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1499:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         retval = riic_adjust_scl_clk( &clk_param);
 469              		.loc 1 1499 0
 470 0050 04008DE2 		add	r0, sp, #4
 471              	.LVL45:
 472 0054 FEFFFFEB 		bl	riic_adjust_scl_clk
 473              	.LVL46:
1500:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1501:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (DRV_SUCCESS == retval)
 474              		.loc 1 1501 0
 475 0058 006050E2 		subs	r6, r0, #0
 476 005c 3E00001A 		bne	.L27
1502:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1503:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             if (RIIC_FREQUENCY_1MHZ == p_cfg->frequency)
 477              		.loc 1 1503 0
 478 0060 1930D4E5 		ldrb	r3, [r4, #25]	@ zero_extendqisi2
 479 0064 020053E3 		cmp	r3, #2
 480 0068 1A00000A 		beq	.L33
1504:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1505:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* set fast mode plus */
1506:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t)
1507:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 RIIC_ICFER_FMPE_SHIFT, RIIC_ICFER_FMPE);
1508:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1509:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             else
1510:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             {
1511:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 /* clear fast mode plus */
1512:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t)
 481              		.loc 1 1512 0
 482 006c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 483 0070 003040E3 		movt	r3, #:upper16:.LANCHOR3
 484 0074 050193E7 		ldr	r0, [r3, r5, lsl #2]
 485              	.LVL47:
 486 0078 8030A0E3 		mov	r3, #128
 487 007c 0720A0E3 		mov	r2, #7
 488 0080 0010A0E3 		mov	r1, #0
 489 0084 140080E2 		add	r0, r0, #20
 490 0088 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 491              	.LVL48:
 492              	.L31:
1513:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 RIIC_ICFER_FMPE_SHIFT, RIIC_ICFER_FMPE);
1514:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             }
1515:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1516:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* cast to volatile uint32_t pointer */
1517:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR1.LONG, (uint32_t) clk
 493              		.loc 1 1517 0
 494 008c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 495 0090 003040E3 		movt	r3, #:upper16:.LANCHOR3
 496 0094 054193E7 		ldr	r4, [r3, r5, lsl #2]
 497              	.LVL49:
 498 0098 7030A0E3 		mov	r3, #112
 499 009c 0420A0E3 		mov	r2, #4
 500 00a0 0810DDE5 		ldrb	r1, [sp, #8]	@ zero_extendqisi2
 501 00a4 080084E2 		add	r0, r4, #8
 502 00a8 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 503              	.LVL50:
1518:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICMR1_CKS_SHIFT, RIIC_ICMR1_CKS);
1519:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1520:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* cast to volatile uint32_t pointer */
1521:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRL.LONG, (uint32_t) clk
 504              		.loc 1 1521 0
 505 00ac 1F30A0E3 		mov	r3, #31
 506 00b0 0020A0E3 		mov	r2, #0
 507 00b4 1C109DE5 		ldr	r1, [sp, #28]
 508 00b8 340084E2 		add	r0, r4, #52
 509 00bc FEFFFFEB 		bl	RZA_IO_RegWrite_32
 510              	.LVL51:
1522:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICBRL_BRL_SHIFT, RIIC_ICBRL_BRL);
1523:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1524:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* cast to volatile uint32_t pointer */
1525:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRH.LONG, (uint32_t) clk
 511              		.loc 1 1525 0
 512 00c0 1F30A0E3 		mov	r3, #31
 513 00c4 0020A0E3 		mov	r2, #0
 514 00c8 18109DE5 		ldr	r1, [sp, #24]
 515 00cc 380084E2 		add	r0, r4, #56
 516 00d0 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 517              	.LVL52:
 518 00d4 200000EA 		b	.L27
 519              	.LVL53:
 520              	.L33:
1506:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                 RIIC_ICFER_FMPE_SHIFT, RIIC_ICFER_FMPE);
 521              		.loc 1 1506 0
 522 00d8 003000E3 		movw	r3, #:lower16:.LANCHOR3
 523 00dc 003040E3 		movt	r3, #:upper16:.LANCHOR3
 524 00e0 050193E7 		ldr	r0, [r3, r5, lsl #2]
 525              	.LVL54:
 526 00e4 8030A0E3 		mov	r3, #128
 527 00e8 0720A0E3 		mov	r2, #7
 528 00ec 0110A0E3 		mov	r1, #1
 529 00f0 140080E2 		add	r0, r0, #20
 530 00f4 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 531              	.LVL55:
 532 00f8 E3FFFFEA 		b	.L31
 533              	.LVL56:
 534              	.L28:
1526:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICBRH_BRH_SHIFT, RIIC_ICBRH_BRH);
1527:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1528:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1529:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
1530:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1531:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* clear fast mode plus */
1532:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC
 535              		.loc 1 1532 0
 536 00fc 003000E3 		movw	r3, #:lower16:.LANCHOR3
 537 0100 003040E3 		movt	r3, #:upper16:.LANCHOR3
 538 0104 004193E7 		ldr	r4, [r3, r0, lsl #2]
 539 0108 8030A0E3 		mov	r3, #128
 540 010c 0720A0E3 		mov	r2, #7
 541              	.LVL57:
 542 0110 0010A0E3 		mov	r1, #0
 543              	.LVL58:
 544 0114 140084E2 		add	r0, r4, #20
 545              	.LVL59:
 546 0118 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 547              	.LVL60:
1533:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICFER_FMPE);
1534:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1535:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1536:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR1.LONG, (uint32_t) 0, RIIC
 548              		.loc 1 1536 0
 549 011c 7030A0E3 		mov	r3, #112
 550 0120 0420A0E3 		mov	r2, #4
 551 0124 0010A0E3 		mov	r1, #0
 552 0128 080084E2 		add	r0, r4, #8
 553 012c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 554              	.LVL61:
1537:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR1_CKS);
1538:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1539:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1540:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRL.LONG, (uint32_t) 0, RIIC
 555              		.loc 1 1540 0
 556 0130 1F30A0E3 		mov	r3, #31
 557 0134 0020A0E3 		mov	r2, #0
 558 0138 0210A0E1 		mov	r1, r2
 559 013c 340084E2 		add	r0, r4, #52
 560 0140 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 561              	.LVL62:
1541:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICBRL_BRL);
1542:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1543:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1544:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRH.LONG, (uint32_t) 0, RIIC
 562              		.loc 1 1544 0
 563 0144 1F30A0E3 		mov	r3, #31
 564 0148 0020A0E3 		mov	r2, #0
 565 014c 0210A0E1 		mov	r1, r2
 566 0150 380084E2 		add	r0, r4, #56
 567 0154 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 568              	.LVL63:
1486:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     st_riic_clk_check_param_t clk_param;
 569              		.loc 1 1486 0
 570 0158 0060A0E3 		mov	r6, #0
 571              	.LVL64:
 572              	.L27:
1545:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICBRH_BRH);
1546:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1547:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1548:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1549:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return retval;
1550:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 573              		.loc 1 1550 0
 574 015c 0600A0E1 		mov	r0, r6
 575 0160 20D08DE2 		add	sp, sp, #32
 576              		.cfi_def_cfa_offset 16
 577              		@ sp needed
 578 0164 7080BDE8 		pop	{r4, r5, r6, pc}
 579              		.cfi_endproc
 580              	.LFE32:
 582              		.section	.text.riic_set_bus_format,"ax",%progbits
 583              		.align	2
 584              		.syntax unified
 585              		.arm
 586              		.fpu neon
 588              	riic_set_bus_format:
 589              	.LFB35:
1551:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1552:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_set_scl_clk
1553:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1554:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1555:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1556:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_set_noise_filter
1557:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Sets RIIC noise filter.
1558:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel to set clock parameter.
1559:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                *p_cfg - RIIC frequency parameter.
1560:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1561:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1562:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_noise_filter (int_t channel, st_riic_config_t *p_cfg)
1563:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
1564:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set noise filter stages */
1565:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG,
1566:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         gs_noise_filter_nf_table[p_cfg->noise_filter_stage], RIIC_ICMR3_NF_SHIFT, R
1567:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1568:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_FILTER_NOT_USED != p_cfg->noise_filter_stage)
1569:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1570:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* noise filter enable */
1571:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 1, RIIC
1572:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICFER_NFE);
1573:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1574:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
1575:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1576:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* noise filter disable */
1577:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC
1578:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICFER_NFE);
1579:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1580:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1581:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1582:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1583:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1584:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_set_noise_filter
1585:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1586:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1587:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1588:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_set_timeout
1589:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Sets RIIC timeout parameter.
1590:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                The count-up permission setting is performed at the start of 
1591:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                RIIC transfer.
1592:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel channel to set timeout.
1593:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                *p_cfg - RIIC timeout parameter.
1594:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1595:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1596:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_timeout (int_t channel, st_riic_config_t *p_cfg)
1597:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
1598:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_TIMEOUT_NOT_USED != p_cfg->timeout)
1599:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1600:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* timeout enabling setting is not done here */
1601:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* when RIIC transfer start, timeout is enabled */
1602:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (RIIC_TIMEOUT_SHORT == p_cfg->timeout)
1603:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1604:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* set short mode to timeout counter */
1605:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 1,
1606:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICMR2_TMOS_SHIFT, RIIC_ICMR2_TMOS);
1607:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1608:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else if (RIIC_TIMEOUT_LONG == p_cfg->timeout)
1609:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1610:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* set long mode to timeout counter */
1611:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 0,
1612:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICMR2_TMOS_SHIFT, RIIC_ICMR2_TMOS);
1613:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1614:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
1615:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1616:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* disable timeout */
1617:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* Nothing done */
1618:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             ;
1619:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1620:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1621:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* register the state to be monitored (high & low state) */
1622:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 1, RIIC
1623:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOL);
1624:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1625:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1626:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 1, RIIC
1627:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOH);
1628:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1629:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
1630:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1631:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* register the state to be monitored (high & low state) */
1632:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 0, RIIC
1633:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOL);
1634:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1635:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1636:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 0, RIIC
1637:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOH);
1638:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1639:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1640:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1641:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
1642:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1643:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_set_timeout
1644:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1645:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1646:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1647:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_set_bus_format
1648:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Sets RIIC timeout parameter.
1649:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                The count-up permission setting is performed at the start of 
1650:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                RIIC transfer.
1651:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel channel to set timeout.
1652:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                *p_cfg - RIIC timeout parameter.
1653:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1654:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1655:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_set_bus_format (int_t channel, st_riic_config_t *p_cfg)
1656:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 590              		.loc 1 1656 0
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 0
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594              	.LVL65:
 595 0000 70402DE9 		push	{r4, r5, r6, lr}
 596              		.cfi_def_cfa_offset 16
 597              		.cfi_offset 4, -16
 598              		.cfi_offset 5, -12
 599              		.cfi_offset 6, -8
 600              		.cfi_offset 14, -4
 601 0004 0050A0E1 		mov	r5, r0
1657:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_FORMAT_I2C == p_cfg->format)
 602              		.loc 1 1657 0
 603 0008 2630D1E5 		ldrb	r3, [r1, #38]	@ zero_extendqisi2
 604 000c 000053E3 		cmp	r3, #0
 605 0010 1400000A 		beq	.L39
 606 0014 0140A0E1 		mov	r4, r1
1658:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1659:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* set I2C format */
1660:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC
1661:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR3_SMBE);
1662:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1663:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* cast to volatile uint32_t pointer */
1664:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC
1665:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICSER_HOAE);
1666:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1667:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     else
1668:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
1669:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         /* set SMBUS format */
1670:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 1, RIIC
 607              		.loc 1 1670 0
 608 0018 003000E3 		movw	r3, #:lower16:.LANCHOR3
 609 001c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 610 0020 000193E7 		ldr	r0, [r3, r0, lsl #2]
 611              	.LVL66:
 612 0024 8030A0E3 		mov	r3, #128
 613 0028 0720A0E3 		mov	r2, #7
 614 002c 0110A0E3 		mov	r1, #1
 615              	.LVL67:
 616 0030 100080E2 		add	r0, r0, #16
 617 0034 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 618              	.LVL68:
1671:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR3_SMBE);
1672:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (false != p_cfg->host_address_enabled)
 619              		.loc 1 1672 0
 620 0038 283094E5 		ldr	r3, [r4, #40]
 621 003c 000053E3 		cmp	r3, #0
 622 0040 1700001A 		bne	.L40
1673:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1674:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* Host address enable */
1675:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 1,
1676:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICSER_HOAE_SHIFT, RIIC_ICSER_HOAE);
1677:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1678:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         else
1679:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
1680:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             /* Host address disable */
1681:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0,
 623              		.loc 1 1681 0
 624 0044 003000E3 		movw	r3, #:lower16:.LANCHOR3
 625 0048 003040E3 		movt	r3, #:upper16:.LANCHOR3
 626 004c 050193E7 		ldr	r0, [r3, r5, lsl #2]
 627 0050 8030A0E3 		mov	r3, #128
 628 0054 0720A0E3 		mov	r2, #7
 629 0058 0010A0E3 		mov	r1, #0
 630 005c 180080E2 		add	r0, r0, #24
 631 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 632              	.LVL69:
 633 0064 0C0000EA 		b	.L36
 634              	.LVL70:
 635              	.L39:
1660:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR3_SMBE);
 636              		.loc 1 1660 0
 637 0068 003000E3 		movw	r3, #:lower16:.LANCHOR3
 638 006c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 639 0070 004193E7 		ldr	r4, [r3, r0, lsl #2]
 640 0074 8030A0E3 		mov	r3, #128
 641 0078 0720A0E3 		mov	r2, #7
 642 007c 0010A0E3 		mov	r1, #0
 643              	.LVL71:
 644 0080 100084E2 		add	r0, r4, #16
 645              	.LVL72:
 646 0084 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 647              	.LVL73:
1664:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICSER_HOAE);
 648              		.loc 1 1664 0
 649 0088 8030A0E3 		mov	r3, #128
 650 008c 0720A0E3 		mov	r2, #7
 651 0090 0010A0E3 		mov	r1, #0
 652 0094 180084E2 		add	r0, r4, #24
 653 0098 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 654              	.LVL74:
 655              	.L36:
1682:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICSER_HOAE_SHIFT, RIIC_ICSER_HOAE);
1683:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
1684:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
1685:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1686:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1687:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 656              		.loc 1 1687 0
 657 009c 0000A0E3 		mov	r0, #0
 658 00a0 7080BDE8 		pop	{r4, r5, r6, pc}
 659              	.LVL75:
 660              	.L40:
1675:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICSER_HOAE_SHIFT, RIIC_ICSER_HOAE);
 661              		.loc 1 1675 0
 662 00a4 003000E3 		movw	r3, #:lower16:.LANCHOR3
 663 00a8 003040E3 		movt	r3, #:upper16:.LANCHOR3
 664 00ac 050193E7 		ldr	r0, [r3, r5, lsl #2]
 665 00b0 8030A0E3 		mov	r3, #128
 666 00b4 0720A0E3 		mov	r2, #7
 667 00b8 0110A0E3 		mov	r1, #1
 668 00bc 180080E2 		add	r0, r0, #24
 669 00c0 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 670              	.LVL76:
 671 00c4 F4FFFFEA 		b	.L36
 672              		.cfi_endproc
 673              	.LFE35:
 675              		.section	.text.riic_set_noise_filter,"ax",%progbits
 676              		.align	2
 677              		.syntax unified
 678              		.arm
 679              		.fpu neon
 681              	riic_set_noise_filter:
 682              	.LFB33:
1563:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set noise filter stages */
 683              		.loc 1 1563 0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              	.LVL77:
 688 0000 70402DE9 		push	{r4, r5, r6, lr}
 689              		.cfi_def_cfa_offset 16
 690              		.cfi_offset 4, -16
 691              		.cfi_offset 5, -12
 692              		.cfi_offset 6, -8
 693              		.cfi_offset 14, -4
 694 0004 0040A0E1 		mov	r4, r0
 695 0008 0150A0E1 		mov	r5, r1
1565:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         gs_noise_filter_nf_table[p_cfg->noise_filter_stage], RIIC_ICMR3_NF_SHIFT, R
 696              		.loc 1 1565 0
 697 000c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 698 0010 003040E3 		movt	r3, #:upper16:.LANCHOR3
 699 0014 000193E7 		ldr	r0, [r3, r0, lsl #2]
 700              	.LVL78:
1566:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 701              		.loc 1 1566 0
 702 0018 24C0D1E5 		ldrb	ip, [r1, #36]	@ zero_extendqisi2
1565:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                         gs_noise_filter_nf_table[p_cfg->noise_filter_stage], RIIC_ICMR3_NF_SHIFT, R
 703              		.loc 1 1565 0
 704 001c 001000E3 		movw	r1, #:lower16:.LANCHOR4
 705              	.LVL79:
 706 0020 001040E3 		movt	r1, #:upper16:.LANCHOR4
 707 0024 0330A0E3 		mov	r3, #3
 708 0028 0020A0E3 		mov	r2, #0
 709 002c 0C1191E7 		ldr	r1, [r1, ip, lsl #2]
 710 0030 100080E2 		add	r0, r0, #16
 711 0034 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 712              	.LVL80:
1568:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 713              		.loc 1 1568 0
 714 0038 2430D5E5 		ldrb	r3, [r5, #36]	@ zero_extendqisi2
 715 003c 000053E3 		cmp	r3, #0
 716 0040 0900001A 		bne	.L45
1577:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICFER_NFE);
 717              		.loc 1 1577 0
 718 0044 003000E3 		movw	r3, #:lower16:.LANCHOR3
 719 0048 003040E3 		movt	r3, #:upper16:.LANCHOR3
 720 004c 040193E7 		ldr	r0, [r3, r4, lsl #2]
 721 0050 2030A0E3 		mov	r3, #32
 722 0054 0520A0E3 		mov	r2, #5
 723 0058 0010A0E3 		mov	r1, #0
 724 005c 140080E2 		add	r0, r0, #20
 725 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 726              	.LVL81:
 727              	.L43:
1582:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 728              		.loc 1 1582 0
 729 0064 0000A0E3 		mov	r0, #0
 730 0068 7080BDE8 		pop	{r4, r5, r6, pc}
 731              	.L45:
1571:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICFER_NFE);
 732              		.loc 1 1571 0
 733 006c 003000E3 		movw	r3, #:lower16:.LANCHOR3
 734 0070 003040E3 		movt	r3, #:upper16:.LANCHOR3
 735 0074 040193E7 		ldr	r0, [r3, r4, lsl #2]
 736 0078 2030A0E3 		mov	r3, #32
 737 007c 0520A0E3 		mov	r2, #5
 738 0080 0110A0E3 		mov	r1, #1
 739 0084 140080E2 		add	r0, r0, #20
 740 0088 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 741              	.LVL82:
 742 008c F4FFFFEA 		b	.L43
 743              		.cfi_endproc
 744              	.LFE33:
 746              		.section	.text.riic_set_timeout,"ax",%progbits
 747              		.align	2
 748              		.syntax unified
 749              		.arm
 750              		.fpu neon
 752              	riic_set_timeout:
 753              	.LFB34:
1597:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_TIMEOUT_NOT_USED != p_cfg->timeout)
 754              		.loc 1 1597 0
 755              		.cfi_startproc
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              	.LVL83:
 759 0000 10402DE9 		push	{r4, lr}
 760              		.cfi_def_cfa_offset 8
 761              		.cfi_offset 4, -8
 762              		.cfi_offset 14, -4
 763 0004 0040A0E1 		mov	r4, r0
1598:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 764              		.loc 1 1598 0
 765 0008 2530D1E5 		ldrb	r3, [r1, #37]	@ zero_extendqisi2
 766 000c 000053E3 		cmp	r3, #0
 767 0010 2500000A 		beq	.L47
1602:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 768              		.loc 1 1602 0
 769 0014 020053E3 		cmp	r3, #2
 770 0018 1100000A 		beq	.L52
1608:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 771              		.loc 1 1608 0
 772 001c 010053E3 		cmp	r3, #1
 773 0020 1800000A 		beq	.L53
 774              	.LVL84:
 775              	.L49:
1622:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOL);
 776              		.loc 1 1622 0
 777 0024 003000E3 		movw	r3, #:lower16:.LANCHOR3
 778 0028 003040E3 		movt	r3, #:upper16:.LANCHOR3
 779 002c 044193E7 		ldr	r4, [r3, r4, lsl #2]
 780              	.LVL85:
 781 0030 0C4084E2 		add	r4, r4, #12
 782 0034 0230A0E3 		mov	r3, #2
 783 0038 0120A0E3 		mov	r2, #1
 784 003c 0210A0E1 		mov	r1, r2
 785 0040 0400A0E1 		mov	r0, r4
 786 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 787              	.LVL86:
1626:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOH);
 788              		.loc 1 1626 0
 789 0048 0430A0E3 		mov	r3, #4
 790 004c 0220A0E3 		mov	r2, #2
 791 0050 0110A0E3 		mov	r1, #1
 792 0054 0400A0E1 		mov	r0, r4
 793 0058 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 794              	.LVL87:
 795              	.L50:
1641:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 796              		.loc 1 1641 0
 797 005c 0000A0E3 		mov	r0, #0
 798 0060 1080BDE8 		pop	{r4, pc}
 799              	.LVL88:
 800              	.L52:
1605:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICMR2_TMOS_SHIFT, RIIC_ICMR2_TMOS);
 801              		.loc 1 1605 0
 802 0064 003000E3 		movw	r3, #:lower16:.LANCHOR3
 803 0068 003040E3 		movt	r3, #:upper16:.LANCHOR3
 804 006c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 805              	.LVL89:
 806 0070 0130A0E3 		mov	r3, #1
 807 0074 0020A0E3 		mov	r2, #0
 808 0078 0310A0E1 		mov	r1, r3
 809              	.LVL90:
 810 007c 0C0080E2 		add	r0, r0, #12
 811 0080 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 812              	.LVL91:
 813 0084 E6FFFFEA 		b	.L49
 814              	.LVL92:
 815              	.L53:
1611:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             RIIC_ICMR2_TMOS_SHIFT, RIIC_ICMR2_TMOS);
 816              		.loc 1 1611 0
 817 0088 003000E3 		movw	r3, #:lower16:.LANCHOR3
 818 008c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 819 0090 000193E7 		ldr	r0, [r3, r0, lsl #2]
 820              	.LVL93:
 821 0094 0130A0E3 		mov	r3, #1
 822 0098 0020A0E3 		mov	r2, #0
 823 009c 0210A0E1 		mov	r1, r2
 824              	.LVL94:
 825 00a0 0C0080E2 		add	r0, r0, #12
 826 00a4 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 827              	.LVL95:
 828 00a8 DDFFFFEA 		b	.L49
 829              	.LVL96:
 830              	.L47:
1632:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOL);
 831              		.loc 1 1632 0
 832 00ac 003000E3 		movw	r3, #:lower16:.LANCHOR3
 833 00b0 003040E3 		movt	r3, #:upper16:.LANCHOR3
 834 00b4 004193E7 		ldr	r4, [r3, r0, lsl #2]
 835 00b8 0C4084E2 		add	r4, r4, #12
 836 00bc 0230A0E3 		mov	r3, #2
 837 00c0 0120A0E3 		mov	r2, #1
 838 00c4 0010A0E3 		mov	r1, #0
 839              	.LVL97:
 840 00c8 0400A0E1 		mov	r0, r4
 841              	.LVL98:
 842 00cc FEFFFFEB 		bl	RZA_IO_RegWrite_32
 843              	.LVL99:
1636:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         RIIC_ICMR2_TMOH);
 844              		.loc 1 1636 0
 845 00d0 0430A0E3 		mov	r3, #4
 846 00d4 0220A0E3 		mov	r2, #2
 847 00d8 0010A0E3 		mov	r1, #0
 848 00dc 0400A0E1 		mov	r0, r4
 849 00e0 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 850              	.LVL100:
 851 00e4 DCFFFFEA 		b	.L50
 852              		.cfi_endproc
 853              	.LFE34:
 855              		.section	.text.riic_hw_init,"ax",%progbits
 856              		.align	2
 857              		.syntax unified
 858              		.arm
 859              		.fpu neon
 861              	riic_hw_init:
 862              	.LFB36:
1688:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1689:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * End of Function riic_set_bus_format
1690:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *****************************************************************************/
1691:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1692:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /**
1693:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * @brief riic_hw_init Initialize register of RIIC
1694:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *
1695:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * riic_hw_init initialize RIIC HW.
1696:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * This function is called when HW initialization fails and when it is closed.
1697:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *
1698:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * @param[in] Channel RIIC channel to set timeout.
1699:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  *
1700:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  * @retval  none
1701:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****  */
1702:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
1703:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Function Name: riic_hw_init
1704:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Description  : Initialize RIIC HW.
1705:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                This function is called when HW initialization fails and when 
1706:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** *                it is closed.
1707:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Arguments    : channel - RIIC channel channel to set timeout.
1708:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** * Return Value : DRV_SUCCESS - Success(always).
1709:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** ******************************************************************************/
1710:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** static int_t riic_hw_init (int_t channel)
1711:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** {
 863              		.loc 1 1711 0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              	.LVL101:
 868 0000 70402DE9 		push	{r4, r5, r6, lr}
 869              		.cfi_def_cfa_offset 16
 870              		.cfi_offset 4, -16
 871              		.cfi_offset 5, -12
 872              		.cfi_offset 6, -8
 873              		.cfi_offset 14, -4
1712:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear slave address */
1713:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC_ICS
 874              		.loc 1 1713 0
 875 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 876 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 877 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 878 0010 185084E2 		add	r5, r4, #24
 879 0014 0130A0E3 		mov	r3, #1
 880 0018 0020A0E3 		mov	r2, #0
 881 001c 0210A0E1 		mov	r1, r2
 882 0020 0500A0E1 		mov	r0, r5
 883              	.LVL102:
 884 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 885              	.LVL103:
1714:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSER_SAR0);
1715:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1716:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1717:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR0.LONG, (uint32_t) 0, IOREG_N
 886              		.loc 1 1717 0
 887 0028 0030E0E3 		mvn	r3, #0
 888 002c 0020A0E3 		mov	r2, #0
 889 0030 0210A0E1 		mov	r1, r2
 890 0034 280084E2 		add	r0, r4, #40
 891 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 892              	.LVL104:
1718:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     IOREG_NONMASK_ACCESS);
1719:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1720:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1721:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC_ICS
 893              		.loc 1 1721 0
 894 003c 0230A0E3 		mov	r3, #2
 895 0040 0120A0E3 		mov	r2, #1
 896 0044 0010A0E3 		mov	r1, #0
 897 0048 0500A0E1 		mov	r0, r5
 898 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 899              	.LVL105:
1722:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSER_SAR1);
1723:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1724:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1725:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR1.LONG, (uint32_t) 0, IOREG_N
 900              		.loc 1 1725 0
 901 0050 0030E0E3 		mvn	r3, #0
 902 0054 0020A0E3 		mov	r2, #0
 903 0058 0210A0E1 		mov	r1, r2
 904 005c 2C0084E2 		add	r0, r4, #44
 905 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 906              	.LVL106:
1726:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     IOREG_NONMASK_ACCESS);
1727:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1728:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1729:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSER.LONG, (uint32_t) 0, RIIC_ICS
 907              		.loc 1 1729 0
 908 0064 0430A0E3 		mov	r3, #4
 909 0068 0220A0E3 		mov	r2, #2
 910 006c 0010A0E3 		mov	r1, #0
 911 0070 0500A0E1 		mov	r0, r5
 912 0074 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 913              	.LVL107:
1730:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSER_SAR2);
1731:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1732:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1733:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICSAR2.LONG, (uint32_t) 0, IOREG_N
 914              		.loc 1 1733 0
 915 0078 0030E0E3 		mvn	r3, #0
 916 007c 0020A0E3 		mov	r2, #0
 917 0080 0210A0E1 		mov	r1, r2
 918 0084 300084E2 		add	r0, r4, #48
 919 0088 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 920              	.LVL108:
1734:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     IOREG_NONMASK_ACCESS);
1735:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1736:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear fast mode plus */
1737:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
 921              		.loc 1 1737 0
 922 008c 145084E2 		add	r5, r4, #20
 923 0090 8030A0E3 		mov	r3, #128
 924 0094 0720A0E3 		mov	r2, #7
 925 0098 0010A0E3 		mov	r1, #0
 926 009c 0500A0E1 		mov	r0, r5
 927 00a0 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 928              	.LVL109:
1738:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_FMPE);
1739:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1740:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1741:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR1.LONG, (uint32_t) 0, RIIC_ICM
 929              		.loc 1 1741 0
 930 00a4 7030A0E3 		mov	r3, #112
 931 00a8 0420A0E3 		mov	r2, #4
 932 00ac 0010A0E3 		mov	r1, #0
 933 00b0 080084E2 		add	r0, r4, #8
 934 00b4 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 935              	.LVL110:
1742:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR1_CKS);
1743:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1744:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1745:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRL.LONG, (uint32_t) 0, RIIC_ICB
 936              		.loc 1 1745 0
 937 00b8 1F30A0E3 		mov	r3, #31
 938 00bc 0020A0E3 		mov	r2, #0
 939 00c0 0210A0E1 		mov	r1, r2
 940 00c4 340084E2 		add	r0, r4, #52
 941 00c8 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 942              	.LVL111:
1746:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICBRL_BRL);
1747:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1748:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1749:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICBRH.LONG, (uint32_t) 0, RIIC_ICB
 943              		.loc 1 1749 0
 944 00cc 1F30A0E3 		mov	r3, #31
 945 00d0 0020A0E3 		mov	r2, #0
 946 00d4 0210A0E1 		mov	r1, r2
 947 00d8 380084E2 		add	r0, r4, #56
 948 00dc FEFFFFEB 		bl	RZA_IO_RegWrite_32
 949              	.LVL112:
1750:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICBRH_BRH);
1751:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1752:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear noise filter stages */
1753:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR3.LONG, (uint32_t) 0, RIIC_ICM
 950              		.loc 1 1753 0
 951 00e0 0330A0E3 		mov	r3, #3
 952 00e4 0020A0E3 		mov	r2, #0
 953 00e8 0210A0E1 		mov	r1, r2
 954 00ec 100084E2 		add	r0, r4, #16
 955 00f0 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 956              	.LVL113:
1754:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_NF);
1755:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1756:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* noise filter disable */
1757:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICFER.LONG, (uint32_t) 0, RIIC_ICF
 957              		.loc 1 1757 0
 958 00f4 2030A0E3 		mov	r3, #32
 959 00f8 0520A0E3 		mov	r2, #5
 960 00fc 0010A0E3 		mov	r1, #0
 961 0100 0500A0E1 		mov	r0, r5
 962 0104 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 963              	.LVL114:
1758:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_NFE);
1759:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1760:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* register the state to be monitored (high & low state) */
1761:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 0, RIIC_ICM
 964              		.loc 1 1761 0
 965 0108 0C4084E2 		add	r4, r4, #12
 966 010c 0230A0E3 		mov	r3, #2
 967 0110 0120A0E3 		mov	r2, #1
 968 0114 0010A0E3 		mov	r1, #0
 969 0118 0400A0E1 		mov	r0, r4
 970 011c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 971              	.LVL115:
1762:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR2_TMOL);
1763:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1764:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
1765:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RZA_IO_RegWrite_32((volatile uint32_t *) &gsp_riic[channel]->ICMR2.LONG, (uint32_t) 0, RIIC_ICM
 972              		.loc 1 1765 0
 973 0120 0430A0E3 		mov	r3, #4
 974 0124 0220A0E3 		mov	r2, #2
 975 0128 0010A0E3 		mov	r1, #0
 976 012c 0400A0E1 		mov	r0, r4
 977 0130 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 978              	.LVL116:
1766:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR2_TMOH);
1767:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
1768:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     return DRV_SUCCESS;
1769:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 979              		.loc 1 1769 0
 980 0134 0000A0E3 		mov	r0, #0
 981 0138 7080BDE8 		pop	{r4, r5, r6, pc}
 982              		.cfi_endproc
 983              	.LFE36:
 985              		.section	.text.riic_release_reset,"ax",%progbits
 986              		.align	2
 987              		.syntax unified
 988              		.arm
 989              		.fpu neon
 991              	riic_release_reset:
 992              	.LFB30:
1223:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 993              		.loc 1 1223 0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 0
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997              	.LVL117:
 998 0000 10402DE9 		push	{r4, lr}
 999              		.cfi_def_cfa_offset 8
 1000              		.cfi_offset 4, -8
 1001              		.cfi_offset 14, -4
1226:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR1_IICRST);
 1002              		.loc 1 1226 0
 1003 0004 00C000E3 		movw	ip, #:lower16:.LANCHOR3
 1004 0008 00C040E3 		movt	ip, #:upper16:.LANCHOR3
 1005 000c 4030A0E3 		mov	r3, #64
 1006 0010 0620A0E3 		mov	r2, #6
 1007 0014 0010A0E3 		mov	r1, #0
 1008 0018 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 1009              	.LVL118:
 1010 001c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1011              	.LVL119:
1230:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 1012              		.loc 1 1230 0
 1013 0020 0000A0E3 		mov	r0, #0
 1014 0024 1080BDE8 		pop	{r4, pc}
 1015              		.cfi_endproc
 1016              	.LFE30:
 1018              		.section	.text.R_RIIC_ScInitChannel,"ax",%progbits
 1019              		.align	2
 1020              		.global	R_RIIC_ScInitChannel
 1021              		.syntax unified
 1022              		.arm
 1023              		.fpu neon
 1025              	R_RIIC_ScInitChannel:
 1026              	.LFB1:
 240:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 1027              		.loc 1 240 0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031              	.LVL120:
 1032 0000 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 1033              		.cfi_def_cfa_offset 24
 1034              		.cfi_offset 4, -24
 1035              		.cfi_offset 5, -20
 1036              		.cfi_offset 6, -16
 1037              		.cfi_offset 7, -12
 1038              		.cfi_offset 8, -8
 1039              		.cfi_offset 14, -4
 1040 0004 0160A0E1 		mov	r6, r1
 1041              	.LVL121:
 247:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1042              		.loc 1 247 0
 1043 0008 0030E0E1 		mvn	r3, r0
 1044 000c A33FA0E1 		lsr	r3, r3, #31
 1045 0010 010050E3 		cmp	r0, #1
 1046 0014 0030A0C3 		movgt	r3, #0
 1047 0018 000053E3 		cmp	r3, #0
 1048 001c 0800000A 		beq	.L67
 249:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             
 1049              		.loc 1 249 0
 1050 0020 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1051 0024 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1052 0028 001280E0 		add	r1, r0, r0, lsl #4
 1053              	.LVL122:
 1054 002c 0121A0E1 		lsl	r2, r1, #2
 1055 0030 024093E7 		ldr	r4, [r3, r2]
 1056              	.LVL123:
 252:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1057              		.loc 1 252 0
 1058 0034 030054E3 		cmp	r4, #3
 1059 0038 1100008A 		bhi	.L68
 241:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t slave_addr_num;
 1060              		.loc 1 241 0
 1061 003c 0050A0E3 		mov	r5, #0
 1062 0040 000000EA 		b	.L59
 1063              	.LVL124:
 1064              	.L67:
 259:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1065              		.loc 1 259 0
 1066 0044 0050E0E3 		mvn	r5, #0
 1067              	.LVL125:
 1068              	.L59:
 262:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1069              		.loc 1 262 0
 1070 0048 000055E3 		cmp	r5, #0
 1071 004c 5F00001A 		bne	.L60
 264:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 1072              		.loc 1 264 0
 1073 0050 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1074 0054 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1075 0058 001280E0 		add	r1, r0, r0, lsl #4
 1076 005c 0121A0E1 		lsl	r2, r1, #2
 1077 0060 023083E0 		add	r3, r3, r2
 1078 0064 0410D3E5 		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 1079 0068 002000E3 		movw	r2, #:lower16:.LANCHOR6
 1080 006c 002040E3 		movt	r2, #:upper16:.LANCHOR6
 1081 0070 3430A0E3 		mov	r3, #52
 1082 0074 930403E0 		mul	r3, r3, r4
 1083 0078 0310C2E7 		strb	r1, [r2, r3]
 1084              	.LVL126:
 265:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1085              		.loc 1 265 0
 1086 007c 0020A0E3 		mov	r2, #0
 1087 0080 200000EA 		b	.L61
 1088              	.LVL127:
 1089              	.L68:
 254:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1090              		.loc 1 254 0
 1091 0084 0050E0E3 		mvn	r5, #0
 1092 0088 EEFFFFEA 		b	.L59
 1093              	.LVL128:
 1094              	.L62:
 268:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address[slave_addr_num] =
 1095              		.loc 1 268 0 discriminator 3
 1096 008c 003000E3 		movw	r3, #:lower16:.LANCHOR5
 1097 0090 003040E3 		movt	r3, #:upper16:.LANCHOR5
 1098 0094 00E280E0 		add	lr, r0, r0, lsl #4
 1099 0098 02108EE0 		add	r1, lr, r2
 1100 009c 011183E0 		add	r1, r3, r1, lsl #2
 1101 00a0 088091E5 		ldr	r8, [r1, #8]
 267:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address_enable[slave_addr_num];
 1102              		.loc 1 267 0 discriminator 3
 1103 00a4 00C000E3 		movw	ip, #:lower16:.LANCHOR6
 1104 00a8 00C040E3 		movt	ip, #:upper16:.LANCHOR6
 1105 00ac 847084E0 		add	r7, r4, r4, lsl #1
 1106 00b0 0711A0E1 		lsl	r1, r7, #2
 1107 00b4 041081E0 		add	r1, r1, r4
 1108 00b8 021081E0 		add	r1, r1, r2
 1109 00bc 01118CE0 		add	r1, ip, r1, lsl #2
 1110 00c0 048081E5 		str	r8, [r1, #4]
 270:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_length[slave_addr_num] =
 1111              		.loc 1 270 0 discriminator 3
 1112 00c4 8E1082E0 		add	r1, r2, lr, lsl #1
 1113 00c8 081081E2 		add	r1, r1, #8
 1114 00cc 811083E0 		add	r1, r3, r1, lsl #1
 1115 00d0 B470D1E1 		ldrh	r7, [r1, #4]
 269:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address[slave_addr_num];
 1116              		.loc 1 269 0 discriminator 3
 1117 00d4 1A10A0E3 		mov	r1, #26
 1118 00d8 912421E0 		mla	r1, r1, r4, r2
 1119 00dc 081081E2 		add	r1, r1, #8
 1120 00e0 8110A0E1 		lsl	r1, r1, #1
 1121 00e4 B1708CE1 		strh	r7, [ip, r1]	@ movhi
 272:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1122              		.loc 1 272 0 discriminator 3
 1123 00e8 0E3183E0 		add	r3, r3, lr, lsl #2
 1124 00ec 023083E0 		add	r3, r3, r2
 1125 00f0 1A10D3E5 		ldrb	r1, [r3, #26]	@ zero_extendqisi2
 271:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****                     RIIC_SC_TABLE[sc_config_index].config.slave_address_length[slave_addr_num];
 1126              		.loc 1 271 0 discriminator 3
 1127 00f4 3430A0E3 		mov	r3, #52
 1128 00f8 93C42CE0 		mla	ip, r3, r4, ip
 1129 00fc 02C08CE0 		add	ip, ip, r2
 1130 0100 1610CCE5 		strb	r1, [ip, #22]
 265:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1131              		.loc 1 265 0 discriminator 3
 1132 0104 012082E2 		add	r2, r2, #1
 1133              	.LVL129:
 1134              	.L61:
 265:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1135              		.loc 1 265 0 is_stmt 0 discriminator 1
 1136 0108 020052E3 		cmp	r2, #2
 1137 010c DEFFFF9A 		bls	.L62
 274:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].duty = RIIC_SC_TABLE[sc_config_index].config.duty;
 1138              		.loc 1 274 0 is_stmt 1
 1139 0110 001000E3 		movw	r1, #:lower16:.LANCHOR5
 1140 0114 001040E3 		movt	r1, #:upper16:.LANCHOR5
 1141 0118 00C2A0E1 		lsl	ip, r0, #4
 1142 011c 00208CE0 		add	r2, ip, r0
 1143              	.LVL130:
 1144 0120 0231A0E1 		lsl	r3, r2, #2
 1145 0124 032081E0 		add	r2, r1, r3
 1146 0128 1DE0D2E5 		ldrb	lr, [r2, #29]	@ zero_extendqisi2
 1147 012c 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1148 0130 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1149 0134 3470A0E3 		mov	r7, #52
 1150 0138 973423E0 		mla	r3, r7, r4, r3
 1151 013c 19E0C3E5 		strb	lr, [r3, #25]
 275:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].rise_time = RIIC_SC_TABLE[sc_config_index].config.rise_time;
 1152              		.loc 1 275 0
 1153 0140 1EE0D2E5 		ldrb	lr, [r2, #30]	@ zero_extendqisi2
 1154 0144 1AE0C3E5 		strb	lr, [r3, #26]
 276:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].fall_time = RIIC_SC_TABLE[sc_config_index].config.fall_time;
 1155              		.loc 1 276 0
 1156 0148 20E092E5 		ldr	lr, [r2, #32]
 1157 014c 1CE083E5 		str	lr, [r3, #28]
 277:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].noise_filter_stage = RIIC_SC_TABLE[sc_config_index].config.noise_fi
 1158              		.loc 1 277 0
 1159 0150 24E092E5 		ldr	lr, [r2, #36]
 1160 0154 20E083E5 		str	lr, [r3, #32]
 278:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].timeout = RIIC_SC_TABLE[sc_config_index].config.timeout;
 1161              		.loc 1 278 0
 1162 0158 28E0D2E5 		ldrb	lr, [r2, #40]	@ zero_extendqisi2
 1163 015c 24E0C3E5 		strb	lr, [r3, #36]
 279:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].format = RIIC_SC_TABLE[sc_config_index].config.format;
 1164              		.loc 1 279 0
 1165 0160 29E0D2E5 		ldrb	lr, [r2, #41]	@ zero_extendqisi2
 1166 0164 25E0C3E5 		strb	lr, [r3, #37]
 280:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].host_address_enabled = RIIC_SC_TABLE[sc_config_index].config.host_a
 1167              		.loc 1 280 0
 1168 0168 2AE0D2E5 		ldrb	lr, [r2, #42]	@ zero_extendqisi2
 1169 016c 26E0C3E5 		strb	lr, [r3, #38]
 281:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tei_priority = RIIC_SC_TABLE[sc_config_index].config.tei_priority;
 1170              		.loc 1 281 0
 1171 0170 2CE092E5 		ldr	lr, [r2, #44]
 1172 0174 28E083E5 		str	lr, [r3, #40]
 282:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ri_priority = RIIC_SC_TABLE[sc_config_index].config.ri_priority;
 1173              		.loc 1 282 0
 1174 0178 30E0D2E5 		ldrb	lr, [r2, #48]	@ zero_extendqisi2
 1175 017c 2CE0C3E5 		strb	lr, [r3, #44]
 283:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ti_priority = RIIC_SC_TABLE[sc_config_index].config.ti_priority;
 1176              		.loc 1 283 0
 1177 0180 31E0D2E5 		ldrb	lr, [r2, #49]	@ zero_extendqisi2
 1178 0184 2DE0C3E5 		strb	lr, [r3, #45]
 284:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].spi_priority = RIIC_SC_TABLE[sc_config_index].config.spi_priority;
 1179              		.loc 1 284 0
 1180 0188 32E0D2E5 		ldrb	lr, [r2, #50]	@ zero_extendqisi2
 1181 018c 2EE0C3E5 		strb	lr, [r3, #46]
 285:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].sti_priority = RIIC_SC_TABLE[sc_config_index].config.sti_priority;
 1182              		.loc 1 285 0
 1183 0190 33E0D2E5 		ldrb	lr, [r2, #51]	@ zero_extendqisi2
 1184 0194 2FE0C3E5 		strb	lr, [r3, #47]
 286:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].naki_priority = RIIC_SC_TABLE[sc_config_index].config.naki_priority
 1185              		.loc 1 286 0
 1186 0198 34E0D2E5 		ldrb	lr, [r2, #52]	@ zero_extendqisi2
 1187 019c 30E0C3E5 		strb	lr, [r3, #48]
 287:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ali_priority = RIIC_SC_TABLE[sc_config_index].config.ali_priority;
 1188              		.loc 1 287 0
 1189 01a0 35E0D2E5 		ldrb	lr, [r2, #53]	@ zero_extendqisi2
 1190 01a4 31E0C3E5 		strb	lr, [r3, #49]
 288:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tmoi_priority = RIIC_SC_TABLE[sc_config_index].config.tmoi_priority
 1191              		.loc 1 288 0
 1192 01a8 3620D2E5 		ldrb	r2, [r2, #54]	@ zero_extendqisi2
 1193 01ac 3220C3E5 		strb	r2, [r3, #50]
 289:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_board_pclk = pclk_frequency;
 1194              		.loc 1 289 0
 1195 01b0 00008CE0 		add	r0, ip, r0
 1196              	.LVL131:
 1197 01b4 0021A0E1 		lsl	r2, r0, #2
 1198 01b8 022081E0 		add	r2, r1, r2
 1199 01bc 3720D2E5 		ldrb	r2, [r2, #55]	@ zero_extendqisi2
 1200 01c0 3320C3E5 		strb	r2, [r3, #51]
 290:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1201              		.loc 1 290 0
 1202 01c4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1203 01c8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1204 01cc 006083E5 		str	r6, [r3]
 1205              	.L60:
 294:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1206              		.loc 1 294 0
 1207 01d0 000055E3 		cmp	r5, #0
 1208 01d4 0300000A 		beq	.L71
 1209              	.LVL132:
 1210              	.L63:
 303:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1211              		.loc 1 303 0
 1212 01d8 000055E3 		cmp	r5, #0
 1213 01dc 0900000A 		beq	.L72
 1214              	.L58:
 330:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 1215              		.loc 1 330 0
 1216 01e0 0500A0E1 		mov	r0, r5
 1217 01e4 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 1218              	.L71:
 296:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (STB_SUCCESS != retval)
 1219              		.loc 1 296 0
 1220 01e8 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1221 01ec 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1222 01f0 0400D3E7 		ldrb	r0, [r3, r4]	@ zero_extendqisi2
 1223 01f4 FEFFFFEB 		bl	R_STB_StartModule
 1224              	.LVL133:
 1225 01f8 0050A0E1 		mov	r5, r0
 1226              	.LVL134:
 297:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1227              		.loc 1 297 0
 1228 01fc 000050E3 		cmp	r0, #0
 299:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1229              		.loc 1 299 0
 1230 0200 0050E013 		mvnne	r5, #0
 1231 0204 F3FFFFEA 		b	.L63
 1232              	.LVL135:
 1233              	.L72:
 305:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1234              		.loc 1 305 0
 1235 0208 0400A0E1 		mov	r0, r4
 1236 020c FEFFFFEB 		bl	riic_set_reset
 1237              	.LVL136:
 307:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1238              		.loc 1 307 0
 1239 0210 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1240 0214 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1241 0218 3470A0E3 		mov	r7, #52
 1242 021c 973427E0 		mla	r7, r7, r4, r3
 1243 0220 0710A0E1 		mov	r1, r7
 1244 0224 0400A0E1 		mov	r0, r4
 1245 0228 FEFFFFEB 		bl	riic_register_slave_addrss
 1246              	.LVL137:
 309:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1247              		.loc 1 309 0
 1248 022c 0620A0E1 		mov	r2, r6
 1249 0230 0710A0E1 		mov	r1, r7
 1250 0234 0400A0E1 		mov	r0, r4
 1251 0238 FEFFFFEB 		bl	riic_set_scl_clk
 1252              	.LVL138:
 311:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1253              		.loc 1 311 0
 1254 023c 005050E2 		subs	r5, r0, #0
 1255 0240 0E00001A 		bne	.L65
 313:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1256              		.loc 1 313 0
 1257 0244 0710A0E1 		mov	r1, r7
 1258 0248 0400A0E1 		mov	r0, r4
 1259              	.LVL139:
 1260 024c FEFFFFEB 		bl	riic_set_bus_format
 1261              	.LVL140:
 315:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1262              		.loc 1 315 0
 1263 0250 0710A0E1 		mov	r1, r7
 1264 0254 0400A0E1 		mov	r0, r4
 1265 0258 FEFFFFEB 		bl	riic_set_noise_filter
 1266              	.LVL141:
 317:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1267              		.loc 1 317 0
 1268 025c 0710A0E1 		mov	r1, r7
 1269 0260 0400A0E1 		mov	r0, r4
 1270 0264 FEFFFFEB 		bl	riic_set_timeout
 1271              	.LVL142:
 319:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1272              		.loc 1 319 0
 1273 0268 0710A0E1 		mov	r1, r7
 1274 026c 0400A0E1 		mov	r0, r4
 1275 0270 FEFFFFEB 		bl	interrupt_init
 1276              	.LVL143:
 1277              	.L66:
 326:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1278              		.loc 1 326 0
 1279 0274 0400A0E1 		mov	r0, r4
 1280 0278 FEFFFFEB 		bl	riic_release_reset
 1281              	.LVL144:
 329:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 1282              		.loc 1 329 0
 1283 027c D7FFFFEA 		b	.L58
 1284              	.LVL145:
 1285              	.L65:
 323:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1286              		.loc 1 323 0
 1287 0280 0400A0E1 		mov	r0, r4
 1288              	.LVL146:
 1289 0284 FEFFFFEB 		bl	riic_hw_init
 1290              	.LVL147:
 1291 0288 F9FFFFEA 		b	.L66
 1292              		.cfi_endproc
 1293              	.LFE1:
 1295              		.section	.text.R_RIIC_CloseChannel,"ax",%progbits
 1296              		.align	2
 1297              		.global	R_RIIC_CloseChannel
 1298              		.syntax unified
 1299              		.arm
 1300              		.fpu neon
 1302              	R_RIIC_CloseChannel:
 1303              	.LFB2:
 342:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     interrupt_uninit(channel);
 1304              		.loc 1 342 0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              	.LVL148:
 1309 0000 10402DE9 		push	{r4, lr}
 1310              		.cfi_def_cfa_offset 8
 1311              		.cfi_offset 4, -8
 1312              		.cfi_offset 14, -4
 1313 0004 0040A0E1 		mov	r4, r0
 343:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1314              		.loc 1 343 0
 1315 0008 FEFFFFEB 		bl	interrupt_uninit
 1316              	.LVL149:
 345:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1317              		.loc 1 345 0
 1318 000c 0400A0E1 		mov	r0, r4
 1319 0010 FEFFFFEB 		bl	riic_set_reset
 1320              	.LVL150:
 347:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1321              		.loc 1 347 0
 1322 0014 0400A0E1 		mov	r0, r4
 1323 0018 FEFFFFEB 		bl	riic_hw_init
 1324              	.LVL151:
 349:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1325              		.loc 1 349 0
 1326 001c 0400A0E1 		mov	r0, r4
 1327 0020 FEFFFFEB 		bl	riic_release_reset
 1328              	.LVL152:
 351:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1329              		.loc 1 351 0
 1330 0024 003000E3 		movw	r3, #:lower16:.LANCHOR8
 1331 0028 003040E3 		movt	r3, #:upper16:.LANCHOR8
 1332 002c 0400D3E7 		ldrb	r0, [r3, r4]	@ zero_extendqisi2
 1333 0030 FEFFFFEB 		bl	R_STB_StopModule
 1334              	.LVL153:
 1335 0034 1080BDE8 		pop	{r4, pc}
 1336              		.cfi_endproc
 1337              	.LFE2:
 1339              		.section	.text.R_RIIC_SetConfig,"ax",%progbits
 1340              		.align	2
 1341              		.global	R_RIIC_SetConfig
 1342              		.syntax unified
 1343              		.arm
 1344              		.fpu neon
 1346              	R_RIIC_SetConfig:
 1347              	.LFB3:
 368:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 1348              		.loc 1 368 0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 32
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352              	.LVL154:
 1353 0000 70402DE9 		push	{r4, r5, r6, lr}
 1354              		.cfi_def_cfa_offset 16
 1355              		.cfi_offset 4, -16
 1356              		.cfi_offset 5, -12
 1357              		.cfi_offset 6, -8
 1358              		.cfi_offset 14, -4
 1359 0004 20D04DE2 		sub	sp, sp, #32
 1360              		.cfi_def_cfa_offset 48
 1361 0008 0050A0E1 		mov	r5, r0
 1362 000c 0140A0E1 		mov	r4, r1
 1363              	.LVL155:
 374:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1364              		.loc 1 374 0
 1365 0010 030050E3 		cmp	r0, #3
 1366 0014 0700008A 		bhi	.L81
 369:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t slave_addr_num;
 1367              		.loc 1 369 0
 1368 0018 0060A0E3 		mov	r6, #0
 1369              	.L76:
 1370              	.LVL156:
 379:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1371              		.loc 1 379 0
 1372 001c 000056E3 		cmp	r6, #0
 1373 0020 0600000A 		beq	.L83
 1374              	.LVL157:
 1375              	.L77:
 393:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1376              		.loc 1 393 0
 1377 0024 000056E3 		cmp	r6, #0
 1378 0028 1800000A 		beq	.L84
 1379              	.L75:
 443:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 1380              		.loc 1 443 0
 1381 002c 0600A0E1 		mov	r0, r6
 1382 0030 20D08DE2 		add	sp, sp, #32
 1383              		.cfi_remember_state
 1384              		.cfi_def_cfa_offset 16
 1385              		@ sp needed
 1386 0034 7080BDE8 		pop	{r4, r5, r6, pc}
 1387              	.LVL158:
 1388              	.L81:
 1389              		.cfi_restore_state
 376:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1390              		.loc 1 376 0
 1391 0038 0060E0E3 		mvn	r6, #0
 1392 003c F6FFFFEA 		b	.L76
 1393              	.LVL159:
 1394              	.L83:
 381:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.frequency = p_cfg->frequency;
 1395              		.loc 1 381 0
 1396 0040 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1397 0044 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1398 0048 003093E5 		ldr	r3, [r3]
 1399 004c 04308DE5 		str	r3, [sp, #4]
 382:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.duty = p_cfg->duty;
 1400              		.loc 1 382 0
 1401 0050 1930D4E5 		ldrb	r3, [r4, #25]	@ zero_extendqisi2
 1402 0054 0930CDE5 		strb	r3, [sp, #9]
 383:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.rise_time = p_cfg->rise_time;
 1403              		.loc 1 383 0
 1404 0058 1A30D4E5 		ldrb	r3, [r4, #26]	@ zero_extendqisi2
 1405 005c 0A30CDE5 		strb	r3, [sp, #10]
 384:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.fall_time = p_cfg->fall_time;
 1406              		.loc 1 384 0
 1407 0060 1C3094E5 		ldr	r3, [r4, #28]
 1408 0064 0C308DE5 		str	r3, [sp, #12]
 385:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.noise_filter_stage = p_cfg->noise_filter_stage;
 1409              		.loc 1 385 0
 1410 0068 203094E5 		ldr	r3, [r4, #32]
 1411 006c 10308DE5 		str	r3, [sp, #16]
 386:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         clk_param.format = p_cfg->format;
 1412              		.loc 1 386 0
 1413 0070 2430D4E5 		ldrb	r3, [r4, #36]	@ zero_extendqisi2
 1414 0074 1430CDE5 		strb	r3, [sp, #20]
 387:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1415              		.loc 1 387 0
 1416 0078 2630D4E5 		ldrb	r3, [r4, #38]	@ zero_extendqisi2
 1417 007c 1530CDE5 		strb	r3, [sp, #21]
 390:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1418              		.loc 1 390 0
 1419 0080 04008DE2 		add	r0, sp, #4
 1420              	.LVL160:
 1421 0084 FEFFFFEB 		bl	riic_adjust_scl_clk
 1422              	.LVL161:
 1423 0088 0060A0E1 		mov	r6, r0
 1424              	.LVL162:
 1425 008c E4FFFFEA 		b	.L77
 1426              	.LVL163:
 1427              	.L84:
 395:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1428              		.loc 1 395 0
 1429 0090 0500A0E1 		mov	r0, r5
 1430 0094 FEFFFFEB 		bl	riic_set_reset
 1431              	.LVL164:
 397:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1432              		.loc 1 397 0
 1433 0098 0410A0E1 		mov	r1, r4
 1434 009c 0500A0E1 		mov	r0, r5
 1435 00a0 FEFFFFEB 		bl	riic_register_slave_addrss
 1436              	.LVL165:
 400:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1437              		.loc 1 400 0
 1438 00a4 003000E3 		movw	r3, #:lower16:.LANCHOR7
 1439 00a8 003040E3 		movt	r3, #:upper16:.LANCHOR7
 1440 00ac 002093E5 		ldr	r2, [r3]
 1441 00b0 0410A0E1 		mov	r1, r4
 1442 00b4 0500A0E1 		mov	r0, r5
 1443 00b8 FEFFFFEB 		bl	riic_set_scl_clk
 1444              	.LVL166:
 402:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1445              		.loc 1 402 0
 1446 00bc 0410A0E1 		mov	r1, r4
 1447 00c0 0500A0E1 		mov	r0, r5
 1448 00c4 FEFFFFEB 		bl	riic_set_bus_format
 1449              	.LVL167:
 404:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1450              		.loc 1 404 0
 1451 00c8 0410A0E1 		mov	r1, r4
 1452 00cc 0500A0E1 		mov	r0, r5
 1453 00d0 FEFFFFEB 		bl	riic_set_noise_filter
 1454              	.LVL168:
 406:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1455              		.loc 1 406 0
 1456 00d4 0410A0E1 		mov	r1, r4
 1457 00d8 0500A0E1 		mov	r0, r5
 1458 00dc FEFFFFEB 		bl	riic_set_timeout
 1459              	.LVL169:
 408:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1460              		.loc 1 408 0
 1461 00e0 0500A0E1 		mov	r0, r5
 1462 00e4 FEFFFFEB 		bl	interrupt_uninit
 1463              	.LVL170:
 410:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1464              		.loc 1 410 0
 1465 00e8 0410A0E1 		mov	r1, r4
 1466 00ec 0500A0E1 		mov	r0, r5
 1467 00f0 FEFFFFEB 		bl	interrupt_init
 1468              	.LVL171:
 412:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 1469              		.loc 1 412 0
 1470 00f4 0010D4E5 		ldrb	r1, [r4]	@ zero_extendqisi2
 1471 00f8 002000E3 		movw	r2, #:lower16:.LANCHOR6
 1472 00fc 002040E3 		movt	r2, #:upper16:.LANCHOR6
 1473 0100 3430A0E3 		mov	r3, #52
 1474 0104 930503E0 		mul	r3, r3, r5
 1475 0108 0310C2E7 		strb	r1, [r2, r3]
 1476              	.LVL172:
 413:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1477              		.loc 1 413 0
 1478 010c 0030A0E3 		mov	r3, #0
 1479 0110 180000EA 		b	.L79
 1480              	.LVL173:
 1481              	.L80:
 416:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address[slave_addr_num] 
 1482              		.loc 1 416 0 discriminator 3
 1483 0114 032184E0 		add	r2, r4, r3, lsl #2
 1484 0118 04C092E5 		ldr	ip, [r2, #4]
 1485 011c 001000E3 		movw	r1, #:lower16:.LANCHOR6
 1486 0120 001040E3 		movt	r1, #:upper16:.LANCHOR6
 1487 0124 850085E0 		add	r0, r5, r5, lsl #1
 1488 0128 0021A0E1 		lsl	r2, r0, #2
 1489 012c 052082E0 		add	r2, r2, r5
 1490 0130 032082E0 		add	r2, r2, r3
 1491 0134 022181E0 		add	r2, r1, r2, lsl #2
 1492 0138 04C082E5 		str	ip, [r2, #4]
 418:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****             gs_riic_config[channel].slave_address_length[slave_addr_num] 
 1493              		.loc 1 418 0 discriminator 3
 1494 013c 082083E2 		add	r2, r3, #8
 1495 0140 8220A0E1 		lsl	r2, r2, #1
 1496 0144 B20094E1 		ldrh	r0, [r4, r2]
 1497 0148 1A20A0E3 		mov	r2, #26
 1498 014c 923522E0 		mla	r2, r2, r5, r3
 1499 0150 082082E2 		add	r2, r2, #8
 1500 0154 8220A0E1 		lsl	r2, r2, #1
 1501 0158 B20081E1 		strh	r0, [r1, r2]	@ movhi
 420:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         }
 1502              		.loc 1 420 0 discriminator 3
 1503 015c 032084E0 		add	r2, r4, r3
 1504 0160 1600D2E5 		ldrb	r0, [r2, #22]	@ zero_extendqisi2
 1505 0164 3420A0E3 		mov	r2, #52
 1506 0168 921522E0 		mla	r2, r2, r5, r1
 1507 016c 032082E0 		add	r2, r2, r3
 1508 0170 1600C2E5 		strb	r0, [r2, #22]
 413:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1509              		.loc 1 413 0 discriminator 3
 1510 0174 013083E2 		add	r3, r3, #1
 1511              	.LVL174:
 1512              	.L79:
 413:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 1513              		.loc 1 413 0 is_stmt 0 discriminator 1
 1514 0178 020053E3 		cmp	r3, #2
 1515 017c E4FFFF9A 		bls	.L80
 422:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].duty = p_cfg->duty;
 1516              		.loc 1 422 0 is_stmt 1
 1517 0180 1920D4E5 		ldrb	r2, [r4, #25]	@ zero_extendqisi2
 1518 0184 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1519              	.LVL175:
 1520 0188 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1521 018c 3410A0E3 		mov	r1, #52
 1522 0190 913523E0 		mla	r3, r1, r5, r3
 1523 0194 1920C3E5 		strb	r2, [r3, #25]
 423:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].rise_time = p_cfg->rise_time;
 1524              		.loc 1 423 0
 1525 0198 1A20D4E5 		ldrb	r2, [r4, #26]	@ zero_extendqisi2
 1526 019c 1A20C3E5 		strb	r2, [r3, #26]
 424:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].fall_time = p_cfg->fall_time;
 1527              		.loc 1 424 0
 1528 01a0 1C2094E5 		ldr	r2, [r4, #28]
 1529 01a4 1C2083E5 		str	r2, [r3, #28]
 425:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].noise_filter_stage = p_cfg->noise_filter_stage;
 1530              		.loc 1 425 0
 1531 01a8 202094E5 		ldr	r2, [r4, #32]
 1532 01ac 202083E5 		str	r2, [r3, #32]
 426:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].timeout = p_cfg->timeout;
 1533              		.loc 1 426 0
 1534 01b0 2420D4E5 		ldrb	r2, [r4, #36]	@ zero_extendqisi2
 1535 01b4 2420C3E5 		strb	r2, [r3, #36]
 427:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].format = p_cfg->format;
 1536              		.loc 1 427 0
 1537 01b8 2520D4E5 		ldrb	r2, [r4, #37]	@ zero_extendqisi2
 1538 01bc 2520C3E5 		strb	r2, [r3, #37]
 428:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].host_address_enabled = p_cfg->host_address_enabled;
 1539              		.loc 1 428 0
 1540 01c0 2620D4E5 		ldrb	r2, [r4, #38]	@ zero_extendqisi2
 1541 01c4 2620C3E5 		strb	r2, [r3, #38]
 429:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tei_priority = p_cfg->tei_priority;
 1542              		.loc 1 429 0
 1543 01c8 282094E5 		ldr	r2, [r4, #40]
 1544 01cc 282083E5 		str	r2, [r3, #40]
 430:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ri_priority = p_cfg->ri_priority;
 1545              		.loc 1 430 0
 1546 01d0 2C20D4E5 		ldrb	r2, [r4, #44]	@ zero_extendqisi2
 1547 01d4 2C20C3E5 		strb	r2, [r3, #44]
 431:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ti_priority = p_cfg->ti_priority;
 1548              		.loc 1 431 0
 1549 01d8 2D20D4E5 		ldrb	r2, [r4, #45]	@ zero_extendqisi2
 1550 01dc 2D20C3E5 		strb	r2, [r3, #45]
 432:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].spi_priority = p_cfg->spi_priority;
 1551              		.loc 1 432 0
 1552 01e0 2E20D4E5 		ldrb	r2, [r4, #46]	@ zero_extendqisi2
 1553 01e4 2E20C3E5 		strb	r2, [r3, #46]
 433:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].sti_priority = p_cfg->sti_priority;
 1554              		.loc 1 433 0
 1555 01e8 2F20D4E5 		ldrb	r2, [r4, #47]	@ zero_extendqisi2
 1556 01ec 2F20C3E5 		strb	r2, [r3, #47]
 434:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].naki_priority = p_cfg->naki_priority;
 1557              		.loc 1 434 0
 1558 01f0 3020D4E5 		ldrb	r2, [r4, #48]	@ zero_extendqisi2
 1559 01f4 3020C3E5 		strb	r2, [r3, #48]
 435:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].ali_priority = p_cfg->ali_priority;
 1560              		.loc 1 435 0
 1561 01f8 3120D4E5 		ldrb	r2, [r4, #49]	@ zero_extendqisi2
 1562 01fc 3120C3E5 		strb	r2, [r3, #49]
 436:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         gs_riic_config[channel].tmoi_priority = p_cfg->tmoi_priority;
 1563              		.loc 1 436 0
 1564 0200 3220D4E5 		ldrb	r2, [r4, #50]	@ zero_extendqisi2
 1565 0204 3220C3E5 		strb	r2, [r3, #50]
 437:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1566              		.loc 1 437 0
 1567 0208 3320D4E5 		ldrb	r2, [r4, #51]	@ zero_extendqisi2
 1568 020c 3320C3E5 		strb	r2, [r3, #51]
 439:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1569              		.loc 1 439 0
 1570 0210 0500A0E1 		mov	r0, r5
 1571 0214 FEFFFFEB 		bl	riic_release_reset
 1572              	.LVL176:
 442:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 1573              		.loc 1 442 0
 1574 0218 83FFFFEA 		b	.L75
 1575              		.cfi_endproc
 1576              	.LFE3:
 1578              		.section	.text.R_RIIC_GetConfig,"ax",%progbits
 1579              		.align	2
 1580              		.global	R_RIIC_GetConfig
 1581              		.syntax unified
 1582              		.arm
 1583              		.fpu neon
 1585              	R_RIIC_GetConfig:
 1586              	.LFB4:
 456:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     int_t retval = DRV_SUCCESS;
 1587              		.loc 1 456 0
 1588              		.cfi_startproc
 1589              		@ args = 0, pretend = 0, frame = 0
 1590              		@ frame_needed = 0, uses_anonymous_args = 0
 1591              	.LVL177:
 1592 0000 04E02DE5 		str	lr, [sp, #-4]!
 1593              		.cfi_def_cfa_offset 4
 1594              		.cfi_offset 14, -4
 1595              	.LVL178:
 460:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     for (slave_addr_num = 0; slave_addr_num < RIIC_SLAVE_ADDR_NUM_MAX; slave_addr_num++)
 1596              		.loc 1 460 0
 1597 0004 002000E3 		movw	r2, #:lower16:.LANCHOR6
 1598 0008 002040E3 		movt	r2, #:upper16:.LANCHOR6
 1599 000c 3430A0E3 		mov	r3, #52
 1600 0010 930003E0 		mul	r3, r3, r0
 1601 0014 0330D2E7 		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1602 0018 0030C1E5 		strb	r3, [r1]
 1603              	.LVL179:
 461:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1604              		.loc 1 461 0
 1605 001c 0030A0E3 		mov	r3, #0
 1606 0020 180000EA 		b	.L86
 1607              	.LVL180:
 1608              	.L87:
 463:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         p_cfg->slave_address[slave_addr_num] = gs_riic_config[channel].slave_address[slave_addr_num
 1609              		.loc 1 463 0 discriminator 3
 1610 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR6
 1611 0028 00C040E3 		movt	ip, #:upper16:.LANCHOR6
 1612 002c 80E080E0 		add	lr, r0, r0, lsl #1
 1613 0030 0E21A0E1 		lsl	r2, lr, #2
 1614 0034 002082E0 		add	r2, r2, r0
 1615 0038 032082E0 		add	r2, r2, r3
 1616 003c 02218CE0 		add	r2, ip, r2, lsl #2
 1617 0040 04E092E5 		ldr	lr, [r2, #4]
 1618 0044 032181E0 		add	r2, r1, r3, lsl #2
 1619 0048 04E082E5 		str	lr, [r2, #4]
 464:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         p_cfg->slave_address_length[slave_addr_num] = gs_riic_config[channel].slave_address_length[
 1620              		.loc 1 464 0 discriminator 3
 1621 004c 1A20A0E3 		mov	r2, #26
 1622 0050 923022E0 		mla	r2, r2, r0, r3
 1623 0054 082082E2 		add	r2, r2, #8
 1624 0058 8220A0E1 		lsl	r2, r2, #1
 1625 005c B2E09CE1 		ldrh	lr, [ip, r2]
 1626 0060 082083E2 		add	r2, r3, #8
 1627 0064 8220A0E1 		lsl	r2, r2, #1
 1628 0068 B2E081E1 		strh	lr, [r1, r2]	@ movhi
 465:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 1629              		.loc 1 465 0 discriminator 3
 1630 006c 3420A0E3 		mov	r2, #52
 1631 0070 92C022E0 		mla	r2, r2, r0, ip
 1632 0074 032082E0 		add	r2, r2, r3
 1633 0078 16C0D2E5 		ldrb	ip, [r2, #22]	@ zero_extendqisi2
 1634 007c 032081E0 		add	r2, r1, r3
 1635 0080 16C0C2E5 		strb	ip, [r2, #22]
 461:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1636              		.loc 1 461 0 discriminator 3
 1637 0084 013083E2 		add	r3, r3, #1
 1638              	.LVL181:
 1639              	.L86:
 461:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 1640              		.loc 1 461 0 is_stmt 0 discriminator 1
 1641 0088 020053E3 		cmp	r3, #2
 1642 008c E4FFFF9A 		bls	.L87
 467:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->duty = gs_riic_config[channel].duty;
 1643              		.loc 1 467 0 is_stmt 1
 1644 0090 003000E3 		movw	r3, #:lower16:.LANCHOR6
 1645              	.LVL182:
 1646 0094 003040E3 		movt	r3, #:upper16:.LANCHOR6
 1647 0098 3420A0E3 		mov	r2, #52
 1648 009c 923020E0 		mla	r0, r2, r0, r3
 1649              	.LVL183:
 1650 00a0 1930D0E5 		ldrb	r3, [r0, #25]	@ zero_extendqisi2
 1651 00a4 1930C1E5 		strb	r3, [r1, #25]
 468:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->rise_time = gs_riic_config[channel].rise_time;
 1652              		.loc 1 468 0
 1653 00a8 1A30D0E5 		ldrb	r3, [r0, #26]	@ zero_extendqisi2
 1654 00ac 1A30C1E5 		strb	r3, [r1, #26]
 469:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->fall_time = gs_riic_config[channel].fall_time;
 1655              		.loc 1 469 0
 1656 00b0 1C3090E5 		ldr	r3, [r0, #28]
 1657 00b4 1C3081E5 		str	r3, [r1, #28]
 470:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->noise_filter_stage = gs_riic_config[channel].noise_filter_stage;
 1658              		.loc 1 470 0
 1659 00b8 203090E5 		ldr	r3, [r0, #32]
 1660 00bc 203081E5 		str	r3, [r1, #32]
 471:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->timeout = gs_riic_config[channel].timeout;
 1661              		.loc 1 471 0
 1662 00c0 2430D0E5 		ldrb	r3, [r0, #36]	@ zero_extendqisi2
 1663 00c4 2430C1E5 		strb	r3, [r1, #36]
 472:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->format = gs_riic_config[channel].format;
 1664              		.loc 1 472 0
 1665 00c8 2530D0E5 		ldrb	r3, [r0, #37]	@ zero_extendqisi2
 1666 00cc 2530C1E5 		strb	r3, [r1, #37]
 473:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->host_address_enabled = gs_riic_config[channel].host_address_enabled;
 1667              		.loc 1 473 0
 1668 00d0 2630D0E5 		ldrb	r3, [r0, #38]	@ zero_extendqisi2
 1669 00d4 2630C1E5 		strb	r3, [r1, #38]
 474:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->tei_priority = gs_riic_config[channel].tei_priority;
 1670              		.loc 1 474 0
 1671 00d8 283090E5 		ldr	r3, [r0, #40]
 1672 00dc 283081E5 		str	r3, [r1, #40]
 475:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ri_priority = gs_riic_config[channel].ri_priority;
 1673              		.loc 1 475 0
 1674 00e0 2C30D0E5 		ldrb	r3, [r0, #44]	@ zero_extendqisi2
 1675 00e4 2C30C1E5 		strb	r3, [r1, #44]
 476:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ti_priority = gs_riic_config[channel].ti_priority;
 1676              		.loc 1 476 0
 1677 00e8 2D30D0E5 		ldrb	r3, [r0, #45]	@ zero_extendqisi2
 1678 00ec 2D30C1E5 		strb	r3, [r1, #45]
 477:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->spi_priority = gs_riic_config[channel].spi_priority;
 1679              		.loc 1 477 0
 1680 00f0 2E30D0E5 		ldrb	r3, [r0, #46]	@ zero_extendqisi2
 1681 00f4 2E30C1E5 		strb	r3, [r1, #46]
 478:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->sti_priority = gs_riic_config[channel].sti_priority;
 1682              		.loc 1 478 0
 1683 00f8 2F30D0E5 		ldrb	r3, [r0, #47]	@ zero_extendqisi2
 1684 00fc 2F30C1E5 		strb	r3, [r1, #47]
 479:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->naki_priority = gs_riic_config[channel].naki_priority;
 1685              		.loc 1 479 0
 1686 0100 3030D0E5 		ldrb	r3, [r0, #48]	@ zero_extendqisi2
 1687 0104 3030C1E5 		strb	r3, [r1, #48]
 480:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->ali_priority = gs_riic_config[channel].ali_priority;
 1688              		.loc 1 480 0
 1689 0108 3130D0E5 		ldrb	r3, [r0, #49]	@ zero_extendqisi2
 1690 010c 3130C1E5 		strb	r3, [r1, #49]
 481:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     p_cfg->tmoi_priority = gs_riic_config[channel].tmoi_priority;
 1691              		.loc 1 481 0
 1692 0110 3230D0E5 		ldrb	r3, [r0, #50]	@ zero_extendqisi2
 1693 0114 3230C1E5 		strb	r3, [r1, #50]
 482:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1694              		.loc 1 482 0
 1695 0118 3330D0E5 		ldrb	r3, [r0, #51]	@ zero_extendqisi2
 1696 011c 3330C1E5 		strb	r3, [r1, #51]
 485:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 1697              		.loc 1 485 0
 1698 0120 0000A0E3 		mov	r0, #0
 1699 0124 04F09DE4 		ldr	pc, [sp], #4
 1700              		.cfi_endproc
 1701              	.LFE4:
 1703              		.section	.text.R_RIIC_TransmitStop,"ax",%progbits
 1704              		.align	2
 1705              		.global	R_RIIC_TransmitStop
 1706              		.syntax unified
 1707              		.arm
 1708              		.fpu neon
 1710              	R_RIIC_TransmitStop:
 1711              	.LFB5:
 497:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear stop bit */
 1712              		.loc 1 497 0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 1716              	.LVL184:
 1717 0000 70402DE9 		push	{r4, r5, r6, lr}
 1718              		.cfi_def_cfa_offset 16
 1719              		.cfi_offset 4, -16
 1720              		.cfi_offset 5, -12
 1721              		.cfi_offset 6, -8
 1722              		.cfi_offset 14, -4
 499:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_SP);
 1723              		.loc 1 499 0
 1724 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1725 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1726 000c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 1727 0010 044085E2 		add	r4, r5, #4
 1728 0014 0830A0E3 		mov	r3, #8
 1729 0018 0320A0E3 		mov	r2, #3
 1730 001c 0010A0E3 		mov	r1, #0
 1731 0020 0400A0E1 		mov	r0, r4
 1732              	.LVL185:
 1733 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1734              	.LVL186:
 503:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 1735              		.loc 1 503 0
 1736 0028 0830A0E3 		mov	r3, #8
 1737 002c 0320A0E3 		mov	r2, #3
 1738 0030 0110A0E3 		mov	r1, #1
 1739 0034 1C0085E2 		add	r0, r5, #28
 1740 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1741              	.LVL187:
 507:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_SP);
 1742              		.loc 1 507 0
 1743 003c 0830A0E3 		mov	r3, #8
 1744 0040 0320A0E3 		mov	r2, #3
 1745 0044 0110A0E3 		mov	r1, #1
 1746 0048 0400A0E1 		mov	r0, r4
 1747 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1748              	.LVL188:
 1749 0050 7080BDE8 		pop	{r4, r5, r6, pc}
 1750              		.cfi_endproc
 1751              	.LFE5:
 1753              		.section	.text.R_RIIC_ClearStop,"ax",%progbits
 1754              		.align	2
 1755              		.global	R_RIIC_ClearStop
 1756              		.syntax unified
 1757              		.arm
 1758              		.fpu neon
 1760              	R_RIIC_ClearStop:
 1761              	.LFB6:
 523:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     volatile uint32_t dummy;
 1762              		.loc 1 523 0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 8
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766              	.LVL189:
 1767 0000 30402DE9 		push	{r4, r5, lr}
 1768              		.cfi_def_cfa_offset 12
 1769              		.cfi_offset 4, -12
 1770              		.cfi_offset 5, -8
 1771              		.cfi_offset 14, -4
 1772 0004 0CD04DE2 		sub	sp, sp, #12
 1773              		.cfi_def_cfa_offset 24
 527:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_STOP);
 1774              		.loc 1 527 0
 1775 0008 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1776 000c 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1777 0010 004193E7 		ldr	r4, [r3, r0, lsl #2]
 1778 0014 245084E2 		add	r5, r4, #36
 1779 0018 0820A0E3 		mov	r2, #8
 1780 001c 0310A0E3 		mov	r1, #3
 1781 0020 0500A0E1 		mov	r0, r5
 1782              	.LVL190:
 1783 0024 FEFFFFEB 		bl	RZA_IO_RegRead_32
 1784              	.LVL191:
 1785 0028 04008DE5 		str	r0, [sp, #4]
 531:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_STOP);
 1786              		.loc 1 531 0
 1787 002c 0830A0E3 		mov	r3, #8
 1788 0030 0320A0E3 		mov	r2, #3
 1789 0034 0010A0E3 		mov	r1, #0
 1790 0038 0500A0E1 		mov	r0, r5
 1791 003c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1792              	.LVL192:
 535:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 1793              		.loc 1 535 0
 1794 0040 1C4084E2 		add	r4, r4, #28
 1795 0044 0830A0E3 		mov	r3, #8
 1796 0048 0320A0E3 		mov	r2, #3
 1797 004c 0010A0E3 		mov	r1, #0
 1798 0050 0400A0E1 		mov	r0, r4
 1799 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1800              	.LVL193:
 539:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 1801              		.loc 1 539 0
 1802 0058 8030A0E3 		mov	r3, #128
 1803 005c 0720A0E3 		mov	r2, #7
 1804 0060 0010A0E3 		mov	r1, #0
 1805 0064 0400A0E1 		mov	r0, r4
 1806 0068 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1807              	.LVL194:
 543:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 1808              		.loc 1 543 0
 1809 006c 2030A0E3 		mov	r3, #32
 1810 0070 0520A0E3 		mov	r2, #5
 1811 0074 0010A0E3 		mov	r1, #0
 1812 0078 0400A0E1 		mov	r0, r4
 1813 007c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1814              	.LVL195:
 547:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 1815              		.loc 1 547 0
 1816 0080 1030A0E3 		mov	r3, #16
 1817 0084 0420A0E3 		mov	r2, #4
 1818 0088 0010A0E3 		mov	r1, #0
 1819 008c 0400A0E1 		mov	r0, r4
 1820 0090 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1821              	.LVL196:
 551:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 1822              		.loc 1 551 0
 1823 0094 0CD08DE2 		add	sp, sp, #12
 1824              		.cfi_def_cfa_offset 12
 1825              		@ sp needed
 1826 0098 3080BDE8 		pop	{r4, r5, pc}
 1827              		.cfi_endproc
 1828              	.LFE6:
 1830              		.section	.text.R_RIIC_TransmitStart,"ax",%progbits
 1831              		.align	2
 1832              		.global	R_RIIC_TransmitStart
 1833              		.syntax unified
 1834              		.arm
 1835              		.fpu neon
 1837              	R_RIIC_TransmitStart:
 1838              	.LFB7:
 563:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit interrupt */
 1839              		.loc 1 563 0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 0
 1842              		@ frame_needed = 0, uses_anonymous_args = 0
 1843              	.LVL197:
 1844 0000 70402DE9 		push	{r4, r5, r6, lr}
 1845              		.cfi_def_cfa_offset 16
 1846              		.cfi_offset 4, -16
 1847              		.cfi_offset 5, -12
 1848              		.cfi_offset 6, -8
 1849              		.cfi_offset 14, -4
 565:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 1850              		.loc 1 565 0
 1851 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1852 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1853 000c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 1854 0010 1C4085E2 		add	r4, r5, #28
 1855 0014 8030A0E3 		mov	r3, #128
 1856 0018 0720A0E3 		mov	r2, #7
 1857 001c 0110A0E3 		mov	r1, #1
 1858 0020 0400A0E1 		mov	r0, r4
 1859              	.LVL198:
 1860 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1861              	.LVL199:
 569:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 1862              		.loc 1 569 0
 1863 0028 2030A0E3 		mov	r3, #32
 1864 002c 0520A0E3 		mov	r2, #5
 1865 0030 0110A0E3 		mov	r1, #1
 1866 0034 0400A0E1 		mov	r0, r4
 1867 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1868              	.LVL200:
 573:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 1869              		.loc 1 573 0
 1870 003c 1030A0E3 		mov	r3, #16
 1871 0040 0420A0E3 		mov	r2, #4
 1872 0044 0110A0E3 		mov	r1, #1
 1873 0048 0400A0E1 		mov	r0, r4
 1874 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1875              	.LVL201:
 577:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_ST);
 1876              		.loc 1 577 0
 1877 0050 0230A0E3 		mov	r3, #2
 1878 0054 0120A0E3 		mov	r2, #1
 1879 0058 0210A0E1 		mov	r1, r2
 1880 005c 040085E2 		add	r0, r5, #4
 1881 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1882              	.LVL202:
 1883 0064 7080BDE8 		pop	{r4, r5, r6, pc}
 1884              		.cfi_endproc
 1885              	.LFE7:
 1887              		.section	.text.R_RIIC_TransmitRestart,"ax",%progbits
 1888              		.align	2
 1889              		.global	R_RIIC_TransmitRestart
 1890              		.syntax unified
 1891              		.arm
 1892              		.fpu neon
 1894              	R_RIIC_TransmitRestart:
 1895              	.LFB8:
 593:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit interrupt */
 1896              		.loc 1 593 0
 1897              		.cfi_startproc
 1898              		@ args = 0, pretend = 0, frame = 0
 1899              		@ frame_needed = 0, uses_anonymous_args = 0
 1900              	.LVL203:
 1901 0000 70402DE9 		push	{r4, r5, r6, lr}
 1902              		.cfi_def_cfa_offset 16
 1903              		.cfi_offset 4, -16
 1904              		.cfi_offset 5, -12
 1905              		.cfi_offset 6, -8
 1906              		.cfi_offset 14, -4
 595:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 1907              		.loc 1 595 0
 1908 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1909 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1910 000c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 1911 0010 1C4085E2 		add	r4, r5, #28
 1912 0014 8030A0E3 		mov	r3, #128
 1913 0018 0720A0E3 		mov	r2, #7
 1914 001c 0110A0E3 		mov	r1, #1
 1915 0020 0400A0E1 		mov	r0, r4
 1916              	.LVL204:
 1917 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1918              	.LVL205:
 599:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 1919              		.loc 1 599 0
 1920 0028 2030A0E3 		mov	r3, #32
 1921 002c 0520A0E3 		mov	r2, #5
 1922 0030 0110A0E3 		mov	r1, #1
 1923 0034 0400A0E1 		mov	r0, r4
 1924 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1925              	.LVL206:
 603:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 1926              		.loc 1 603 0
 1927 003c 1030A0E3 		mov	r3, #16
 1928 0040 0420A0E3 		mov	r2, #4
 1929 0044 0110A0E3 		mov	r1, #1
 1930 0048 0400A0E1 		mov	r0, r4
 1931 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1932              	.LVL207:
 607:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICCR2_RS);
 1933              		.loc 1 607 0
 1934 0050 0430A0E3 		mov	r3, #4
 1935 0054 0220A0E3 		mov	r2, #2
 1936 0058 0110A0E3 		mov	r1, #1
 1937 005c 030085E0 		add	r0, r5, r3
 1938 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1939              	.LVL208:
 1940 0064 7080BDE8 		pop	{r4, r5, r6, pc}
 1941              		.cfi_endproc
 1942              	.LFE8:
 1944              		.section	.text.R_RIIC_ClearNack,"ax",%progbits
 1945              		.align	2
 1946              		.global	R_RIIC_ClearNack
 1947              		.syntax unified
 1948              		.arm
 1949              		.fpu neon
 1951              	R_RIIC_ClearNack:
 1952              	.LFB9:
 623:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* clear stop bit */
 1953              		.loc 1 623 0
 1954              		.cfi_startproc
 1955              		@ args = 0, pretend = 0, frame = 0
 1956              		@ frame_needed = 0, uses_anonymous_args = 0
 1957              	.LVL209:
 1958 0000 10402DE9 		push	{r4, lr}
 1959              		.cfi_def_cfa_offset 8
 1960              		.cfi_offset 4, -8
 1961              		.cfi_offset 14, -4
 625:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICSR2_NACKF);
 1962              		.loc 1 625 0
 1963 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1964 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1965 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 1966              	.LVL210:
 1967 0010 1030A0E3 		mov	r3, #16
 1968 0014 0420A0E3 		mov	r2, #4
 1969 0018 0010A0E3 		mov	r1, #0
 1970 001c 240080E2 		add	r0, r0, #36
 1971 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 1972              	.LVL211:
 1973 0024 1080BDE8 		pop	{r4, pc}
 1974              		.cfi_endproc
 1975              	.LFE9:
 1977              		.section	.text.R_RIIC_GetAckStatus,"ax",%progbits
 1978              		.align	2
 1979              		.global	R_RIIC_GetAckStatus
 1980              		.syntax unified
 1981              		.arm
 1982              		.fpu neon
 1984              	R_RIIC_GetAckStatus:
 1985              	.LFB10:
 642:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1986              		.loc 1 642 0
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 0
 1989              		@ frame_needed = 0, uses_anonymous_args = 0
 1990              	.LVL212:
 1991 0000 10402DE9 		push	{r4, lr}
 1992              		.cfi_def_cfa_offset 8
 1993              		.cfi_offset 4, -8
 1994              		.cfi_offset 14, -4
 646:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 1995              		.loc 1 646 0
 1996 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 1997 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 1998 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 1999              	.LVL213:
 2000 0010 1020A0E3 		mov	r2, #16
 2001 0014 0410A0E3 		mov	r1, #4
 2002 0018 240080E2 		add	r0, r0, #36
 2003 001c FEFFFFEB 		bl	RZA_IO_RegRead_32
 2004              	.LVL214:
 650:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2005              		.loc 1 650 0
 2006 0020 7000EFE6 		uxtb	r0, r0
 2007              	.LVL215:
 2008 0024 1080BDE8 		pop	{r4, pc}
 2009              		.cfi_endproc
 2010              	.LFE10:
 2012              		.section	.text.R_RIIC_TransmitAck,"ax",%progbits
 2013              		.align	2
 2014              		.global	R_RIIC_TransmitAck
 2015              		.syntax unified
 2016              		.arm
 2017              		.fpu neon
 2019              	R_RIIC_TransmitAck:
 2020              	.LFB11:
 663:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get permission of writing to ACK bit */
 2021              		.loc 1 663 0
 2022              		.cfi_startproc
 2023              		@ args = 0, pretend = 0, frame = 0
 2024              		@ frame_needed = 0, uses_anonymous_args = 0
 2025              	.LVL216:
 2026 0000 10402DE9 		push	{r4, lr}
 2027              		.cfi_def_cfa_offset 8
 2028              		.cfi_offset 4, -8
 2029              		.cfi_offset 14, -4
 665:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 2030              		.loc 1 665 0
 2031 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2032 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2033 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2034 0010 104084E2 		add	r4, r4, #16
 2035 0014 1030A0E3 		mov	r3, #16
 2036 0018 0420A0E3 		mov	r2, #4
 2037 001c 0110A0E3 		mov	r1, #1
 2038 0020 0400A0E1 		mov	r0, r4
 2039              	.LVL217:
 2040 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2041              	.LVL218:
 669:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKBT);
 2042              		.loc 1 669 0
 2043 0028 0830A0E3 		mov	r3, #8
 2044 002c 0320A0E3 		mov	r2, #3
 2045 0030 0010A0E3 		mov	r1, #0
 2046 0034 0400A0E1 		mov	r0, r4
 2047 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2048              	.LVL219:
 673:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 2049              		.loc 1 673 0
 2050 003c 1030A0E3 		mov	r3, #16
 2051 0040 0420A0E3 		mov	r2, #4
 2052 0044 0010A0E3 		mov	r1, #0
 2053 0048 0400A0E1 		mov	r0, r4
 2054 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2055              	.LVL220:
 2056 0050 1080BDE8 		pop	{r4, pc}
 2057              		.cfi_endproc
 2058              	.LFE11:
 2060              		.section	.text.R_RIIC_TransmitNack,"ax",%progbits
 2061              		.align	2
 2062              		.global	R_RIIC_TransmitNack
 2063              		.syntax unified
 2064              		.arm
 2065              		.fpu neon
 2067              	R_RIIC_TransmitNack:
 2068              	.LFB12:
 690:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* get permission of writing to NACK bit */
 2069              		.loc 1 690 0
 2070              		.cfi_startproc
 2071              		@ args = 0, pretend = 0, frame = 0
 2072              		@ frame_needed = 0, uses_anonymous_args = 0
 2073              	.LVL221:
 2074 0000 10402DE9 		push	{r4, lr}
 2075              		.cfi_def_cfa_offset 8
 2076              		.cfi_offset 4, -8
 2077              		.cfi_offset 14, -4
 692:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 2078              		.loc 1 692 0
 2079 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2080 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2081 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2082 0010 104084E2 		add	r4, r4, #16
 2083 0014 1030A0E3 		mov	r3, #16
 2084 0018 0420A0E3 		mov	r2, #4
 2085 001c 0110A0E3 		mov	r1, #1
 2086 0020 0400A0E1 		mov	r0, r4
 2087              	.LVL222:
 2088 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2089              	.LVL223:
 696:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKBT);
 2090              		.loc 1 696 0
 2091 0028 0830A0E3 		mov	r3, #8
 2092 002c 0320A0E3 		mov	r2, #3
 2093 0030 0110A0E3 		mov	r1, #1
 2094 0034 0400A0E1 		mov	r0, r4
 2095 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2096              	.LVL224:
 700:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_ACKWP);
 2097              		.loc 1 700 0
 2098 003c 1030A0E3 		mov	r3, #16
 2099 0040 0420A0E3 		mov	r2, #4
 2100 0044 0010A0E3 		mov	r1, #0
 2101 0048 0400A0E1 		mov	r0, r4
 2102 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2103              	.LVL225:
 2104 0050 1080BDE8 		pop	{r4, pc}
 2105              		.cfi_endproc
 2106              	.LFE12:
 2108              		.section	.text.R_RIIC_AssertLowHold,"ax",%progbits
 2109              		.align	2
 2110              		.global	R_RIIC_AssertLowHold
 2111              		.syntax unified
 2112              		.arm
 2113              		.fpu neon
 2115              	R_RIIC_AssertLowHold:
 2116              	.LFB13:
 717:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set wait bit */
 2117              		.loc 1 717 0
 2118              		.cfi_startproc
 2119              		@ args = 0, pretend = 0, frame = 0
 2120              		@ frame_needed = 0, uses_anonymous_args = 0
 2121              	.LVL226:
 2122 0000 10402DE9 		push	{r4, lr}
 2123              		.cfi_def_cfa_offset 8
 2124              		.cfi_offset 4, -8
 2125              		.cfi_offset 14, -4
 719:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_WAIT);
 2126              		.loc 1 719 0
 2127 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2128 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2129 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2130              	.LVL227:
 2131 0010 4030A0E3 		mov	r3, #64
 2132 0014 0620A0E3 		mov	r2, #6
 2133 0018 0110A0E3 		mov	r1, #1
 2134 001c 100080E2 		add	r0, r0, #16
 2135 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2136              	.LVL228:
 2137 0024 1080BDE8 		pop	{r4, pc}
 2138              		.cfi_endproc
 2139              	.LFE13:
 2141              		.section	.text.R_RIIC_ReleaseLowHold,"ax",%progbits
 2142              		.align	2
 2143              		.global	R_RIIC_ReleaseLowHold
 2144              		.syntax unified
 2145              		.arm
 2146              		.fpu neon
 2148              	R_RIIC_ReleaseLowHold:
 2149              	.LFB14:
 736:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* set wait bit */
 2150              		.loc 1 736 0
 2151              		.cfi_startproc
 2152              		@ args = 0, pretend = 0, frame = 0
 2153              		@ frame_needed = 0, uses_anonymous_args = 0
 2154              	.LVL229:
 2155 0000 10402DE9 		push	{r4, lr}
 2156              		.cfi_def_cfa_offset 8
 2157              		.cfi_offset 4, -8
 2158              		.cfi_offset 14, -4
 738:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICMR3_WAIT);
 2159              		.loc 1 738 0
 2160 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2161 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2162 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2163              	.LVL230:
 2164 0010 4030A0E3 		mov	r3, #64
 2165 0014 0620A0E3 		mov	r2, #6
 2166 0018 0010A0E3 		mov	r1, #0
 2167 001c 100080E2 		add	r0, r0, #16
 2168 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2169              	.LVL231:
 2170 0024 1080BDE8 		pop	{r4, pc}
 2171              		.cfi_endproc
 2172              	.LFE14:
 2174              		.section	.text.R_RIIC_EnableTransEndIntr,"ax",%progbits
 2175              		.align	2
 2176              		.global	R_RIIC_EnableTransEndIntr
 2177              		.syntax unified
 2178              		.arm
 2179              		.fpu neon
 2181              	R_RIIC_EnableTransEndIntr:
 2182              	.LFB15:
 755:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit end interrupt*/
 2183              		.loc 1 755 0
 2184              		.cfi_startproc
 2185              		@ args = 0, pretend = 0, frame = 0
 2186              		@ frame_needed = 0, uses_anonymous_args = 0
 2187              	.LVL232:
 2188 0000 10402DE9 		push	{r4, lr}
 2189              		.cfi_def_cfa_offset 8
 2190              		.cfi_offset 4, -8
 2191              		.cfi_offset 14, -4
 757:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TEIE);
 2192              		.loc 1 757 0
 2193 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2194 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2195 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2196              	.LVL233:
 2197 0010 4030A0E3 		mov	r3, #64
 2198 0014 0620A0E3 		mov	r2, #6
 2199 0018 0110A0E3 		mov	r1, #1
 2200 001c 1C0080E2 		add	r0, r0, #28
 2201 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2202              	.LVL234:
 2203 0024 1080BDE8 		pop	{r4, pc}
 2204              		.cfi_endproc
 2205              	.LFE15:
 2207              		.section	.text.R_RIIC_DisableTransEndIntr,"ax",%progbits
 2208              		.align	2
 2209              		.global	R_RIIC_DisableTransEndIntr
 2210              		.syntax unified
 2211              		.arm
 2212              		.fpu neon
 2214              	R_RIIC_DisableTransEndIntr:
 2215              	.LFB16:
 774:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* enable transmit end interrupt*/
 2216              		.loc 1 774 0
 2217              		.cfi_startproc
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 2220              	.LVL235:
 2221 0000 10402DE9 		push	{r4, lr}
 2222              		.cfi_def_cfa_offset 8
 2223              		.cfi_offset 4, -8
 2224              		.cfi_offset 14, -4
 776:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TEIE);
 2225              		.loc 1 776 0
 2226 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2227 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2228 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2229              	.LVL236:
 2230 0010 4030A0E3 		mov	r3, #64
 2231 0014 0620A0E3 		mov	r2, #6
 2232 0018 0010A0E3 		mov	r1, #0
 2233 001c 1C0080E2 		add	r0, r0, #28
 2234 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2235              	.LVL237:
 2236 0024 1080BDE8 		pop	{r4, pc}
 2237              		.cfi_endproc
 2238              	.LFE16:
 2240              		.section	.text.R_RIIC_WriteByte,"ax",%progbits
 2241              		.align	2
 2242              		.global	R_RIIC_WriteByte
 2243              		.syntax unified
 2244              		.arm
 2245              		.fpu neon
 2247              	R_RIIC_WriteByte:
 2248              	.LFB17:
 794:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* write data */
 2249              		.loc 1 794 0
 2250              		.cfi_startproc
 2251              		@ args = 0, pretend = 0, frame = 0
 2252              		@ frame_needed = 0, uses_anonymous_args = 0
 2253              	.LVL238:
 2254 0000 10402DE9 		push	{r4, lr}
 2255              		.cfi_def_cfa_offset 8
 2256              		.cfi_offset 4, -8
 2257              		.cfi_offset 14, -4
 796:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICDRT_DRT);
 2258              		.loc 1 796 0
 2259 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2260 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2261 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2262              	.LVL239:
 2263 0010 FF30A0E3 		mov	r3, #255
 2264 0014 0020A0E3 		mov	r2, #0
 2265 0018 3C0080E2 		add	r0, r0, #60
 2266 001c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2267              	.LVL240:
 2268 0020 1080BDE8 		pop	{r4, pc}
 2269              		.cfi_endproc
 2270              	.LFE17:
 2272              		.section	.text.R_RIIC_ReadByte,"ax",%progbits
 2273              		.align	2
 2274              		.global	R_RIIC_ReadByte
 2275              		.syntax unified
 2276              		.arm
 2277              		.fpu neon
 2279              	R_RIIC_ReadByte:
 2280              	.LFB18:
 813:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t read_data;
 2281              		.loc 1 813 0
 2282              		.cfi_startproc
 2283              		@ args = 0, pretend = 0, frame = 0
 2284              		@ frame_needed = 0, uses_anonymous_args = 0
 2285              	.LVL241:
 2286 0000 10402DE9 		push	{r4, lr}
 2287              		.cfi_def_cfa_offset 8
 2288              		.cfi_offset 4, -8
 2289              		.cfi_offset 14, -4
 817:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 2290              		.loc 1 817 0
 2291 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2292 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2293 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2294              	.LVL242:
 2295 0010 FF20A0E3 		mov	r2, #255
 2296 0014 0010A0E3 		mov	r1, #0
 2297 0018 400080E2 		add	r0, r0, #64
 2298 001c FEFFFFEB 		bl	RZA_IO_RegRead_32
 2299              	.LVL243:
 821:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2300              		.loc 1 821 0
 2301 0020 7000EFE6 		uxtb	r0, r0
 2302              	.LVL244:
 2303 0024 1080BDE8 		pop	{r4, pc}
 2304              		.cfi_endproc
 2305              	.LFE18:
 2307              		.section	.text.R_RIIC_IsBusBusy,"ax",%progbits
 2308              		.align	2
 2309              		.global	R_RIIC_IsBusBusy
 2310              		.syntax unified
 2311              		.arm
 2312              		.fpu neon
 2314              	R_RIIC_IsBusBusy:
 2315              	.LFB19:
 834:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t busy_stat;
 2316              		.loc 1 834 0
 2317              		.cfi_startproc
 2318              		@ args = 0, pretend = 0, frame = 0
 2319              		@ frame_needed = 0, uses_anonymous_args = 0
 2320              	.LVL245:
 2321 0000 10402DE9 		push	{r4, lr}
 2322              		.cfi_def_cfa_offset 8
 2323              		.cfi_offset 4, -8
 2324              		.cfi_offset 14, -4
 838:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 2325              		.loc 1 838 0
 2326 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2327 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2328 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2329              	.LVL246:
 2330 0010 8020A0E3 		mov	r2, #128
 2331 0014 0710A0E3 		mov	r1, #7
 2332 0018 040080E2 		add	r0, r0, #4
 2333 001c FEFFFFEB 		bl	RZA_IO_RegRead_32
 2334              	.LVL247:
 842:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2335              		.loc 1 842 0
 2336 0020 7000EFE6 		uxtb	r0, r0
 2337              	.LVL248:
 2338 0024 1080BDE8 		pop	{r4, pc}
 2339              		.cfi_endproc
 2340              	.LFE19:
 2342              		.section	.text.R_RIIC_IsStopAsserted,"ax",%progbits
 2343              		.align	2
 2344              		.global	R_RIIC_IsStopAsserted
 2345              		.syntax unified
 2346              		.arm
 2347              		.fpu neon
 2349              	R_RIIC_IsStopAsserted:
 2350              	.LFB20:
 857:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t stop_stat;
 2351              		.loc 1 857 0
 2352              		.cfi_startproc
 2353              		@ args = 0, pretend = 0, frame = 0
 2354              		@ frame_needed = 0, uses_anonymous_args = 0
 2355              	.LVL249:
 2356 0000 10402DE9 		push	{r4, lr}
 2357              		.cfi_def_cfa_offset 8
 2358              		.cfi_offset 4, -8
 2359              		.cfi_offset 14, -4
 861:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 2360              		.loc 1 861 0
 2361 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2362 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2363 000c 000193E7 		ldr	r0, [r3, r0, lsl #2]
 2364              	.LVL250:
 2365 0010 0820A0E3 		mov	r2, #8
 2366 0014 0310A0E3 		mov	r1, #3
 2367 0018 240080E2 		add	r0, r0, #36
 2368 001c FEFFFFEB 		bl	RZA_IO_RegRead_32
 2369              	.LVL251:
 865:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2370              		.loc 1 865 0
 2371 0020 7000EFE6 		uxtb	r0, r0
 2372              	.LVL252:
 2373 0024 1080BDE8 		pop	{r4, pc}
 2374              		.cfi_endproc
 2375              	.LFE20:
 2377              		.section	.text.R_RIIC_WaitSlaveAddr,"ax",%progbits
 2378              		.align	2
 2379              		.global	R_RIIC_WaitSlaveAddr
 2380              		.syntax unified
 2381              		.arm
 2382              		.fpu neon
 2384              	R_RIIC_WaitSlaveAddr:
 2385              	.LFB21:
 881:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_MODE_MASTER == gs_riic_config[channel].riic_mode)
 2386              		.loc 1 881 0
 2387              		.cfi_startproc
 2388              		@ args = 0, pretend = 0, frame = 0
 2389              		@ frame_needed = 0, uses_anonymous_args = 0
 2390              	.LVL253:
 882:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 2391              		.loc 1 882 0
 2392 0000 002000E3 		movw	r2, #:lower16:.LANCHOR6
 2393 0004 002040E3 		movt	r2, #:upper16:.LANCHOR6
 2394 0008 3430A0E3 		mov	r3, #52
 2395 000c 930003E0 		mul	r3, r3, r0
 2396 0010 0330D2E7 		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2397 0014 000053E3 		cmp	r3, #0
 2398 0018 1A00000A 		beq	.L123
 881:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     if (RIIC_MODE_MASTER == gs_riic_config[channel].riic_mode)
 2399              		.loc 1 881 0
 2400 001c 10402DE9 		push	{r4, lr}
 2401              		.cfi_def_cfa_offset 8
 2402              		.cfi_offset 4, -8
 2403              		.cfi_offset 14, -4
 888:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_RIE);
 2404              		.loc 1 888 0
 2405 0020 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2406 0024 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2407 0028 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2408 002c 1C4084E2 		add	r4, r4, #28
 2409 0030 2030A0E3 		mov	r3, #32
 2410 0034 0520A0E3 		mov	r2, #5
 2411 0038 0110A0E3 		mov	r1, #1
 2412 003c 0400A0E1 		mov	r0, r4
 2413              	.LVL254:
 2414 0040 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2415              	.LVL255:
 892:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TIE);
 2416              		.loc 1 892 0
 2417 0044 8030A0E3 		mov	r3, #128
 2418 0048 0720A0E3 		mov	r2, #7
 2419 004c 0110A0E3 		mov	r1, #1
 2420 0050 0400A0E1 		mov	r0, r4
 2421 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2422              	.LVL256:
 896:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_NAKIE);
 2423              		.loc 1 896 0
 2424 0058 1030A0E3 		mov	r3, #16
 2425 005c 0420A0E3 		mov	r2, #4
 2426 0060 0110A0E3 		mov	r1, #1
 2427 0064 0400A0E1 		mov	r0, r4
 2428 0068 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2429              	.LVL257:
 900:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_SPIE);
 2430              		.loc 1 900 0
 2431 006c 0830A0E3 		mov	r3, #8
 2432 0070 0320A0E3 		mov	r2, #3
 2433 0074 0110A0E3 		mov	r1, #1
 2434 0078 0400A0E1 		mov	r0, r4
 2435 007c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2436              	.LVL258:
 903:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** }
 2437              		.loc 1 903 0
 2438 0080 0000A0E3 		mov	r0, #0
 2439 0084 1080BDE8 		pop	{r4, pc}
 2440              	.LVL259:
 2441              	.L123:
 2442              		.cfi_def_cfa_offset 0
 2443              		.cfi_restore 4
 2444              		.cfi_restore 14
 884:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 2445              		.loc 1 884 0
 2446 0088 0000E0E3 		mvn	r0, #0
 2447              	.LVL260:
 2448 008c 1EFF2FE1 		bx	lr
 2449              		.cfi_endproc
 2450              	.LFE21:
 2452              		.section	.text.R_RIIC_DetectTimeoutStart,"ax",%progbits
 2453              		.align	2
 2454              		.global	R_RIIC_DetectTimeoutStart
 2455              		.syntax unified
 2456              		.arm
 2457              		.fpu neon
 2459              	R_RIIC_DetectTimeoutStart:
 2460              	.LFB22:
 916:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* start timer */
 2461              		.loc 1 916 0
 2462              		.cfi_startproc
 2463              		@ args = 0, pretend = 0, frame = 0
 2464              		@ frame_needed = 0, uses_anonymous_args = 0
 2465              	.LVL261:
 2466 0000 10402DE9 		push	{r4, lr}
 2467              		.cfi_def_cfa_offset 8
 2468              		.cfi_offset 4, -8
 2469              		.cfi_offset 14, -4
 918:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_TMOE);
 2470              		.loc 1 918 0
 2471 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2472 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2473 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2474 0010 0130A0E3 		mov	r3, #1
 2475 0014 0020A0E3 		mov	r2, #0
 2476 0018 0310A0E1 		mov	r1, r3
 2477 001c 140084E2 		add	r0, r4, #20
 2478              	.LVL262:
 2479 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2480              	.LVL263:
 922:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TMOIE);
 2481              		.loc 1 922 0
 2482 0024 0130A0E3 		mov	r3, #1
 2483 0028 0020A0E3 		mov	r2, #0
 2484 002c 0310A0E1 		mov	r1, r3
 2485 0030 1C0084E2 		add	r0, r4, #28
 2486 0034 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2487              	.LVL264:
 2488 0038 1080BDE8 		pop	{r4, pc}
 2489              		.cfi_endproc
 2490              	.LFE22:
 2492              		.section	.text.R_RIIC_DetectTimeoutStop,"ax",%progbits
 2493              		.align	2
 2494              		.global	R_RIIC_DetectTimeoutStop
 2495              		.syntax unified
 2496              		.arm
 2497              		.fpu neon
 2499              	R_RIIC_DetectTimeoutStop:
 2500              	.LFB23:
 938:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* disable timer interrupt */
 2501              		.loc 1 938 0
 2502              		.cfi_startproc
 2503              		@ args = 0, pretend = 0, frame = 0
 2504              		@ frame_needed = 0, uses_anonymous_args = 0
 2505              	.LVL265:
 2506 0000 10402DE9 		push	{r4, lr}
 2507              		.cfi_def_cfa_offset 8
 2508              		.cfi_offset 4, -8
 2509              		.cfi_offset 14, -4
 940:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_TMOIE);
 2510              		.loc 1 940 0
 2511 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2512 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2513 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2514 0010 0130A0E3 		mov	r3, #1
 2515 0014 0020A0E3 		mov	r2, #0
 2516 0018 0210A0E1 		mov	r1, r2
 2517 001c 1C0084E2 		add	r0, r4, #28
 2518              	.LVL266:
 2519 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2520              	.LVL267:
 944:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_TMOE);
 2521              		.loc 1 944 0
 2522 0024 0130A0E3 		mov	r3, #1
 2523 0028 0020A0E3 		mov	r2, #0
 2524 002c 0210A0E1 		mov	r1, r2
 2525 0030 140084E2 		add	r0, r4, #20
 2526 0034 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2527              	.LVL268:
 2528 0038 1080BDE8 		pop	{r4, pc}
 2529              		.cfi_endproc
 2530              	.LFE23:
 2532              		.section	.text.R_RIIC_DetectArbitrationStart,"ax",%progbits
 2533              		.align	2
 2534              		.global	R_RIIC_DetectArbitrationStart
 2535              		.syntax unified
 2536              		.arm
 2537              		.fpu neon
 2539              	R_RIIC_DetectArbitrationStart:
 2540              	.LFB24:
 961:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 2541              		.loc 1 961 0
 2542              		.cfi_startproc
 2543              		@ args = 0, pretend = 0, frame = 0
 2544              		@ frame_needed = 0, uses_anonymous_args = 0
 2545              	.LVL269:
 2546 0000 70402DE9 		push	{r4, r5, r6, lr}
 2547              		.cfi_def_cfa_offset 16
 2548              		.cfi_offset 4, -16
 2549              		.cfi_offset 5, -12
 2550              		.cfi_offset 6, -8
 2551              		.cfi_offset 14, -4
 963:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_MALE);
 2552              		.loc 1 963 0
 2553 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2554 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2555 000c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 2556 0010 144085E2 		add	r4, r5, #20
 2557 0014 0230A0E3 		mov	r3, #2
 2558 0018 0120A0E3 		mov	r2, #1
 2559 001c 0210A0E1 		mov	r1, r2
 2560 0020 0400A0E1 		mov	r0, r4
 2561              	.LVL270:
 2562 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2563              	.LVL271:
 967:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_NALE);
 2564              		.loc 1 967 0
 2565 0028 0430A0E3 		mov	r3, #4
 2566 002c 0220A0E3 		mov	r2, #2
 2567 0030 0110A0E3 		mov	r1, #1
 2568 0034 0400A0E1 		mov	r0, r4
 2569 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2570              	.LVL272:
 971:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_SALE);
 2571              		.loc 1 971 0
 2572 003c 0830A0E3 		mov	r3, #8
 2573 0040 0320A0E3 		mov	r2, #3
 2574 0044 0110A0E3 		mov	r1, #1
 2575 0048 0400A0E1 		mov	r0, r4
 2576 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2577              	.LVL273:
 975:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_ALIE);
 2578              		.loc 1 975 0
 2579 0050 0230A0E3 		mov	r3, #2
 2580 0054 0120A0E3 		mov	r2, #1
 2581 0058 0210A0E1 		mov	r1, r2
 2582 005c 1C0085E2 		add	r0, r5, #28
 2583 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2584              	.LVL274:
 2585 0064 7080BDE8 		pop	{r4, r5, r6, pc}
 2586              		.cfi_endproc
 2587              	.LFE24:
 2589              		.section	.text.R_RIIC_DetectArbitrationStop,"ax",%progbits
 2590              		.align	2
 2591              		.global	R_RIIC_DetectArbitrationStop
 2592              		.syntax unified
 2593              		.arm
 2594              		.fpu neon
 2596              	R_RIIC_DetectArbitrationStop:
 2597              	.LFB25:
 992:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     /* cast to volatile uint32_t pointer */
 2598              		.loc 1 992 0
 2599              		.cfi_startproc
 2600              		@ args = 0, pretend = 0, frame = 0
 2601              		@ frame_needed = 0, uses_anonymous_args = 0
 2602              	.LVL275:
 2603 0000 10402DE9 		push	{r4, lr}
 2604              		.cfi_def_cfa_offset 8
 2605              		.cfi_offset 4, -8
 2606              		.cfi_offset 14, -4
 994:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICIER_ALIE);
 2607              		.loc 1 994 0
 2608 0004 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2609 0008 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2610 000c 004193E7 		ldr	r4, [r3, r0, lsl #2]
 2611 0010 0230A0E3 		mov	r3, #2
 2612 0014 0120A0E3 		mov	r2, #1
 2613 0018 0010A0E3 		mov	r1, #0
 2614 001c 1C0084E2 		add	r0, r4, #28
 2615              	.LVL276:
 2616 0020 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2617              	.LVL277:
 998:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_MALE);
 2618              		.loc 1 998 0
 2619 0024 144084E2 		add	r4, r4, #20
 2620 0028 0230A0E3 		mov	r3, #2
 2621 002c 0120A0E3 		mov	r2, #1
 2622 0030 0010A0E3 		mov	r1, #0
 2623 0034 0400A0E1 		mov	r0, r4
 2624 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2625              	.LVL278:
1002:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_NALE);
 2626              		.loc 1 1002 0
 2627 003c 0430A0E3 		mov	r3, #4
 2628 0040 0220A0E3 		mov	r2, #2
 2629 0044 0010A0E3 		mov	r1, #0
 2630 0048 0400A0E1 		mov	r0, r4
 2631 004c FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2632              	.LVL279:
1006:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     RIIC_ICFER_SALE);
 2633              		.loc 1 1006 0
 2634 0050 0830A0E3 		mov	r3, #8
 2635 0054 0320A0E3 		mov	r2, #3
 2636 0058 0010A0E3 		mov	r1, #0
 2637 005c 0400A0E1 		mov	r0, r4
 2638 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_32
 2639              	.LVL280:
 2640 0064 1080BDE8 		pop	{r4, pc}
 2641              		.cfi_endproc
 2642              	.LFE25:
 2644              		.section	.text.R_RIIC_GetSlaveAddrNum,"ax",%progbits
 2645              		.align	2
 2646              		.global	R_RIIC_GetSlaveAddrNum
 2647              		.syntax unified
 2648              		.arm
 2649              		.fpu neon
 2651              	R_RIIC_GetSlaveAddrNum:
 2652              	.LFB26:
1027:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     uint32_t detect_stat = 0;
 2653              		.loc 1 1027 0
 2654              		.cfi_startproc
 2655              		@ args = 0, pretend = 0, frame = 0
 2656              		@ frame_needed = 0, uses_anonymous_args = 0
 2657              	.LVL281:
 2658 0000 70402DE9 		push	{r4, r5, r6, lr}
 2659              		.cfi_def_cfa_offset 16
 2660              		.cfi_offset 4, -16
 2661              		.cfi_offset 5, -12
 2662              		.cfi_offset 6, -8
 2663              		.cfi_offset 14, -4
 2664 0004 0050A0E1 		mov	r5, r0
 2665              	.LVL282:
1029:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 2666              		.loc 1 1029 0
 2667 0008 0040A0E3 		mov	r4, #0
 2668              	.LVL283:
 2669              	.L137:
1032:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 2670              		.loc 1 1032 0
 2671 000c 020054E3 		cmp	r4, #2
 2672 0010 0B00008A 		bhi	.L138
1034:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         if (0 != detect_stat)
 2673              		.loc 1 1034 0
 2674 0014 003000E3 		movw	r3, #:lower16:.LANCHOR3
 2675 0018 003040E3 		movt	r3, #:upper16:.LANCHOR3
 2676 001c 050193E7 		ldr	r0, [r3, r5, lsl #2]
 2677 0020 0120A0E3 		mov	r2, #1
 2678 0024 1224A0E1 		lsl	r2, r2, r4
 2679 0028 0010A0E3 		mov	r1, #0
 2680 002c 200080E2 		add	r0, r0, #32
 2681 0030 FEFFFFEB 		bl	RZA_IO_RegRead_32
 2682              	.LVL284:
1035:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****         {
 2683              		.loc 1 1035 0
 2684 0034 000050E3 		cmp	r0, #0
1039:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 2685              		.loc 1 1039 0
 2686 0038 01408402 		addeq	r4, r4, #1
 2687              	.LVL285:
 2688 003c 7440EF06 		uxtbeq	r4, r4
 2689              	.LVL286:
 2690 0040 F1FFFF0A 		beq	.L137
 2691              	.LVL287:
 2692              	.L138:
1042:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     {
 2693              		.loc 1 1042 0
 2694 0044 030054E3 		cmp	r4, #3
 2695 0048 0100000A 		beq	.L142
 2696              	.LVL288:
 2697              	.L140:
1048:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2698              		.loc 1 1048 0
 2699 004c 0400A0E1 		mov	r0, r4
 2700 0050 7080BDE8 		pop	{r4, r5, r6, pc}
 2701              	.LVL289:
 2702              	.L142:
1044:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     }
 2703              		.loc 1 1044 0
 2704 0054 FF40A0E3 		mov	r4, #255
 2705              	.LVL290:
 2706 0058 FBFFFFEA 		b	.L140
 2707              		.cfi_endproc
 2708              	.LFE26:
 2710              		.section	.text.R_RIIC_GetVersion,"ax",%progbits
 2711              		.align	2
 2712              		.global	R_RIIC_GetVersion
 2713              		.syntax unified
 2714              		.arm
 2715              		.fpu neon
 2717              	R_RIIC_GetVersion:
 2718              	.LFB27:
1060:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.p_szdriver_name = STDIO_RIIC_RZ_LLD_DRV_NAME;
 2719              		.loc 1 1060 0
 2720              		.cfi_startproc
 2721              		@ args = 0, pretend = 0, frame = 0
 2722              		@ frame_needed = 0, uses_anonymous_args = 0
 2723              		@ link register save eliminated.
 2724              	.LVL291:
 2725 0000 0030A0E1 		mov	r3, r0
1061:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.version.sub.major = STDIO_RIIC_RZ_LLD_VERSION_MAJOR;
 2726              		.loc 1 1061 0
 2727 0004 002000E3 		movw	r2, #:lower16:.LC0
 2728 0008 002040E3 		movt	r2, #:upper16:.LC0
 2729 000c 142080E5 		str	r2, [r0, #20]
1062:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.version.sub.minor = STDIO_RIIC_RZ_LLD_VERSION_MINOR;
 2730              		.loc 1 1062 0
 2731 0010 0120A0E3 		mov	r2, #1
 2732 0014 BE20C0E1 		strh	r2, [r0, #14]	@ movhi
1063:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c ****     pVerInfo->lld.build = STDIO_RIIC_RZ_LLD_BUILD_NUM;
 2733              		.loc 1 1063 0
 2734 0018 0420A0E3 		mov	r2, #4
 2735 001c BC20C0E1 		strh	r2, [r0, #12]	@ movhi
1064:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** 
 2736              		.loc 1 1064 0
 2737 0020 0000A0E3 		mov	r0, #0
 2738              	.LVL292:
 2739 0024 100083E5 		str	r0, [r3, #16]
1067:../generate/sc_drivers/r_riic/src/lld/r_rza2_riic_lld.c **** /******************************************************************************
 2740              		.loc 1 1067 0
 2741 0028 1EFF2FE1 		bx	lr
 2742              		.cfi_endproc
 2743              	.LFE27:
 2745              		.section	.bss.gs_board_pclk,"aw",%nobits
 2746              		.align	2
 2747              		.set	.LANCHOR7,. + 0
 2750              	gs_board_pclk:
 2751 0000 00000000 		.space	4
 2752              		.section	.bss.gs_riic_config,"aw",%nobits
 2753              		.align	2
 2754              		.set	.LANCHOR6,. + 0
 2757              	gs_riic_config:
 2758 0000 00000000 		.space	208
 2758      00000000 
 2758      00000000 
 2758      00000000 
 2758      00000000 
 2759              		.section	.rodata.GPIO_SC_TABLE_riic2,"a",%progbits
 2760              		.align	2
 2763              	GPIO_SC_TABLE_riic2:
 2764 0000 040D     		.short	3332
 2765 0002 07       		.byte	7
 2766 0003 01       		.byte	1
 2767 0004 05       		.byte	5
 2768 0005 00       		.space	1
 2769 0006 050D     		.short	3333
 2770 0008 07       		.byte	7
 2771 0009 01       		.byte	1
 2772 000a 05       		.byte	5
 2773 000b 00       		.space	1
 2774              		.section	.rodata.GPIO_SC_TABLE_riic3,"a",%progbits
 2775              		.align	2
 2778              	GPIO_SC_TABLE_riic3:
 2779 0000 060D     		.short	3334
 2780 0002 07       		.byte	7
 2781 0003 01       		.byte	1
 2782 0004 05       		.byte	5
 2783 0005 00       		.space	1
 2784 0006 070D     		.short	3335
 2785 0008 07       		.byte	7
 2786 0009 01       		.byte	1
 2787 000a 05       		.byte	5
 2788 000b 00       		.space	1
 2789              		.section	.rodata.RIIC_SC_TABLE,"a",%progbits
 2790              		.align	2
 2791              		.set	.LANCHOR5,. + 0
 2794              	RIIC_SC_TABLE:
 2795 0000 02000000 		.word	2
 2796 0004 00       		.byte	0
 2797 0005 000000   		.space	3
 2798 0008 01000000 		.word	1
 2799 000c 00000000 		.word	0
 2800 0010 00000000 		.word	0
 2801 0014 0100     		.short	1
 2802 0016 0100     		.short	1
 2803 0018 0100     		.short	1
 2804 001a 00       		.byte	0
 2805 001b 00       		.byte	0
 2806 001c 00       		.byte	0
 2807 001d 00       		.byte	0
 2808 001e 04       		.byte	4
 2809 001f 00       		.space	1
 2810 0020 00000000 		.word	0
 2811 0024 00000000 		.word	0
 2812 0028 00       		.byte	0
 2813 0029 00       		.byte	0
 2814 002a 00       		.byte	0
 2815 002b 00       		.space	1
 2816 002c 00000000 		.word	0
 2817 0030 09       		.byte	9
 2818 0031 09       		.byte	9
 2819 0032 09       		.byte	9
 2820 0033 09       		.byte	9
 2821 0034 09       		.byte	9
 2822 0035 09       		.byte	9
 2823 0036 09       		.byte	9
 2824 0037 09       		.byte	9
 2825 0038 00000000 		.word	GPIO_SC_TABLE_riic2
 2826 003c 02000000 		.word	2
 2827 0040 00000000 		.space	4
 2828 0044 03000000 		.word	3
 2829 0048 00       		.byte	0
 2830 0049 000000   		.space	3
 2831 004c 01000000 		.word	1
 2832 0050 00000000 		.word	0
 2833 0054 00000000 		.word	0
 2834 0058 0100     		.short	1
 2835 005a 0100     		.short	1
 2836 005c 0100     		.short	1
 2837 005e 00       		.byte	0
 2838 005f 00       		.byte	0
 2839 0060 00       		.byte	0
 2840 0061 00       		.byte	0
 2841 0062 04       		.byte	4
 2842 0063 00       		.space	1
 2843 0064 00000000 		.word	0
 2844 0068 00000000 		.word	0
 2845 006c 00       		.byte	0
 2846 006d 00       		.byte	0
 2847 006e 00       		.byte	0
 2848 006f 00       		.space	1
 2849 0070 00000000 		.word	0
 2850 0074 09       		.byte	9
 2851 0075 09       		.byte	9
 2852 0076 09       		.byte	9
 2853 0077 09       		.byte	9
 2854 0078 09       		.byte	9
 2855 0079 09       		.byte	9
 2856 007a 09       		.byte	9
 2857 007b 09       		.byte	9
 2858 007c 00000000 		.word	GPIO_SC_TABLE_riic3
 2859 0080 02000000 		.word	2
 2860 0084 00000000 		.space	4
 2861              		.section	.rodata.R_RIIC_GetVersion.str1.4,"aMS",%progbits,1
 2862              		.align	2
 2863              	.LC0:
 2864 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M RIIC\000"
 2864      45424B5F 
 2864      525A4132 
 2864      4D205249 
 2864      494300
 2865              		.section	.rodata.gs_noise_filter_nf_table,"a",%progbits
 2866              		.align	2
 2867              		.set	.LANCHOR4,. + 0
 2870              	gs_noise_filter_nf_table:
 2871 0000 00000000 		.word	0
 2872 0004 00000000 		.word	0
 2873 0008 01000000 		.word	1
 2874 000c 02000000 		.word	2
 2875 0010 03000000 		.word	3
 2876              		.section	.rodata.gs_riic_clk_base_param_55m,"a",%progbits
 2877              		.align	2
 2878              		.set	.LANCHOR2,. + 0
 2881              	gs_riic_clk_base_param_55m:
 2882 0000 04       		.byte	4
 2883 0001 000000   		.space	3
 2884 0004 03000000 		.word	3
 2885 0008 1C000000 		.word	28
 2886 000c 04       		.byte	4
 2887 000d 000000   		.space	3
 2888 0010 06000000 		.word	6
 2889 0014 19000000 		.word	25
 2890 0018 04       		.byte	4
 2891 0019 000000   		.space	3
 2892 001c 09000000 		.word	9
 2893 0020 16000000 		.word	22
 2894 0024 04       		.byte	4
 2895 0025 000000   		.space	3
 2896 0028 0C000000 		.word	12
 2897 002c 13000000 		.word	19
 2898 0030 04       		.byte	4
 2899 0031 000000   		.space	3
 2900 0034 0F000000 		.word	15
 2901 0038 10000000 		.word	16
 2902 003c 04       		.byte	4
 2903 003d 000000   		.space	3
 2904 0040 13000000 		.word	19
 2905 0044 0C000000 		.word	12
 2906 0048 04       		.byte	4
 2907 0049 000000   		.space	3
 2908 004c 16000000 		.word	22
 2909 0050 09000000 		.word	9
 2910 0054 04       		.byte	4
 2911 0055 000000   		.space	3
 2912 0058 19000000 		.word	25
 2913 005c 06000000 		.word	6
 2914 0060 04       		.byte	4
 2915 0061 000000   		.space	3
 2916 0064 1C000000 		.word	28
 2917 0068 03000000 		.word	3
 2918 006c 02       		.byte	2
 2919 006d 000000   		.space	3
 2920 0070 03000000 		.word	3
 2921 0074 1C000000 		.word	28
 2922 0078 02       		.byte	2
 2923 0079 000000   		.space	3
 2924 007c 06000000 		.word	6
 2925 0080 19000000 		.word	25
 2926 0084 02       		.byte	2
 2927 0085 000000   		.space	3
 2928 0088 09000000 		.word	9
 2929 008c 16000000 		.word	22
 2930 0090 02       		.byte	2
 2931 0091 000000   		.space	3
 2932 0094 0C000000 		.word	12
 2933 0098 13000000 		.word	19
 2934 009c 02       		.byte	2
 2935 009d 000000   		.space	3
 2936 00a0 0F000000 		.word	15
 2937 00a4 10000000 		.word	16
 2938 00a8 02       		.byte	2
 2939 00a9 000000   		.space	3
 2940 00ac 13000000 		.word	19
 2941 00b0 0C000000 		.word	12
 2942 00b4 02       		.byte	2
 2943 00b5 000000   		.space	3
 2944 00b8 16000000 		.word	22
 2945 00bc 09000000 		.word	9
 2946 00c0 02       		.byte	2
 2947 00c1 000000   		.space	3
 2948 00c4 19000000 		.word	25
 2949 00c8 06000000 		.word	6
 2950 00cc 02       		.byte	2
 2951 00cd 000000   		.space	3
 2952 00d0 1C000000 		.word	28
 2953 00d4 03000000 		.word	3
 2954 00d8 01       		.byte	1
 2955 00d9 000000   		.space	3
 2956 00dc 02000000 		.word	2
 2957 00e0 14000000 		.word	20
 2958 00e4 01       		.byte	1
 2959 00e5 000000   		.space	3
 2960 00e8 04000000 		.word	4
 2961 00ec 12000000 		.word	18
 2962 00f0 01       		.byte	1
 2963 00f1 000000   		.space	3
 2964 00f4 07000000 		.word	7
 2965 00f8 0F000000 		.word	15
 2966 00fc 01       		.byte	1
 2967 00fd 000000   		.space	3
 2968 0100 09000000 		.word	9
 2969 0104 0D000000 		.word	13
 2970 0108 01       		.byte	1
 2971 0109 000000   		.space	3
 2972 010c 0B000000 		.word	11
 2973 0110 0B000000 		.word	11
 2974 0114 01       		.byte	1
 2975 0115 000000   		.space	3
 2976 0118 0D000000 		.word	13
 2977 011c 09000000 		.word	9
 2978 0120 01       		.byte	1
 2979 0121 000000   		.space	3
 2980 0124 0F000000 		.word	15
 2981 0128 07000000 		.word	7
 2982 012c 01       		.byte	1
 2983 012d 000000   		.space	3
 2984 0130 12000000 		.word	18
 2985 0134 04000000 		.word	4
 2986 0138 01       		.byte	1
 2987 0139 000000   		.space	3
 2988 013c 14000000 		.word	20
 2989 0140 02000000 		.word	2
 2990              		.section	.rodata.gs_riic_clk_base_param_60m,"a",%progbits
 2991              		.align	2
 2992              		.set	.LANCHOR1,. + 0
 2995              	gs_riic_clk_base_param_60m:
 2996 0000 04       		.byte	4
 2997 0001 000000   		.space	3
 2998 0004 03000000 		.word	3
 2999 0008 1F000000 		.word	31
 3000 000c 04       		.byte	4
 3001 000d 000000   		.space	3
 3002 0010 07000000 		.word	7
 3003 0014 1B000000 		.word	27
 3004 0018 04       		.byte	4
 3005 0019 000000   		.space	3
 3006 001c 0A000000 		.word	10
 3007 0020 18000000 		.word	24
 3008 0024 04       		.byte	4
 3009 0025 000000   		.space	3
 3010 0028 0D000000 		.word	13
 3011 002c 15000000 		.word	21
 3012 0030 04       		.byte	4
 3013 0031 000000   		.space	3
 3014 0034 11000000 		.word	17
 3015 0038 11000000 		.word	17
 3016 003c 04       		.byte	4
 3017 003d 000000   		.space	3
 3018 0040 15000000 		.word	21
 3019 0044 0D000000 		.word	13
 3020 0048 04       		.byte	4
 3021 0049 000000   		.space	3
 3022 004c 18000000 		.word	24
 3023 0050 0A000000 		.word	10
 3024 0054 04       		.byte	4
 3025 0055 000000   		.space	3
 3026 0058 1B000000 		.word	27
 3027 005c 07000000 		.word	7
 3028 0060 04       		.byte	4
 3029 0061 000000   		.space	3
 3030 0064 1F000000 		.word	31
 3031 0068 03000000 		.word	3
 3032 006c 02       		.byte	2
 3033 006d 000000   		.space	3
 3034 0070 03000000 		.word	3
 3035 0074 1F000000 		.word	31
 3036 0078 02       		.byte	2
 3037 0079 000000   		.space	3
 3038 007c 07000000 		.word	7
 3039 0080 1B000000 		.word	27
 3040 0084 02       		.byte	2
 3041 0085 000000   		.space	3
 3042 0088 0A000000 		.word	10
 3043 008c 18000000 		.word	24
 3044 0090 02       		.byte	2
 3045 0091 000000   		.space	3
 3046 0094 0D000000 		.word	13
 3047 0098 15000000 		.word	21
 3048 009c 02       		.byte	2
 3049 009d 000000   		.space	3
 3050 00a0 11000000 		.word	17
 3051 00a4 11000000 		.word	17
 3052 00a8 02       		.byte	2
 3053 00a9 000000   		.space	3
 3054 00ac 15000000 		.word	21
 3055 00b0 0D000000 		.word	13
 3056 00b4 02       		.byte	2
 3057 00b5 000000   		.space	3
 3058 00b8 18000000 		.word	24
 3059 00bc 0A000000 		.word	10
 3060 00c0 02       		.byte	2
 3061 00c1 000000   		.space	3
 3062 00c4 1B000000 		.word	27
 3063 00c8 07000000 		.word	7
 3064 00cc 02       		.byte	2
 3065 00cd 000000   		.space	3
 3066 00d0 1F000000 		.word	31
 3067 00d4 03000000 		.word	3
 3068 00d8 01       		.byte	1
 3069 00d9 000000   		.space	3
 3070 00dc 02000000 		.word	2
 3071 00e0 16000000 		.word	22
 3072 00e4 01       		.byte	1
 3073 00e5 000000   		.space	3
 3074 00e8 05000000 		.word	5
 3075 00ec 13000000 		.word	19
 3076 00f0 01       		.byte	1
 3077 00f1 000000   		.space	3
 3078 00f4 07000000 		.word	7
 3079 00f8 11000000 		.word	17
 3080 00fc 01       		.byte	1
 3081 00fd 000000   		.space	3
 3082 0100 0A000000 		.word	10
 3083 0104 0E000000 		.word	14
 3084 0108 01       		.byte	1
 3085 0109 000000   		.space	3
 3086 010c 0C000000 		.word	12
 3087 0110 0C000000 		.word	12
 3088 0114 01       		.byte	1
 3089 0115 000000   		.space	3
 3090 0118 0E000000 		.word	14
 3091 011c 0A000000 		.word	10
 3092 0120 01       		.byte	1
 3093 0121 000000   		.space	3
 3094 0124 11000000 		.word	17
 3095 0128 07000000 		.word	7
 3096 012c 01       		.byte	1
 3097 012d 000000   		.space	3
 3098 0130 13000000 		.word	19
 3099 0134 05000000 		.word	5
 3100 0138 01       		.byte	1
 3101 0139 000000   		.space	3
 3102 013c 16000000 		.word	22
 3103 0140 02000000 		.word	2
 3104              		.section	.rodata.gs_riic_clk_base_param_66m,"a",%progbits
 3105              		.align	2
 3106              		.set	.LANCHOR0,. + 0
 3109              	gs_riic_clk_base_param_66m:
 3110 0000 04       		.byte	4
 3111 0001 000000   		.space	3
 3112 0004 04000000 		.word	4
 3113 0008 22000000 		.word	34
 3114 000c 04       		.byte	4
 3115 000d 000000   		.space	3
 3116 0010 08000000 		.word	8
 3117 0014 1E000000 		.word	30
 3118 0018 04       		.byte	4
 3119 0019 000000   		.space	3
 3120 001c 0B000000 		.word	11
 3121 0020 1B000000 		.word	27
 3122 0024 04       		.byte	4
 3123 0025 000000   		.space	3
 3124 0028 0F000000 		.word	15
 3125 002c 17000000 		.word	23
 3126 0030 04       		.byte	4
 3127 0031 000000   		.space	3
 3128 0034 13000000 		.word	19
 3129 0038 13000000 		.word	19
 3130 003c 04       		.byte	4
 3131 003d 000000   		.space	3
 3132 0040 17000000 		.word	23
 3133 0044 0F000000 		.word	15
 3134 0048 04       		.byte	4
 3135 0049 000000   		.space	3
 3136 004c 1B000000 		.word	27
 3137 0050 0B000000 		.word	11
 3138 0054 04       		.byte	4
 3139 0055 000000   		.space	3
 3140 0058 1E000000 		.word	30
 3141 005c 08000000 		.word	8
 3142 0060 04       		.byte	4
 3143 0061 000000   		.space	3
 3144 0064 22000000 		.word	34
 3145 0068 04000000 		.word	4
 3146 006c 02       		.byte	2
 3147 006d 000000   		.space	3
 3148 0070 04000000 		.word	4
 3149 0074 22000000 		.word	34
 3150 0078 02       		.byte	2
 3151 0079 000000   		.space	3
 3152 007c 08000000 		.word	8
 3153 0080 1E000000 		.word	30
 3154 0084 02       		.byte	2
 3155 0085 000000   		.space	3
 3156 0088 0B000000 		.word	11
 3157 008c 1B000000 		.word	27
 3158 0090 02       		.byte	2
 3159 0091 000000   		.space	3
 3160 0094 0F000000 		.word	15
 3161 0098 17000000 		.word	23
 3162 009c 02       		.byte	2
 3163 009d 000000   		.space	3
 3164 00a0 13000000 		.word	19
 3165 00a4 13000000 		.word	19
 3166 00a8 02       		.byte	2
 3167 00a9 000000   		.space	3
 3168 00ac 17000000 		.word	23
 3169 00b0 0F000000 		.word	15
 3170 00b4 02       		.byte	2
 3171 00b5 000000   		.space	3
 3172 00b8 1B000000 		.word	27
 3173 00bc 0B000000 		.word	11
 3174 00c0 02       		.byte	2
 3175 00c1 000000   		.space	3
 3176 00c4 1E000000 		.word	30
 3177 00c8 08000000 		.word	8
 3178 00cc 02       		.byte	2
 3179 00cd 000000   		.space	3
 3180 00d0 22000000 		.word	34
 3181 00d4 04000000 		.word	4
 3182 00d8 01       		.byte	1
 3183 00d9 000000   		.space	3
 3184 00dc 03000000 		.word	3
 3185 00e0 18000000 		.word	24
 3186 00e4 01       		.byte	1
 3187 00e5 000000   		.space	3
 3188 00e8 05000000 		.word	5
 3189 00ec 16000000 		.word	22
 3190 00f0 01       		.byte	1
 3191 00f1 000000   		.space	3
 3192 00f4 08000000 		.word	8
 3193 00f8 13000000 		.word	19
 3194 00fc 01       		.byte	1
 3195 00fd 000000   		.space	3
 3196 0100 0A000000 		.word	10
 3197 0104 11000000 		.word	17
 3198 0108 01       		.byte	1
 3199 0109 000000   		.space	3
 3200 010c 0D000000 		.word	13
 3201 0110 0E000000 		.word	14
 3202 0114 01       		.byte	1
 3203 0115 000000   		.space	3
 3204 0118 11000000 		.word	17
 3205 011c 0A000000 		.word	10
 3206 0120 01       		.byte	1
 3207 0121 000000   		.space	3
 3208 0124 13000000 		.word	19
 3209 0128 08000000 		.word	8
 3210 012c 01       		.byte	1
 3211 012d 000000   		.space	3
 3212 0130 16000000 		.word	22
 3213 0134 05000000 		.word	5
 3214 0138 01       		.byte	1
 3215 0139 000000   		.space	3
 3216 013c 18000000 		.word	24
 3217 0140 03000000 		.word	3
 3218              		.section	.rodata.gs_riic_module,"a",%progbits
 3219              		.align	2
 3220              		.set	.LANCHOR8,. + 0
 3223              	gs_riic_module:
 3224 0000 20       		.byte	32
 3225 0001 21       		.byte	33
 3226 0002 22       		.byte	34
 3227 0003 23       		.byte	35
 3228              		.section	.rodata.gsp_riic,"a",%progbits
 3229              		.align	2
 3230              		.set	.LANCHOR3,. + 0
 3233              	gsp_riic:
 3234 0000 00A003E8 		.word	-402415616
 3235 0004 00A403E8 		.word	-402414592
 3236 0008 00A803E8 		.word	-402413568
 3237 000c 00AC03E8 		.word	-402412544
 3238              		.text
 3239              	.Letext0:
 3240              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3241              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3242              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3243              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3244              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\lib\\gcc\\arm-none-eab
 3245              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3246              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\include
 3247              		.file 9 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/system/inc/r_typ
 3248              		.file 10 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/system/iodefine
 3249              		.file 11 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/system/inc/driv
 3250              		.file 12 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/sc_drivers/r_ri
 3251              		.file 13 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\includ
 3252              		.file 14 "c:\\program files (x86)\\gnu tools arm embedded\\6 2017-q2-update\\arm-none-eabi\\includ
 3253              		.file 15 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/sc_drivers/r_ri
 3254              		.file 16 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/drivers/r_gpio/
 3255              		.file 17 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/drivers/r_gpio/
 3256              		.file 18 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/drivers/r_gpio/
 3257              		.file 19 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/sc_drivers/r_ri
 3258              		.file 20 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/drivers/r_intc/
 3259              		.file 21 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/sc_drivers/r_ri
 3260              		.file 22 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/drivers/r_stb/i
 3261              		.file 23 "C:/Renesas/e2studio_2021_01_workspace_RZA2M_ANPR/ANPR_RZA2M_EBK/generate/system/inc/rza_
DEFINED SYMBOLS
                            *ABS*:00000000 r_rza2_riic_lld.c
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:18     .text.riic_adjust_scl_clk:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:23     .text.riic_adjust_scl_clk:00000000 riic_adjust_scl_clk
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3106   .rodata.gs_riic_clk_base_param_66m:00000000 .LANCHOR0
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2992   .rodata.gs_riic_clk_base_param_60m:00000000 .LANCHOR1
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2878   .rodata.gs_riic_clk_base_param_55m:00000000 .LANCHOR2
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:301    .text.riic_set_reset:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:306    .text.riic_set_reset:00000000 riic_set_reset
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3230   .rodata.gsp_riic:00000000 .LANCHOR3
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:349    .text.riic_register_slave_addrss:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:354    .text.riic_register_slave_addrss:00000000 riic_register_slave_addrss
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:422    .text.riic_set_scl_clk:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:427    .text.riic_set_scl_clk:00000000 riic_set_scl_clk
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:583    .text.riic_set_bus_format:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:588    .text.riic_set_bus_format:00000000 riic_set_bus_format
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:676    .text.riic_set_noise_filter:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:681    .text.riic_set_noise_filter:00000000 riic_set_noise_filter
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2867   .rodata.gs_noise_filter_nf_table:00000000 .LANCHOR4
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:747    .text.riic_set_timeout:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:752    .text.riic_set_timeout:00000000 riic_set_timeout
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:856    .text.riic_hw_init:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:861    .text.riic_hw_init:00000000 riic_hw_init
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:986    .text.riic_release_reset:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:991    .text.riic_release_reset:00000000 riic_release_reset
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1019   .text.R_RIIC_ScInitChannel:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1025   .text.R_RIIC_ScInitChannel:00000000 R_RIIC_ScInitChannel
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2791   .rodata.RIIC_SC_TABLE:00000000 .LANCHOR5
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2754   .bss.gs_riic_config:00000000 .LANCHOR6
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2747   .bss.gs_board_pclk:00000000 .LANCHOR7
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3220   .rodata.gs_riic_module:00000000 .LANCHOR8
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1296   .text.R_RIIC_CloseChannel:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1302   .text.R_RIIC_CloseChannel:00000000 R_RIIC_CloseChannel
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1340   .text.R_RIIC_SetConfig:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1346   .text.R_RIIC_SetConfig:00000000 R_RIIC_SetConfig
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1579   .text.R_RIIC_GetConfig:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1585   .text.R_RIIC_GetConfig:00000000 R_RIIC_GetConfig
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1704   .text.R_RIIC_TransmitStop:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1710   .text.R_RIIC_TransmitStop:00000000 R_RIIC_TransmitStop
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1754   .text.R_RIIC_ClearStop:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1760   .text.R_RIIC_ClearStop:00000000 R_RIIC_ClearStop
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1831   .text.R_RIIC_TransmitStart:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1837   .text.R_RIIC_TransmitStart:00000000 R_RIIC_TransmitStart
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1888   .text.R_RIIC_TransmitRestart:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1894   .text.R_RIIC_TransmitRestart:00000000 R_RIIC_TransmitRestart
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1945   .text.R_RIIC_ClearNack:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1951   .text.R_RIIC_ClearNack:00000000 R_RIIC_ClearNack
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1978   .text.R_RIIC_GetAckStatus:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:1984   .text.R_RIIC_GetAckStatus:00000000 R_RIIC_GetAckStatus
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2013   .text.R_RIIC_TransmitAck:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2019   .text.R_RIIC_TransmitAck:00000000 R_RIIC_TransmitAck
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2061   .text.R_RIIC_TransmitNack:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2067   .text.R_RIIC_TransmitNack:00000000 R_RIIC_TransmitNack
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2109   .text.R_RIIC_AssertLowHold:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2115   .text.R_RIIC_AssertLowHold:00000000 R_RIIC_AssertLowHold
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2142   .text.R_RIIC_ReleaseLowHold:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2148   .text.R_RIIC_ReleaseLowHold:00000000 R_RIIC_ReleaseLowHold
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2175   .text.R_RIIC_EnableTransEndIntr:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2181   .text.R_RIIC_EnableTransEndIntr:00000000 R_RIIC_EnableTransEndIntr
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2208   .text.R_RIIC_DisableTransEndIntr:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2214   .text.R_RIIC_DisableTransEndIntr:00000000 R_RIIC_DisableTransEndIntr
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2241   .text.R_RIIC_WriteByte:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2247   .text.R_RIIC_WriteByte:00000000 R_RIIC_WriteByte
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2273   .text.R_RIIC_ReadByte:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2279   .text.R_RIIC_ReadByte:00000000 R_RIIC_ReadByte
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2308   .text.R_RIIC_IsBusBusy:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2314   .text.R_RIIC_IsBusBusy:00000000 R_RIIC_IsBusBusy
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2343   .text.R_RIIC_IsStopAsserted:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2349   .text.R_RIIC_IsStopAsserted:00000000 R_RIIC_IsStopAsserted
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2378   .text.R_RIIC_WaitSlaveAddr:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2384   .text.R_RIIC_WaitSlaveAddr:00000000 R_RIIC_WaitSlaveAddr
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2453   .text.R_RIIC_DetectTimeoutStart:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2459   .text.R_RIIC_DetectTimeoutStart:00000000 R_RIIC_DetectTimeoutStart
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2493   .text.R_RIIC_DetectTimeoutStop:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2499   .text.R_RIIC_DetectTimeoutStop:00000000 R_RIIC_DetectTimeoutStop
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2533   .text.R_RIIC_DetectArbitrationStart:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2539   .text.R_RIIC_DetectArbitrationStart:00000000 R_RIIC_DetectArbitrationStart
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2590   .text.R_RIIC_DetectArbitrationStop:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2596   .text.R_RIIC_DetectArbitrationStop:00000000 R_RIIC_DetectArbitrationStop
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2645   .text.R_RIIC_GetSlaveAddrNum:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2651   .text.R_RIIC_GetSlaveAddrNum:00000000 R_RIIC_GetSlaveAddrNum
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2711   .text.R_RIIC_GetVersion:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2717   .text.R_RIIC_GetVersion:00000000 R_RIIC_GetVersion
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2863   .rodata.R_RIIC_GetVersion.str1.4:00000000 .LC0
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2746   .bss.gs_board_pclk:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2750   .bss.gs_board_pclk:00000000 gs_board_pclk
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2753   .bss.gs_riic_config:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2757   .bss.gs_riic_config:00000000 gs_riic_config
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2760   .rodata.GPIO_SC_TABLE_riic2:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2763   .rodata.GPIO_SC_TABLE_riic2:00000000 GPIO_SC_TABLE_riic2
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2775   .rodata.GPIO_SC_TABLE_riic3:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2778   .rodata.GPIO_SC_TABLE_riic3:00000000 GPIO_SC_TABLE_riic3
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2790   .rodata.RIIC_SC_TABLE:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2794   .rodata.RIIC_SC_TABLE:00000000 RIIC_SC_TABLE
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2862   .rodata.R_RIIC_GetVersion.str1.4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2866   .rodata.gs_noise_filter_nf_table:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2870   .rodata.gs_noise_filter_nf_table:00000000 gs_noise_filter_nf_table
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2877   .rodata.gs_riic_clk_base_param_55m:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2881   .rodata.gs_riic_clk_base_param_55m:00000000 gs_riic_clk_base_param_55m
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2991   .rodata.gs_riic_clk_base_param_60m:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:2995   .rodata.gs_riic_clk_base_param_60m:00000000 gs_riic_clk_base_param_60m
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3105   .rodata.gs_riic_clk_base_param_66m:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3109   .rodata.gs_riic_clk_base_param_66m:00000000 gs_riic_clk_base_param_66m
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3219   .rodata.gs_riic_module:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3223   .rodata.gs_riic_module:00000000 gs_riic_module
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3229   .rodata.gsp_riic:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccrUtGKo.s:3233   .rodata.gsp_riic:00000000 gsp_riic
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.14fc17be114e5a2cba0959c511ea2aaf
                           .group:00000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:00000000 wm4._newlib_version.h.4.3572908597b70d672d181fc7fc501c19
                           .group:00000000 wm4.features.h.33.d97f2d646536517df901beeb5b9993f5
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.newlib.h.8.5f2124c7e712be65f83b91ff86a0b1c1
                           .group:00000000 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:00000000 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f
                           .group:00000000 wm4.cdefs.h.47.e658329a094974ebad41b40c60502de7
                           .group:00000000 wm4.math.h.13.adb102f7bd7860b1f241e149d6914a1e
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.4cb0d62e4b9633e173858000dc1c626c
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.532dd48b82fcb61d63538aba4b6f1289
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.128911f0454a5339c74031b8d73e8fed
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.fff702c4c9409266054e806327fa236b
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.0dfead439d92d73e6bac91e937399f90
                           .group:00000000 wm4.nandc_iobitmask.h.29.26dc88335e3fd43a64a25f5ba82d9db4
                           .group:00000000 wm4.octa_iobitmask.h.29.75dc3e3c70ac86c7551744de3991f583
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.d172f89cbc4f253e32a4e10346bdc9f6
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.faa52a36e584704b50a2c22ab62c84de
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.2c82d3237997f1de7d2ac9d93855f3da
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.21d47a25c0df1ed3d24cd6232ec3b4e7
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.rza_io_regrw.h.33.07c1ee176b41ade23637426c80e4b86a
                           .group:00000000 wm4.driver.h.34.180df73e0731406f5e50150641059ede
                           .group:00000000 wm4.r_rza2m_riic_lld_cfg.h.34.420dadece52c9d581310a82d03ef7a9c
                           .group:00000000 wm4.r_rza2m_riic_lld_api.h.36.fbae5305df069aab4ee8737f6b4cc155
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.reent.h.91.b3ea049ebc5486622b61409b78486f84
                           .group:00000000 wm4._default_fcntl.h.6.b13d56891b95175b639f824a0fd1ed77
                           .group:00000000 wm4.time.h.8.db4619001f026d0b4874c029fef0e91f
                           .group:00000000 wm4.time.h.2.4581ce0ffb6627cfc02162c94bf846c9
                           .group:00000000 wm4.time.h.25.0e6a0fdbc9955f5707ed54246ed2e089
                           .group:00000000 wm4.time.h.162.d096f2f5887c52e271c4dc33d795dc64
                           .group:00000000 wm4.stat.h.71.d65ac61ff88c651e198008cfb38bda9c
                           .group:00000000 wm4.fcntl.h.9.9336f33d7f5028f694c75e6e224e0cf7
                           .group:00000000 wm4.r_devlink_wrapper.h.72.ad1de4c851513efa3aed0532ebca7ca2
                           .group:00000000 wm4.r_riic_drv_api.h.81.8cfa166374387345d2e15a569d3903b9
                           .group:00000000 wm4.r_gpio_lld_rza2m.h.35.fd76d0816769697a06dd6f4a61c03021
                           .group:00000000 wm4.r_gpio_drv_api.h.82.9514441e942567d0eb0b23efaff62239
                           .group:00000000 wm4.r_riic_drv_sc_cfg.h.61.5b602d36b67415ece823db1792791a3e
                           .group:00000000 wm4.r_intc_lld_rza2m.h.35.148dee33e6a963828fdce2545668b517
                           .group:00000000 wm4.r_rza2m_riic_lld_prv.h.63.f25e9a27396c28527691a5b6942f7c3a
                           .group:00000000 wm4.r_stb_lld_rza2m.h.40.c61d2089eb09a49a0dd94a4e921c320f

UNDEFINED SYMBOLS
__aeabi_uidiv
RZA_IO_RegWrite_32
R_STB_StartModule
interrupt_init
interrupt_uninit
R_STB_StopModule
RZA_IO_RegRead_32
