

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>J784S4 Secure Proxy Descriptions &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
        <link rel="next" title="J784S4 Processor Descriptions" href="processors.html"/>
        <link rel="prev" title="J784S4 Proxy Device Descriptions" href="proxy_cfg.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                08.06.03
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am64x">AM64x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62x">AM62x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62ax">AM62Ax</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721e">J721E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721s2">J721S2</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#j784s4">J784S4</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hosts.html">J784S4 Host Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="devices.html">J784S4 Devices Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="clocks.html">J784S4 Clock Identifiers</a></li>
<li class="toctree-l3"><a class="reference internal" href="pll_data.html">J784S4 PLL Defaults</a></li>
<li class="toctree-l3"><a class="reference internal" href="resasg_types.html">J784S4 Board Configuration Resource Assignment Type Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="interrupt_cfg.html">J784S4 Interrupt Management Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">J784S4 Ring Accelerator Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">J784S4 DMA Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">J784S4 PSI-L Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">J784S4 Proxy Device Descriptions</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">J784S4 Secure Proxy Descriptions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l4"><a class="reference internal" href="#enumeration-of-secure-proxies">Enumeration of Secure Proxies</a></li>
<li class="toctree-l4"><a class="reference internal" href="#thread-allocation-per-secure-proxy">Thread Allocation per Secure Proxy</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="processors.html">J784S4 Processor Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="firewalls.html">J784S4 Firewall Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">J784S4 Device Group descriptions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
      
    <li>J784S4 Secure Proxy Descriptions</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="j784s4-secure-proxy-descriptions">
<h1>J784S4 Secure Proxy Descriptions<a class="headerlink" href="#j784s4-secure-proxy-descriptions" title="Permalink to this headline">¶</a></h1>
<div class="section" id="introduction">
<span id="soc-doc-j784s4-public-sproxy-desc-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information of Secure Proxies and communication paths
that are permitted in the J784S4 SoC. These host IDs represent processing entities
(or PEs) which is mandatory identification of a Host in a processor. See
PE/Host documentation for further information</p>
</div>
<div class="section" id="enumeration-of-secure-proxies">
<span id="soc-doc-j784s4-public-sproxy-desc-sproxy-list"></span><h2>Enumeration of Secure Proxies<a class="headerlink" href="#enumeration-of-secure-proxies" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="34%" />
<col width="66%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Sproxy ID</th>
<th class="head">Sproxy Name</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>NAVSS0_SEC_PROXY_0</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>MCU_NAVSS0_SEC_PROXY0</td>
</tr>
<tr class="row-even"><td>2</td>
<td>MCU_SA3_SS0_SEC_PROXY_0</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="thread-allocation-per-secure-proxy">
<span id="soc-doc-j784s4-public-sproxy-desc-sproxy-per-list"></span><h2>Thread Allocation per Secure Proxy<a class="headerlink" href="#thread-allocation-per-secure-proxy" title="Permalink to this headline">¶</a></h2>
<div class="section" id="secure-proxy-thread-allocation-for-navss0-sec-proxy-0">
<span id="soc-doc-j784s4-public-sproxy-desc-sproxy-per-list-navss0-sec-proxy-0"></span><h3>Secure Proxy thread allocation for NAVSS0_SEC_PROXY_0<a class="headerlink" href="#secure-proxy-thread-allocation-for-navss0-sec-proxy-0" title="Permalink to this headline">¶</a></h3>
<table border="1" class="docutils">
<colgroup>
<col width="9%" />
<col width="11%" />
<col width="8%" />
<col width="5%" />
<col width="12%" />
<col width="28%" />
<col width="28%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Secure Proxy Thread ID</th>
<th class="head">Direction (write or read)</th>
<th class="head">Number of Messages</th>
<th class="head">Host</th>
<th class="head">Host Function</th>
<th class="head">IRQ (threshold)</th>
<th class="head">IRQ (error)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>342</td>
<td>read</td>
<td>31</td>
<td>DM</td>
<td>nonsec_high_priority_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_70, MCU_R5FSS0_CORE0/INTR_71</td>
<td>MCU_R5FSS0_CORE0/INTR_70, MCU_R5FSS0_CORE0/INTR_71</td>
</tr>
<tr class="row-odd"><td>341</td>
<td>read</td>
<td>103</td>
<td>DM</td>
<td>nonsec_low_priority_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_72, MCU_R5FSS0_CORE0/INTR_73</td>
<td>MCU_R5FSS0_CORE0/INTR_72, MCU_R5FSS0_CORE0/INTR_73</td>
</tr>
<tr class="row-even"><td>340</td>
<td>read</td>
<td>31</td>
<td>DM</td>
<td>nonsec_notify_resp_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_74, MCU_R5FSS0_CORE0/INTR_75</td>
<td>MCU_R5FSS0_CORE0/INTR_74, MCU_R5FSS0_CORE0/INTR_75</td>
</tr>
<tr class="row-odd"><td>339</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_2_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>338</td>
<td>write</td>
<td>22</td>
<td>DM</td>
<td>nonsec_A72_2_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>337</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_3_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>336</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_A72_3_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>335</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_4_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>334</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_A72_4_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>333</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_5_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>332</td>
<td>write</td>
<td>22</td>
<td>DM</td>
<td>nonsec_A72_5_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>331</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_6_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>330</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_A72_6_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>329</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_A72_7_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>328</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_A72_7_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>327</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_C7X_0_1_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>326</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_C7X_0_1_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>325</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_C7X_1_1_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>324</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_C7X_1_1_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>323</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_C7X_2_1_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>322</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_C7X_2_1_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>321</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_C7X_3_1_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>320</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_C7X_3_1_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>319</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_GPU_0_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>318</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_GPU_0_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>317</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_0_R5_0_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>316</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_MAIN_0_R5_0_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>315</td>
<td>write</td>
<td>1</td>
<td>DM</td>
<td>nonsec_MAIN_0_R5_2_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>314</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_0_R5_2_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>313</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_1_R5_0_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>312</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_MAIN_1_R5_0_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>311</td>
<td>write</td>
<td>1</td>
<td>DM</td>
<td>nonsec_MAIN_1_R5_2_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>310</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_1_R5_2_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>309</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_2_R5_0_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>308</td>
<td>write</td>
<td>7</td>
<td>DM</td>
<td>nonsec_MAIN_2_R5_0_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>307</td>
<td>write</td>
<td>1</td>
<td>DM</td>
<td>nonsec_MAIN_2_R5_2_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>306</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MAIN_2_R5_2_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>0</td>
<td>read</td>
<td>2</td>
<td>A72_0</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_64, COMPUTE_CLUSTER0_GIC500SS/SPI_64</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_64, COMPUTE_CLUSTER0_GIC500SS/SPI_64</td>
</tr>
<tr class="row-even"><td>1</td>
<td>read</td>
<td>30</td>
<td>A72_0</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_65, COMPUTE_CLUSTER0_GIC500SS/SPI_65</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_65, COMPUTE_CLUSTER0_GIC500SS/SPI_65</td>
</tr>
<tr class="row-odd"><td>2</td>
<td>write</td>
<td>10</td>
<td>A72_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>3</td>
<td>write</td>
<td>20</td>
<td>A72_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>4</td>
<td>write</td>
<td>2</td>
<td>A72_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>5</td>
<td>read</td>
<td>2</td>
<td>A72_1</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_66, COMPUTE_CLUSTER0_GIC500SS/SPI_66</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_66, COMPUTE_CLUSTER0_GIC500SS/SPI_66</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>read</td>
<td>30</td>
<td>A72_1</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_67, COMPUTE_CLUSTER0_GIC500SS/SPI_67</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_67, COMPUTE_CLUSTER0_GIC500SS/SPI_67</td>
</tr>
<tr class="row-even"><td>7</td>
<td>write</td>
<td>10</td>
<td>A72_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>write</td>
<td>20</td>
<td>A72_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>9</td>
<td>write</td>
<td>2</td>
<td>A72_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>read</td>
<td>2</td>
<td>A72_2</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_68, COMPUTE_CLUSTER0_GIC500SS/SPI_68</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_68, COMPUTE_CLUSTER0_GIC500SS/SPI_68</td>
</tr>
<tr class="row-even"><td>11</td>
<td>read</td>
<td>22</td>
<td>A72_2</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_69, COMPUTE_CLUSTER0_GIC500SS/SPI_69</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_69, COMPUTE_CLUSTER0_GIC500SS/SPI_69</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>write</td>
<td>2</td>
<td>A72_2</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>13</td>
<td>write</td>
<td>20</td>
<td>A72_2</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>write</td>
<td>2</td>
<td>A72_2</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>15</td>
<td>read</td>
<td>2</td>
<td>A72_3</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_70, COMPUTE_CLUSTER0_GIC500SS/SPI_70</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_70, COMPUTE_CLUSTER0_GIC500SS/SPI_70</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>read</td>
<td>7</td>
<td>A72_3</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_71, COMPUTE_CLUSTER0_GIC500SS/SPI_71</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_71, COMPUTE_CLUSTER0_GIC500SS/SPI_71</td>
</tr>
<tr class="row-even"><td>17</td>
<td>write</td>
<td>2</td>
<td>A72_3</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>write</td>
<td>5</td>
<td>A72_3</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>19</td>
<td>write</td>
<td>2</td>
<td>A72_3</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>read</td>
<td>2</td>
<td>A72_4</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_72, COMPUTE_CLUSTER0_GIC500SS/SPI_72</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_72, COMPUTE_CLUSTER0_GIC500SS/SPI_72</td>
</tr>
<tr class="row-even"><td>21</td>
<td>read</td>
<td>7</td>
<td>A72_4</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_73, COMPUTE_CLUSTER0_GIC500SS/SPI_73</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_73, COMPUTE_CLUSTER0_GIC500SS/SPI_73</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>write</td>
<td>2</td>
<td>A72_4</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>23</td>
<td>write</td>
<td>5</td>
<td>A72_4</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>write</td>
<td>2</td>
<td>A72_4</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>25</td>
<td>read</td>
<td>2</td>
<td>A72_5</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_74, COMPUTE_CLUSTER0_GIC500SS/SPI_74</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_74, COMPUTE_CLUSTER0_GIC500SS/SPI_74</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>read</td>
<td>22</td>
<td>A72_5</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_75, COMPUTE_CLUSTER0_GIC500SS/SPI_75</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_75, COMPUTE_CLUSTER0_GIC500SS/SPI_75</td>
</tr>
<tr class="row-even"><td>27</td>
<td>write</td>
<td>2</td>
<td>A72_5</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>write</td>
<td>20</td>
<td>A72_5</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>29</td>
<td>write</td>
<td>2</td>
<td>A72_5</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>30</td>
<td>read</td>
<td>2</td>
<td>A72_6</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_76, COMPUTE_CLUSTER0_GIC500SS/SPI_76</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_76, COMPUTE_CLUSTER0_GIC500SS/SPI_76</td>
</tr>
<tr class="row-even"><td>31</td>
<td>read</td>
<td>7</td>
<td>A72_6</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_77, COMPUTE_CLUSTER0_GIC500SS/SPI_77</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_77, COMPUTE_CLUSTER0_GIC500SS/SPI_77</td>
</tr>
<tr class="row-odd"><td>32</td>
<td>write</td>
<td>2</td>
<td>A72_6</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>33</td>
<td>write</td>
<td>5</td>
<td>A72_6</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>34</td>
<td>write</td>
<td>2</td>
<td>A72_6</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>35</td>
<td>read</td>
<td>2</td>
<td>A72_7</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_78, COMPUTE_CLUSTER0_GIC500SS/SPI_78</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_78, COMPUTE_CLUSTER0_GIC500SS/SPI_78</td>
</tr>
<tr class="row-odd"><td>36</td>
<td>read</td>
<td>7</td>
<td>A72_7</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_79, COMPUTE_CLUSTER0_GIC500SS/SPI_79</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_79, COMPUTE_CLUSTER0_GIC500SS/SPI_79</td>
</tr>
<tr class="row-even"><td>37</td>
<td>write</td>
<td>2</td>
<td>A72_7</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>38</td>
<td>write</td>
<td>5</td>
<td>A72_7</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>39</td>
<td>write</td>
<td>2</td>
<td>A72_7</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>40</td>
<td>read</td>
<td>2</td>
<td>C7X_0_0</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_720, COMPUTE_CLUSTER0_GIC500SS/SPI_720</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_720, COMPUTE_CLUSTER0_GIC500SS/SPI_720</td>
</tr>
<tr class="row-even"><td>41</td>
<td>read</td>
<td>7</td>
<td>C7X_0_0</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_721, COMPUTE_CLUSTER0_GIC500SS/SPI_721</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_721, COMPUTE_CLUSTER0_GIC500SS/SPI_721</td>
</tr>
<tr class="row-odd"><td>42</td>
<td>write</td>
<td>2</td>
<td>C7X_0_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>43</td>
<td>write</td>
<td>5</td>
<td>C7X_0_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>44</td>
<td>write</td>
<td>2</td>
<td>C7X_0_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>45</td>
<td>read</td>
<td>2</td>
<td>C7X_0_1</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_722, COMPUTE_CLUSTER0_GIC500SS/SPI_722</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_722, COMPUTE_CLUSTER0_GIC500SS/SPI_722</td>
</tr>
<tr class="row-odd"><td>46</td>
<td>read</td>
<td>7</td>
<td>C7X_0_1</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_723, COMPUTE_CLUSTER0_GIC500SS/SPI_723</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_723, COMPUTE_CLUSTER0_GIC500SS/SPI_723</td>
</tr>
<tr class="row-even"><td>47</td>
<td>write</td>
<td>2</td>
<td>C7X_0_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>48</td>
<td>write</td>
<td>5</td>
<td>C7X_0_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>49</td>
<td>write</td>
<td>2</td>
<td>C7X_0_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>50</td>
<td>read</td>
<td>2</td>
<td>C7X_1_0</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_724, COMPUTE_CLUSTER0_GIC500SS/SPI_724</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_724, COMPUTE_CLUSTER0_GIC500SS/SPI_724</td>
</tr>
<tr class="row-even"><td>51</td>
<td>read</td>
<td>7</td>
<td>C7X_1_0</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_725, COMPUTE_CLUSTER0_GIC500SS/SPI_725</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_725, COMPUTE_CLUSTER0_GIC500SS/SPI_725</td>
</tr>
<tr class="row-odd"><td>52</td>
<td>write</td>
<td>2</td>
<td>C7X_1_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>53</td>
<td>write</td>
<td>5</td>
<td>C7X_1_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>54</td>
<td>write</td>
<td>2</td>
<td>C7X_1_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>55</td>
<td>read</td>
<td>2</td>
<td>C7X_1_1</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_726, COMPUTE_CLUSTER0_GIC500SS/SPI_726</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_726, COMPUTE_CLUSTER0_GIC500SS/SPI_726</td>
</tr>
<tr class="row-odd"><td>56</td>
<td>read</td>
<td>7</td>
<td>C7X_1_1</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_727, COMPUTE_CLUSTER0_GIC500SS/SPI_727</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_727, COMPUTE_CLUSTER0_GIC500SS/SPI_727</td>
</tr>
<tr class="row-even"><td>57</td>
<td>write</td>
<td>2</td>
<td>C7X_1_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>58</td>
<td>write</td>
<td>5</td>
<td>C7X_1_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>59</td>
<td>write</td>
<td>2</td>
<td>C7X_1_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>60</td>
<td>read</td>
<td>2</td>
<td>C7X_2_0</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_728, COMPUTE_CLUSTER0_GIC500SS/SPI_728</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_728, COMPUTE_CLUSTER0_GIC500SS/SPI_728</td>
</tr>
<tr class="row-even"><td>61</td>
<td>read</td>
<td>7</td>
<td>C7X_2_0</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_729, COMPUTE_CLUSTER0_GIC500SS/SPI_729</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_729, COMPUTE_CLUSTER0_GIC500SS/SPI_729</td>
</tr>
<tr class="row-odd"><td>62</td>
<td>write</td>
<td>2</td>
<td>C7X_2_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>63</td>
<td>write</td>
<td>5</td>
<td>C7X_2_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>64</td>
<td>write</td>
<td>2</td>
<td>C7X_2_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>65</td>
<td>read</td>
<td>2</td>
<td>C7X_2_1</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_730, COMPUTE_CLUSTER0_GIC500SS/SPI_730</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_730, COMPUTE_CLUSTER0_GIC500SS/SPI_730</td>
</tr>
<tr class="row-odd"><td>66</td>
<td>read</td>
<td>7</td>
<td>C7X_2_1</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_731, COMPUTE_CLUSTER0_GIC500SS/SPI_731</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_731, COMPUTE_CLUSTER0_GIC500SS/SPI_731</td>
</tr>
<tr class="row-even"><td>67</td>
<td>write</td>
<td>2</td>
<td>C7X_2_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>68</td>
<td>write</td>
<td>5</td>
<td>C7X_2_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>69</td>
<td>write</td>
<td>2</td>
<td>C7X_2_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>70</td>
<td>read</td>
<td>2</td>
<td>C7X_3_0</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_732, COMPUTE_CLUSTER0_GIC500SS/SPI_732</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_732, COMPUTE_CLUSTER0_GIC500SS/SPI_732</td>
</tr>
<tr class="row-even"><td>71</td>
<td>read</td>
<td>7</td>
<td>C7X_3_0</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_733, COMPUTE_CLUSTER0_GIC500SS/SPI_733</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_733, COMPUTE_CLUSTER0_GIC500SS/SPI_733</td>
</tr>
<tr class="row-odd"><td>72</td>
<td>write</td>
<td>2</td>
<td>C7X_3_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>73</td>
<td>write</td>
<td>5</td>
<td>C7X_3_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>74</td>
<td>write</td>
<td>2</td>
<td>C7X_3_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>75</td>
<td>read</td>
<td>2</td>
<td>C7X_3_1</td>
<td>notify</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_734, COMPUTE_CLUSTER0_GIC500SS/SPI_734</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_734, COMPUTE_CLUSTER0_GIC500SS/SPI_734</td>
</tr>
<tr class="row-odd"><td>76</td>
<td>read</td>
<td>7</td>
<td>C7X_3_1</td>
<td>response</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_735, COMPUTE_CLUSTER0_GIC500SS/SPI_735</td>
<td>COMPUTE_CLUSTER0_CLEC/SOC_EVENTS_IN_735, COMPUTE_CLUSTER0_GIC500SS/SPI_735</td>
</tr>
<tr class="row-even"><td>77</td>
<td>write</td>
<td>2</td>
<td>C7X_3_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>78</td>
<td>write</td>
<td>5</td>
<td>C7X_3_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>79</td>
<td>write</td>
<td>2</td>
<td>C7X_3_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>80</td>
<td>read</td>
<td>2</td>
<td>GPU_0</td>
<td>notify</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>81</td>
<td>read</td>
<td>7</td>
<td>GPU_0</td>
<td>response</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>82</td>
<td>write</td>
<td>2</td>
<td>GPU_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>83</td>
<td>write</td>
<td>5</td>
<td>GPU_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>84</td>
<td>write</td>
<td>2</td>
<td>GPU_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>85</td>
<td>read</td>
<td>2</td>
<td>MAIN_0_R5_0</td>
<td>notify</td>
<td>R5FSS0_CORE0/INTR_224</td>
<td>R5FSS0_CORE0/INTR_224</td>
</tr>
<tr class="row-odd"><td>86</td>
<td>read</td>
<td>7</td>
<td>MAIN_0_R5_0</td>
<td>response</td>
<td>R5FSS0_CORE0/INTR_225</td>
<td>R5FSS0_CORE0/INTR_225</td>
</tr>
<tr class="row-even"><td>87</td>
<td>write</td>
<td>2</td>
<td>MAIN_0_R5_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>88</td>
<td>write</td>
<td>5</td>
<td>MAIN_0_R5_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>89</td>
<td>write</td>
<td>2</td>
<td>MAIN_0_R5_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>90</td>
<td>read</td>
<td>2</td>
<td>MAIN_0_R5_1</td>
<td>notify</td>
<td>R5FSS0_CORE0/INTR_226</td>
<td>R5FSS0_CORE0/INTR_226</td>
</tr>
<tr class="row-even"><td>91</td>
<td>read</td>
<td>7</td>
<td>MAIN_0_R5_1</td>
<td>response</td>
<td>R5FSS0_CORE0/INTR_227</td>
<td>R5FSS0_CORE0/INTR_227</td>
</tr>
<tr class="row-odd"><td>92</td>
<td>write</td>
<td>2</td>
<td>MAIN_0_R5_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>93</td>
<td>write</td>
<td>5</td>
<td>MAIN_0_R5_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>94</td>
<td>write</td>
<td>2</td>
<td>MAIN_0_R5_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>95</td>
<td>read</td>
<td>1</td>
<td>MAIN_0_R5_2</td>
<td>notify</td>
<td>R5FSS0_CORE1/INTR_224</td>
<td>R5FSS0_CORE1/INTR_224</td>
</tr>
<tr class="row-odd"><td>96</td>
<td>read</td>
<td>2</td>
<td>MAIN_0_R5_2</td>
<td>response</td>
<td>R5FSS0_CORE1/INTR_225</td>
<td>R5FSS0_CORE1/INTR_225</td>
</tr>
<tr class="row-even"><td>97</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_2</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>98</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_2</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>99</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_2</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>100</td>
<td>read</td>
<td>1</td>
<td>MAIN_0_R5_3</td>
<td>notify</td>
<td>R5FSS0_CORE1/INTR_226</td>
<td>R5FSS0_CORE1/INTR_226</td>
</tr>
<tr class="row-even"><td>101</td>
<td>read</td>
<td>2</td>
<td>MAIN_0_R5_3</td>
<td>response</td>
<td>R5FSS0_CORE1/INTR_227</td>
<td>R5FSS0_CORE1/INTR_227</td>
</tr>
<tr class="row-odd"><td>102</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_3</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>103</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_3</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>104</td>
<td>write</td>
<td>1</td>
<td>MAIN_0_R5_3</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>105</td>
<td>read</td>
<td>2</td>
<td>MAIN_1_R5_0</td>
<td>notify</td>
<td>R5FSS1_CORE0/INTR_224</td>
<td>R5FSS1_CORE0/INTR_224</td>
</tr>
<tr class="row-odd"><td>106</td>
<td>read</td>
<td>7</td>
<td>MAIN_1_R5_0</td>
<td>response</td>
<td>R5FSS1_CORE0/INTR_225</td>
<td>R5FSS1_CORE0/INTR_225</td>
</tr>
<tr class="row-even"><td>107</td>
<td>write</td>
<td>2</td>
<td>MAIN_1_R5_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>108</td>
<td>write</td>
<td>5</td>
<td>MAIN_1_R5_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>109</td>
<td>write</td>
<td>2</td>
<td>MAIN_1_R5_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>110</td>
<td>read</td>
<td>2</td>
<td>MAIN_1_R5_1</td>
<td>notify</td>
<td>R5FSS1_CORE0/INTR_226</td>
<td>R5FSS1_CORE0/INTR_226</td>
</tr>
<tr class="row-even"><td>111</td>
<td>read</td>
<td>7</td>
<td>MAIN_1_R5_1</td>
<td>response</td>
<td>R5FSS1_CORE0/INTR_227</td>
<td>R5FSS1_CORE0/INTR_227</td>
</tr>
<tr class="row-odd"><td>112</td>
<td>write</td>
<td>2</td>
<td>MAIN_1_R5_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>113</td>
<td>write</td>
<td>5</td>
<td>MAIN_1_R5_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>114</td>
<td>write</td>
<td>2</td>
<td>MAIN_1_R5_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>115</td>
<td>read</td>
<td>1</td>
<td>MAIN_1_R5_2</td>
<td>notify</td>
<td>R5FSS1_CORE1/INTR_224</td>
<td>R5FSS1_CORE1/INTR_224</td>
</tr>
<tr class="row-odd"><td>116</td>
<td>read</td>
<td>2</td>
<td>MAIN_1_R5_2</td>
<td>response</td>
<td>R5FSS1_CORE1/INTR_225</td>
<td>R5FSS1_CORE1/INTR_225</td>
</tr>
<tr class="row-even"><td>117</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_2</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>118</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_2</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>119</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_2</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>120</td>
<td>read</td>
<td>1</td>
<td>MAIN_1_R5_3</td>
<td>notify</td>
<td>R5FSS1_CORE1/INTR_226</td>
<td>R5FSS1_CORE1/INTR_226</td>
</tr>
<tr class="row-even"><td>121</td>
<td>read</td>
<td>2</td>
<td>MAIN_1_R5_3</td>
<td>response</td>
<td>R5FSS1_CORE1/INTR_227</td>
<td>R5FSS1_CORE1/INTR_227</td>
</tr>
<tr class="row-odd"><td>122</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_3</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>123</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_3</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>124</td>
<td>write</td>
<td>1</td>
<td>MAIN_1_R5_3</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>125</td>
<td>read</td>
<td>2</td>
<td>MAIN_2_R5_0</td>
<td>notify</td>
<td>R5FSS2_CORE0/INTR_224</td>
<td>R5FSS2_CORE0/INTR_224</td>
</tr>
<tr class="row-odd"><td>126</td>
<td>read</td>
<td>7</td>
<td>MAIN_2_R5_0</td>
<td>response</td>
<td>R5FSS2_CORE0/INTR_225</td>
<td>R5FSS2_CORE0/INTR_225</td>
</tr>
<tr class="row-even"><td>127</td>
<td>write</td>
<td>2</td>
<td>MAIN_2_R5_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>128</td>
<td>write</td>
<td>5</td>
<td>MAIN_2_R5_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>129</td>
<td>write</td>
<td>2</td>
<td>MAIN_2_R5_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>130</td>
<td>read</td>
<td>2</td>
<td>MAIN_2_R5_1</td>
<td>notify</td>
<td>R5FSS2_CORE0/INTR_226</td>
<td>R5FSS2_CORE0/INTR_226</td>
</tr>
<tr class="row-even"><td>131</td>
<td>read</td>
<td>7</td>
<td>MAIN_2_R5_1</td>
<td>response</td>
<td>R5FSS2_CORE0/INTR_227</td>
<td>R5FSS2_CORE0/INTR_227</td>
</tr>
<tr class="row-odd"><td>132</td>
<td>write</td>
<td>2</td>
<td>MAIN_2_R5_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>133</td>
<td>write</td>
<td>5</td>
<td>MAIN_2_R5_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>134</td>
<td>write</td>
<td>2</td>
<td>MAIN_2_R5_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>135</td>
<td>read</td>
<td>1</td>
<td>MAIN_2_R5_2</td>
<td>notify</td>
<td>R5FSS2_CORE1/INTR_224</td>
<td>R5FSS2_CORE1/INTR_224</td>
</tr>
<tr class="row-odd"><td>136</td>
<td>read</td>
<td>2</td>
<td>MAIN_2_R5_2</td>
<td>response</td>
<td>R5FSS2_CORE1/INTR_225</td>
<td>R5FSS2_CORE1/INTR_225</td>
</tr>
<tr class="row-even"><td>137</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_2</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>138</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_2</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>139</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_2</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>140</td>
<td>read</td>
<td>1</td>
<td>MAIN_2_R5_3</td>
<td>notify</td>
<td>R5FSS2_CORE1/INTR_226</td>
<td>R5FSS2_CORE1/INTR_226</td>
</tr>
<tr class="row-even"><td>141</td>
<td>read</td>
<td>2</td>
<td>MAIN_2_R5_3</td>
<td>response</td>
<td>R5FSS2_CORE1/INTR_227</td>
<td>R5FSS2_CORE1/INTR_227</td>
</tr>
<tr class="row-odd"><td>142</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_3</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>143</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_3</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>144</td>
<td>write</td>
<td>1</td>
<td>MAIN_2_R5_3</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="secure-proxy-thread-allocation-for-mcu-navss0-sec-proxy0">
<span id="soc-doc-j784s4-public-sproxy-desc-sproxy-per-list-mcu-navss0-sec-proxy0"></span><h3>Secure Proxy thread allocation for MCU_NAVSS0_SEC_PROXY0<a class="headerlink" href="#secure-proxy-thread-allocation-for-mcu-navss0-sec-proxy0" title="Permalink to this headline">¶</a></h3>
<table border="1" class="docutils">
<colgroup>
<col width="12%" />
<col width="13%" />
<col width="10%" />
<col width="5%" />
<col width="14%" />
<col width="23%" />
<col width="23%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Secure Proxy Thread ID</th>
<th class="head">Direction (write or read)</th>
<th class="head">Number of Messages</th>
<th class="head">Host</th>
<th class="head">Host Function</th>
<th class="head">IRQ (threshold)</th>
<th class="head">IRQ (error)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>80</td>
<td>read</td>
<td>13</td>
<td>DM</td>
<td>nonsec_high_priority_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_70, MCU_R5FSS0_CORE0/INTR_71</td>
<td>MCU_R5FSS0_CORE0/INTR_70, MCU_R5FSS0_CORE0/INTR_71</td>
</tr>
<tr class="row-odd"><td>79</td>
<td>read</td>
<td>13</td>
<td>DM</td>
<td>nonsec_low_priority_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_72, MCU_R5FSS0_CORE0/INTR_73</td>
<td>MCU_R5FSS0_CORE0/INTR_72, MCU_R5FSS0_CORE0/INTR_73</td>
</tr>
<tr class="row-even"><td>78</td>
<td>read</td>
<td>5</td>
<td>DM</td>
<td>nonsec_notify_resp_rx</td>
<td>MCU_R5FSS0_CORE0/INTR_74, MCU_R5FSS0_CORE0/INTR_75</td>
<td>MCU_R5FSS0_CORE0/INTR_74, MCU_R5FSS0_CORE0/INTR_75</td>
</tr>
<tr class="row-odd"><td>77</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MCU_0_R5_0_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>76</td>
<td>write</td>
<td>20</td>
<td>DM</td>
<td>nonsec_MCU_0_R5_0_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>75</td>
<td>write</td>
<td>1</td>
<td>DM</td>
<td>nonsec_MCU_0_R5_2_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>74</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_MCU_0_R5_2_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>73</td>
<td>write</td>
<td>2</td>
<td>DM</td>
<td>nonsec_TIFS2DM_notify_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>72</td>
<td>write</td>
<td>4</td>
<td>DM</td>
<td>nonsec_TIFS2DM_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>0</td>
<td>read</td>
<td>2</td>
<td>MCU_0_R5_0</td>
<td>notify</td>
<td>MCU_R5FSS0_CORE0/INTR_64</td>
<td>MCU_R5FSS0_CORE0/INTR_64</td>
</tr>
<tr class="row-even"><td>1</td>
<td>read</td>
<td>20</td>
<td>MCU_0_R5_0</td>
<td>response</td>
<td>MCU_R5FSS0_CORE0/INTR_65</td>
<td>MCU_R5FSS0_CORE0/INTR_65</td>
</tr>
<tr class="row-odd"><td>2</td>
<td>write</td>
<td>10</td>
<td>MCU_0_R5_0</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>3</td>
<td>write</td>
<td>10</td>
<td>MCU_0_R5_0</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>4</td>
<td>write</td>
<td>2</td>
<td>MCU_0_R5_0</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>5</td>
<td>read</td>
<td>2</td>
<td>MCU_0_R5_1</td>
<td>notify</td>
<td>MCU_R5FSS0_CORE0/INTR_66</td>
<td>MCU_R5FSS0_CORE0/INTR_66</td>
</tr>
<tr class="row-odd"><td>6</td>
<td>read</td>
<td>20</td>
<td>MCU_0_R5_1</td>
<td>response</td>
<td>MCU_R5FSS0_CORE0/INTR_67</td>
<td>MCU_R5FSS0_CORE0/INTR_67</td>
</tr>
<tr class="row-even"><td>7</td>
<td>write</td>
<td>10</td>
<td>MCU_0_R5_1</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>8</td>
<td>write</td>
<td>10</td>
<td>MCU_0_R5_1</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>9</td>
<td>write</td>
<td>2</td>
<td>MCU_0_R5_1</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>10</td>
<td>read</td>
<td>1</td>
<td>MCU_0_R5_2</td>
<td>notify</td>
<td>MCU_R5FSS0_CORE1/INTR_64</td>
<td>MCU_R5FSS0_CORE1/INTR_64</td>
</tr>
<tr class="row-even"><td>11</td>
<td>read</td>
<td>2</td>
<td>MCU_0_R5_2</td>
<td>response</td>
<td>MCU_R5FSS0_CORE1/INTR_65</td>
<td>MCU_R5FSS0_CORE1/INTR_65</td>
</tr>
<tr class="row-odd"><td>12</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_2</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>13</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_2</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_2</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>15</td>
<td>read</td>
<td>1</td>
<td>MCU_0_R5_3</td>
<td>notify</td>
<td>MCU_R5FSS0_CORE1/INTR_66</td>
<td>MCU_R5FSS0_CORE1/INTR_66</td>
</tr>
<tr class="row-odd"><td>16</td>
<td>read</td>
<td>2</td>
<td>MCU_0_R5_3</td>
<td>response</td>
<td>MCU_R5FSS0_CORE1/INTR_67</td>
<td>MCU_R5FSS0_CORE1/INTR_67</td>
</tr>
<tr class="row-even"><td>17</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_3</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>18</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_3</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>19</td>
<td>write</td>
<td>1</td>
<td>MCU_0_R5_3</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>20</td>
<td>read</td>
<td>2</td>
<td>DM2TIFS</td>
<td>notify</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>21</td>
<td>read</td>
<td>4</td>
<td>DM2TIFS</td>
<td>response</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>22</td>
<td>write</td>
<td>2</td>
<td>DM2TIFS</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>23</td>
<td>write</td>
<td>2</td>
<td>DM2TIFS</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>24</td>
<td>write</td>
<td>2</td>
<td>DM2TIFS</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>25</td>
<td>read</td>
<td>2</td>
<td>TIFS2DM</td>
<td>notify</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>26</td>
<td>read</td>
<td>4</td>
<td>TIFS2DM</td>
<td>response</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>27</td>
<td>write</td>
<td>2</td>
<td>TIFS2DM</td>
<td>high_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>28</td>
<td>write</td>
<td>2</td>
<td>TIFS2DM</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>29</td>
<td>write</td>
<td>2</td>
<td>TIFS2DM</td>
<td>notify_resp</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="secure-proxy-thread-allocation-for-mcu-sa3-ss0-sec-proxy-0">
<span id="soc-doc-j784s4-public-sproxy-desc-sproxy-per-list-mcu-sa3-ss0-sec-proxy-0"></span><h3>Secure Proxy thread allocation for MCU_SA3_SS0_SEC_PROXY_0<a class="headerlink" href="#secure-proxy-thread-allocation-for-mcu-sa3-ss0-sec-proxy-0" title="Permalink to this headline">¶</a></h3>
<table border="1" class="docutils">
<colgroup>
<col width="18%" />
<col width="20%" />
<col width="15%" />
<col width="7%" />
<col width="14%" />
<col width="14%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Secure Proxy Thread ID</th>
<th class="head">Direction (write or read)</th>
<th class="head">Number of Messages</th>
<th class="head">Host</th>
<th class="head">Host Function</th>
<th class="head">IRQ (threshold)</th>
<th class="head">IRQ (error)</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>15</td>
<td>read</td>
<td>8</td>
<td>TIFS_HSM</td>
<td>sec_low_priority_rx</td>
<td>WKUP_TIFS0/NVIC_81</td>
<td>WKUP_TIFS0/NVIC_81</td>
</tr>
<tr class="row-odd"><td>14</td>
<td>write</td>
<td>8</td>
<td>TIFS_HSM</td>
<td>sec_HSM_response_tx</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-even"><td>0</td>
<td>read</td>
<td>8</td>
<td>HSM</td>
<td>response</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>write</td>
<td>8</td>
<td>HSM</td>
<td>low_priority</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="processors.html" class="btn btn-neutral float-right" title="J784S4 Processor Descriptions" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="proxy_cfg.html" class="btn btn-neutral" title="J784S4 Proxy Device Descriptions" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2023</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'08.06.03',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>