library ieee;
use ieee.std_logic_1164.all;

--entity
entity of comparador is
	port(	A		:	in std_logic_vector(3 downto 0);
			B		:	in std_logic_vector(3 downto 0);
			A_eq_B	: buffer std_logic
		);
end entity;

--architecture
architecture rtl of comparador is
begin
	A_eq_B <= 	'1' when A = B else
				'0';
end rtl;