---
layout: default
title: A4412 Datasheet 2015_05_20
nav_order: 2
parent: Component Design
---
{% raw %}
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
     "http://www.w3.org/TR/html4/transitional.dtd">
<html>
<head>

  <meta http-equiv="content-type" content="text/html; charset=utf-8"/>
  <title></title>
  <meta name="generator" content="LibreOffice 24.2.7.2 (Linux)"/>
  <meta name="created" content="00:00:00"/>
  <meta name="changed" content="00:00:00"/>
</head>
<body>
<h1></h1>
<p> </p>
<p> </p>
<p><b>FEAT</b></p>
<p></p>
<p> </p>
<p>A</p>
<p>2</p>
<p>-S</p>
<p>safe</p>
<p></p>
<p> </p>
<p>Auto</p>
<p></p>
<p> </p>
<p>Wid</p>
<p>50V</p>
<p></p>
<p> </p>
<p>Buc</p>
<p></p>
<p> </p>
<p>Adju</p>
<p></p>
<p> </p>
<p>Fou</p>
<p>prot</p>
<p></p>
<p> </p>
<p>One</p>
<p>circ</p>
<p></p>
<p> </p>
<p>Pow</p>
<p>buc</p>
<p></p>
<p> </p>
<p>Win</p>
<p></p>
<p> </p>
<p>Dua</p>
<p>dete</p>
<p></p>
<p> </p>
<p>Con</p>
<p>inte</p>
<p></p>
<p> </p>
<p>Log</p>
<p></p>
<p> </p>
<p>Igni</p>
<p></p>
<p> </p>
<p>Freq</p>
<p>EM</p>
<p></p>
<p> </p>
<p>OV </p>
<p></p>
<p> </p>
<p>Pin-</p>
<p> </p>
<p><b>APPL</b></p>
<p></p>
<p> </p>
<p>EPS</p>
<p></p>
<p> </p>
<p>Auto</p>
<p><b>PACK</b></p>
<p> </p>
<p>E</p>
<p>B</p>
<p><b>TURES AND</b></p>
<p>SIL</p>
<p>TM</p>
<p> Product –</p>
<p>ety critical syste</p>
<p>omotive AEC-Q</p>
<p>de input voltage</p>
<p>V</p>
<p>IN</p>
<p> maximum </p>
<p>ck or buck/boos</p>
<p>ustable 1.3V to</p>
<p>ur internal linea</p>
<p>tection, 3.3V (3</p>
<p>e internal 5V lin</p>
<p>cuit and short-to</p>
<p>wer-on reset sig</p>
<p>ck, 3V3 or V5A </p>
<p>ndow watchdog</p>
<p>al band gaps fo</p>
<p>ection, BG</p>
<p>VREF</p>
<p>ntrol and diagn</p>
<p>erface (SPI) </p>
<p>gic enable input</p>
<p>ition enable inp</p>
<p>quency ditherin</p>
<p>I/EMC </p>
<p>and UV protec</p>
<p>-to-pin and pin-</p>
<p><b>LICATIONS</b></p>
<p><b> </b></p>
<p>S modules </p>
<p>omotive power</p>
<p><b>KAGE (NOT </b></p>
<p>Enable and </p>
<p>Start Up </p>
<p>Timing</p>
<p>Dual </p>
<p>Bandgaps</p>
<p><b> </b></p>
<p> </p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b> BENEFITS</b></p>
<p>– device featur</p>
<p>ems </p>
<p>Q100 qualified </p>
<p>e range, 3.8V</p>
<p>IN</p>
<p>st pre-regulator</p>
<p>o 3.3V, 400mA </p>
<p>ar regulators wi</p>
<p>3V3) and three </p>
<p>near regulator (</p>
<p>o-battery protec</p>
<p>gnal indicating </p>
<p>regulator outp</p>
<p>g timer with fail </p>
<p>or increased sa</p>
<p>, BG</p>
<p>FAULT</p>
<p> </p>
<p>ostic reporting </p>
<p>t (ENB) for mic</p>
<p>put (ENBAT) w</p>
<p>ng and controll</p>
<p>ction for all outp</p>
<p>-to-ground tole</p>
<p>r trains </p>
<p></p>
<p> </p>
<p>C</p>
<p></p>
<p> </p>
<p>H</p>
<p><b>TO SCALE</b></p>
<p> </p>
<p>TSD</p>
<p>Charge</p>
<p>Pump</p>
<p>In</p>
<p>S</p>
<p><i><b>Buck or B</b></i></p>
<p><i><b>nal Linear</b></i></p>
<p><b>S </b></p>
<p>res for </p>
<p>N</p>
<p> to 40V</p>
<p>IN</p>
<p> opera</p>
<p>r (VREG) </p>
<p>synchronous b</p>
<p>th fold back sh</p>
<p>5V (V5CAN, V</p>
<p>(V5P) with fold</p>
<p>ction </p>
<p>a fault on the s</p>
<p>uts (NPOR) </p>
<p>safe features </p>
<p>afety coverage </p>
<p>through a seria</p>
<p>croprocessor co</p>
<p>ith status indica</p>
<p>ed slew rate he</p>
<p>put rails </p>
<p>erant at every p</p>
<p>CAN power sup</p>
<p>High temperatu</p>
<p><b>E) </b></p>
<p>38-pin eTSS</p>
<p><b> </b></p>
<p><b>A4</b></p>
<p>5.35V</p>
<p>(VREG)</p>
<p>Buck-Boost</p>
<p>Pre-regulato</p>
<p>r</p>
<p>O</p>
<p>Serial </p>
<p>nterface</p>
<p>(SPI)</p>
<p>Prelimina</p>
<p>Subject to Cha</p>
<p><i><b>uck/Boos</b></i></p>
<p><i><b>r Regulat</b></i></p>
<p>ating range, </p>
<p>buck. </p>
<p>hort circuit </p>
<p>V5A and V5B) </p>
<p> back short </p>
<p>synchronous </p>
<p>and fault </p>
<p>al peripheral </p>
<p>ontrol </p>
<p>ator output </p>
<p>elps reduce </p>
<p>pin </p>
<p>pplies </p>
<p>ure applications</p>
<p>OP (LV)</p>
<p><b> </b></p>
<p><b>4412 SIMPLIFI</b></p>
<p>r</p>
<p>Adjus</p>
<p>1.305V</p>
<p>Sync</p>
<p>Regu</p>
<p>V/UV Detect </p>
<p>with BIST</p>
<p>&amp; NPOR</p>
<p><b> </b></p>
<p>ary Data Sh</p>
<p>ange Without </p>
<p><i><b>st Pre-Re</b></i></p>
<p><i><b>tors, Puls</b></i></p>
<p><b>DESCR</b></p>
<p>The A441</p>
<p>buck/boos</p>
<p>voltages i</p>
<p>control, di</p>
<p>regulator </p>
<p>3.3V/90m</p>
<p>5V/55mA </p>
<p>adjustabl</p>
<p>e</p>
<p>supply CA</p>
<p>supplies i</p>
<p>under hoo</p>
<p> </p>
<p>Enable in</p>
<p>voltage (E</p>
<p>function o</p>
<p>interface (</p>
<p> </p>
<p>Diagnostic</p>
<p>output (NP</p>
<p>alert the m</p>
<p>microproc</p>
<p>one for re</p>
<p>coverage </p>
<p> </p>
<p>The A441</p>
<p>period of 2</p>
<p>valid 2ms</p>
<p>into flash </p>
<p> </p>
<p>Protection</p>
<p>rails.  In c</p>
<p>back over</p>
<p>protected </p>
<p>include pu</p>
<p>protection</p>
<p>protection</p>
<p> </p>
<p>The A441</p>
<p>38-lead eT</p>
<p>s </p>
<p><b>IED BLOCK D</b></p>
<p>stable</p>
<p>V to 3.3V</p>
<p>. Buck </p>
<p>ulator</p>
<p>Clock Edg</p>
<p>Window </p>
<p>Watchdog</p>
<p>R</p>
<p>eet </p>
<p>Notice </p>
<p><i><b>egulator w</b></i></p>
<p><i><b>se Width </b></i></p>
<p><b>RIPTION </b></p>
<p>2 is power ma</p>
<p>st pre-regulato</p>
<p>nto a tightly reg</p>
<p>iagnostics and </p>
<p>supplies a 5V/</p>
<p>mA linear regula</p>
<p>linear regulato</p>
<p>e 400mA synch</p>
<p>AN transceiver,</p>
<p>n high tempera</p>
<p>od applications</p>
<p>puts to the A44</p>
<p>ENBAT).  The A</p>
<p>of the individua</p>
<p>(SPI). </p>
<p>c outputs from </p>
<p>POR), an ENB</p>
<p>microprocessor</p>
<p>cessor can read</p>
<p>egulation and o</p>
<p>and fault detec</p>
<p>2 contains a W</p>
<p>2ms. The watc</p>
<p>sec pulses from</p>
<p>mode or be res</p>
<p>n features inclu</p>
<p>case of a shorte</p>
<p>r current protec</p>
<p>from a short-to</p>
<p>ulse-by-pulse c</p>
<p>n, LX short circ</p>
<p>n (VREG only) </p>
<p>2 is supplied in</p>
<p>TSSOP packag</p>
<p><b>IAGRAM </b></p>
<p>5.0V L</p>
<p>Regulato</p>
<p>Foldb</p>
<p>Protec</p>
<p>ge </p>
<p>g </p>
<p>3.3V Linear </p>
<p>Regulator with</p>
<p>Foldback </p>
<p>Protection</p>
<p><i><b>with a Sy</b></i></p>
<p><i><b>Watchdo</b></i></p>
<p>anagement IC t</p>
<p>r to efficiently c</p>
<p>gulated interm</p>
<p>protections.  T</p>
<p>100mA protect</p>
<p>ator, a 5V/200m</p>
<p>or, a 5V/30mA </p>
<p>hronous buck r</p>
<p>, sensor and m</p>
<p>ature environm</p>
<p>s. </p>
<p>412 include a lo</p>
<p>A4412 also pro</p>
<p>l 5V rails throu</p>
<p>the A4412 inc</p>
<p>BAT status outp</p>
<p>r that a fault ha</p>
<p>d fault status th</p>
<p>one for fault che</p>
<p>ction of the A44</p>
<p>Window Watchd</p>
<p>chdog timer is a</p>
<p>m the processor</p>
<p>set via secure </p>
<p>ude under and </p>
<p>ed output, all lin</p>
<p>ction. In additio</p>
<p>o-battery event</p>
<p>current limit, hic</p>
<p>uit protection, m</p>
<p>and thermal sh</p>
<p>n a low profile </p>
<p>ge (suffix “LV”)</p>
<p>inear </p>
<p>or with </p>
<p>back </p>
<p>ction</p>
<p>5.0</p>
<p>Fo</p>
<p>5.0V Line</p>
<p>Regulator </p>
<p>Foldbac</p>
<p>Protecti</p>
<p>h </p>
<p><b>A</b></p>
<p>M</p>
<p><i><b>ynchronou</b></i></p>
<p><i><b>og Timer,</b></i></p>
<p>hat uses a buc</p>
<p>convert automo</p>
<p>ediate voltage </p>
<p>The output of th</p>
<p>ted linear regul</p>
<p>mA linear regul</p>
<p>linear regulato</p>
<p>regulator.  Des</p>
<p>microprocessor </p>
<p>ments the A4412</p>
<p>ogic level (ENB</p>
<p>ovides flexibility</p>
<p>gh a serial per</p>
<p>clude a power-o</p>
<p>put, and a fault </p>
<p>as occurred. Th</p>
<p>hrough SPI. Du</p>
<p>ecking, improve</p>
<p>412. </p>
<p>dog timer with </p>
<p>activated once </p>
<p>r. The watchdo</p>
<p>SPI command</p>
<p>over voltage o</p>
<p>near regulators</p>
<p>on, the V5P out</p>
<p>t. Both switchin</p>
<p>ccup mode sho</p>
<p>missing asynch</p>
<p>hutdown. </p>
<p>(1.2mm maxim</p>
<p>) with exposed </p>
<p>0V Protected </p>
<p>Regulator w</p>
<p>oldback and S</p>
<p>V</p>
<p>BAT </p>
<p>Protect</p>
<p>ear </p>
<p> with </p>
<p>ck </p>
<p>on</p>
<p>5.0V </p>
<p>Regula</p>
<p>Fold</p>
<p>Prot</p>
<p><b>A4412</b></p>
<p>ay 20</p>
<p>th</p>
<p>, 2015</p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>, and SPI</b></i></p>
<p>ck or </p>
<p>otive battery </p>
<p>complete with </p>
<p>he pre-</p>
<p>lator, a </p>
<p>ator, a </p>
<p>r and an </p>
<p>igned to </p>
<p>power </p>
<p>2 is ideal for </p>
<p>B) and a high-</p>
<p>y with disable </p>
<p>ripheral </p>
<p>on-reset </p>
<p>flag output to </p>
<p>he </p>
<p>ual band gaps, </p>
<p>e safety </p>
<p>a detect </p>
<p>it receives </p>
<p>og can be put </p>
<p>s. </p>
<p>n all output </p>
<p>s feature fold </p>
<p>tput is </p>
<p>ng regulators </p>
<p>ort circuit </p>
<p>hronous diode </p>
<p>mum height) </p>
<p>power pad. </p>
<p> </p>
<p>Linear </p>
<p>with </p>
<p>Short to </p>
<p>tion</p>
<p>Linear </p>
<p>ator with </p>
<p>dback </p>
<p>tection</p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p><b>SEL</b></p>
<p><b>P</b></p>
<p>A4</p>
<p>*Con</p>
<p> </p>
<p><b>ABS</b></p>
<p>VIN</p>
<p>EN</p>
<p>LX</p>
<p>VC</p>
<p>V5</p>
<p>All </p>
<p>Am</p>
<p>Jun</p>
<p>Sto</p>
<p>* Str</p>
<p>ratin</p>
<p>Cha</p>
<p>relia</p>
<p> </p>
<p>** Th</p>
<p> </p>
<p> </p>
<p><b>THE</b></p>
<p><b>Ch</b></p>
<p>Jun</p>
<p>res</p>
<p>*Add</p>
<p>V</p>
<p>EN</p>
<p>Nod</p>
<p>“A</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>LECTION GU</b></p>
<p><b>Part Number </b></p>
<p>4412KLVTR-T </p>
<p>ntact Allegro for</p>
<p><b>SOLUTE MAX</b></p>
<p><b>Chara</b></p>
<p>N </p>
<p>NBAT </p>
<p>1 </p>
<p>CP, CP1, CP2 </p>
<p>P </p>
<p>other pins </p>
<p>mbient Tempera</p>
<p>nction Tempera</p>
<p>orage Tempera</p>
<p>resses beyond </p>
<p>ngs only, and fu</p>
<p>racteristics tab</p>
<p>bility </p>
<p>he higher ENBA</p>
<p><b>ERMAL CHA</b></p>
<p><b>haracteristic </b></p>
<p>nction to ambie</p>
<p>sistance  </p>
<p>ditional therma</p>
<p>NBAT</p>
<p>≥450Ω </p>
<p>de </p>
<p>A”</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>UIDE </b></p>
<p><b>Temp. Ra</b></p>
<p>–40 to 150</p>
<p>r additional pack</p>
<p><b>XIMUM RATI</b></p>
<p><b>acteristic </b></p>
<p>ature </p>
<p>ature </p>
<p>ature Range </p>
<p>those listed in </p>
<p>unctional opera</p>
<p>ble is not implie</p>
<p>AT ratings (-13</p>
<p><b>RACTERIST</b></p>
<p> </p>
<p>ent thermal </p>
<p>l information av</p>
<p><b>4412</b></p>
<p>ENBAT</p>
<p>GND</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>nge </b></p>
<p>0°C </p>
<p>38-p</p>
<p>king options </p>
<p><b>INGS*  </b></p>
<p><b>Sym</b></p>
<p>V</p>
<p>V</p>
<p>V</p>
<p>EN</p>
<p>I</p>
<p>ENB</p>
<p> </p>
<p> </p>
<p>V</p>
<p>V</p>
<p> </p>
<p>T</p>
<p>T</p>
<p>T</p>
<p>this table may</p>
<p>ation of the dev</p>
<p>d. Exposure to</p>
<p>3V and 50V) ar</p>
<p> </p>
<p><b>ICS </b></p>
<p><b>Symbol  </b></p>
<p>Rθ</p>
<p>JA </p>
<p> </p>
<p>vailable on the </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>Packag</b></p>
<p>pin eTSSOP w/</p>
<p><b>mbol </b></p>
<p>VIN</p>
<p> </p>
<p> </p>
<p>NBAT</p>
<p> </p>
<p>With c</p>
<p> </p>
<p>BAT</p>
<p> </p>
<p> </p>
<p> </p>
<p>t &lt; 25</p>
<p>t &lt; 50</p>
<p> </p>
<p>V5P</p>
<p> </p>
<p> </p>
<p> </p>
<p>T</p>
<p>A</p>
<p> </p>
<p>Limite</p>
<p>T</p>
<p>J</p>
<p> </p>
<p> </p>
<p>T</p>
<p>S</p>
<p> </p>
<p> </p>
<p>y cause perman</p>
<p>vice at these or</p>
<p>o absolute-max</p>
<p>re measured at</p>
<p>eTSSOP-38 (</p>
<p>Allegro websit</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>ge </b></p>
<p>/ thermal pad </p>
<p><b>Notes</b></p>
<p>current limiting </p>
<p>0ns </p>
<p>ns </p>
<p>ed by power dis</p>
<p>nent damage to</p>
<p>r any other con</p>
<p>ximum-rated co</p>
<p>t node “A” in th</p>
<p><b>Test Con</b></p>
<p>(LV) package </p>
<p>te </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>Pac</b></p>
<p>TBD pieces</p>
<p>resistor** </p>
<p>ssipation </p>
<p>o the device. T</p>
<p>ditions beyond</p>
<p>onditions for ex</p>
<p>e following circ</p>
<p><b>nditions* </b></p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>cking </b></p>
<p>s per 7-in reel </p>
<p><b>Ratin</b></p>
<p>−0.3 to</p>
<p>−13 to</p>
<p>−0.3 to</p>
<p>±75</p>
<p>−0.3 to V</p>
<p>V</p>
<p>−1.5</p>
<p>V</p>
<p>VIN</p>
<p>+3</p>
<p>−0.3 to</p>
<p>−1.0 to</p>
<p>*Independe</p>
<p>−0.3 to</p>
<p>−40 to </p>
<p>−40 to </p>
<p>−40 to </p>
<p>The absolute m</p>
<p>d those indicate</p>
<p>xtended periods</p>
<p>cuit configuratio</p>
<p> </p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><b>Lead Fra</b></p>
<p>100% Matt</p>
<p><b>ng </b></p>
<p>o 50 </p>
<p>o 50 </p>
<p>o 8 </p>
<p>5 </p>
<p>VIN</p>
<p>+0.3 </p>
<p>5 </p>
<p>3V </p>
<p>o 60 </p>
<p>o 50* </p>
<p>nt of V</p>
<p>VIN</p>
<p> </p>
<p>o 7 </p>
<p>140 </p>
<p>165 </p>
<p>150 </p>
<p>aximum ratings</p>
<p>ed in the Electr</p>
<p>s may affect de</p>
<p>on: </p>
<p><b>Value </b></p>
<p><b>U</b></p>
<p>30 </p>
<p>º</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>2</p>
<p><b>ame  </b></p>
<p>te Tin </p>
<p><b>Units </b></p>
<p>V </p>
<p>V </p>
<p>mA </p>
<p>V </p>
<p>V </p>
<p>V </p>
<p>V </p>
<p>ºC </p>
<p>ºC </p>
<p>ºC </p>
<p>s are stress </p>
<p>rical </p>
<p>evice </p>
<p><b>Units  </b></p>
<p>ºC/W  </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>FUN</b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>NCTIONAL B</b></p>
<p>VIN</p>
<p>VIN</p>
<p>VCC</p>
<p>SCK</p>
<p>SDI</p>
<p>SDO</p>
<p>STRn</p>
<p>ENBATS</p>
<p>ENBAT</p>
<p>650KΩ</p>
<p>ENB</p>
<p>DITH</p>
<p>nERROR</p>
<p>POE</p>
<p>WD_IN</p>
<p>NPOR</p>
<p>FFn</p>
<p>DIAG</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>BLOCK DIAG</b></p>
<p><b>Bias LDO</b></p>
<p>LDO</p>
<p>BG</p>
<p>FAULT</p>
<p>VIN</p>
<p>OK</p>
<p>VIN</p>
<p>OK</p>
<p><b>ENABLE an</b></p>
<p>↑ 3.3V</p>
<p>TY P</p>
<p>↓ 2.6V</p>
<p>TY P</p>
<p>Ω</p>
<p>60KΩ</p>
<p><b>Oscillato</b></p>
<p>Oscillator </p>
<p>and </p>
<p>Clocks</p>
<p>H_DIS</p>
<p>VDD</p>
<p><b>WINDOW WAT</b></p>
<p><b>OV/UV D</b></p>
<p>OV/U</p>
<p>DETEC</p>
<p>DELA</p>
<p>MPOR</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>RAM </b></p>
<p>CL</p>
<p>B</p>
<p>BG</p>
<p>VREG</p>
<p>VCC</p>
<p>SU/SD</p>
<p>VDD</p>
<p>LDO</p>
<p><b>nd START UP TIM</b></p>
<p>P</p>
<p>P</p>
<p>DE-</p>
<p>GLITCH</p>
<p>td</p>
<p>F ILT</p>
<p>SU/SD</p>
<p>V</p>
<p><b>or</b></p>
<p>CLK @ fosc</p>
<p>CLK</p>
<p>1MHz</p>
<p>WD</p>
<p>OSC</p>
<p><b>TCHDOG</b></p>
<p>W</p>
<p>WD Monitor</p>
<p>W</p>
<p>V</p>
<p>V</p>
<p>W</p>
<p>M</p>
<p>M</p>
<p>V</p>
<p>W</p>
<p>W</p>
<p><b>Detect</b></p>
<p>DE-</p>
<p>GLITCH</p>
<p>td</p>
<p>FI LT</p>
<p>REF</p>
<p>UV </p>
<p>CT &amp; </p>
<p>AYS</p>
<p>RST</p>
<p>DE-</p>
<p>GLITCH</p>
<p>td</p>
<p>FI LT</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>Charge Pu</b></p>
<p>CP2</p>
<p>CP1</p>
<p>VCP</p>
<p>Charge</p>
<p>Pump</p>
<p>LK</p>
<p>1MHz</p>
<p>BG</p>
<p>VREF</p>
<p>G</p>
<p>FAULT</p>
<p>VCP OV/U</p>
<p>Detect</p>
<p><b>MING</b></p>
<p>FALLING</p>
<p>DELAY</p>
<p>td</p>
<p>LD O,OF F</p>
<p>O</p>
<p>S</p>
<p>E</p>
<p>Regulator </p>
<p>Sequencer</p>
<p>B</p>
<p>3</p>
<p>L</p>
<p>M</p>
<p>BG1</p>
<p>BG2</p>
<p>VDD</p>
<p>V</p>
<p>V</p>
<p>V</p>
<p>*V</p>
<p>*D</p>
<p>V</p>
<p>V</p>
<p>V</p>
<p>V5C</p>
<p>D</p>
<p>MAX</p>
<p>MIN</p>
<p>VALID_</p>
<p>WD</p>
<p>WD_RE</p>
<p>MPOR</p>
<p>* </p>
<p>WD</p>
<p>OSC</p>
<p>WD_F</p>
<p>ENB_EN</p>
<p>VDD</p>
<p>VCORE_OK</p>
<p>WD_STATE</p>
<p>MAX_TIMER</p>
<p>MIN_TIMER</p>
<p>VALID_COUNT</p>
<p>WD_FLASH</p>
<p>WD_RESTART</p>
<p>V5CAN_DIS</p>
<p>V5A</p>
<p>FB</p>
<p>BG</p>
<p>FA ULT</p>
<p>CLK</p>
<p>1MHz</p>
<p>VCC</p>
<p>VCP</p>
<p>VREG</p>
<p>V5B</p>
<p>V5CAN</p>
<p>V5P</p>
<p>3V3</p>
<p>ON/OFF</p>
<p>WD_F</p>
<p>TSD</p>
<p>VCORE_OK</p>
<p>V5P</p>
<p>DIS C</p>
<p>*D1</p>
<p>MI SS ING</p>
<p>*I</p>
<p>LIM,LX1</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>ump</b></p>
<p>CP2</p>
<p>VCP UV</p>
<p>VCP OV</p>
<p>VCP</p>
<p>UV </p>
<p>ON/OFF</p>
<p>SU/SD</p>
<p>NB_EN</p>
<p>UCK_ON</p>
<p>V3_ON</p>
<p>DOs_ON</p>
<p>MPOR</p>
<p>BG1_UV</p>
<p>BG</p>
<p>VREF</p>
<p>BG</p>
<p>FA ULT</p>
<p>BG2_UV</p>
<p>TSD</p>
<p>V</p>
<p>CL</p>
<p><b>SPI</b></p>
<p>VCC_UV</p>
<p>VCC_OV</p>
<p>VCP_UV</p>
<p>VCP_OV</p>
<p>D1</p>
<p>MI SS ING</p>
<p>*I</p>
<p>LIM,LX1</p>
<p>*I</p>
<p>LIM,LX2</p>
<p>V5A_DIS</p>
<p>V5B_DIS</p>
<p>V5P_DIS</p>
<p>CAN_DIS</p>
<p>DITH_DIS</p>
<p>VDD</p>
<p>X_TIMER</p>
<p>N_TIMER</p>
<p>_COUNT</p>
<p>D_FLASH</p>
<p>ESTART</p>
<p>WD_F</p>
<p><b>MASTER IC POR</b></p>
<p><b>(MPOR)</b></p>
<p>SS OK</p>
<p>MASTER</p>
<p>IC POR</p>
<p>(MPOR)</p>
<p>indicates a latched fau</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>BUC</b></p>
<p>CLK @ fosc</p>
<p>BG</p>
<p>VRE F</p>
<p>VSS2</p>
<p>RST</p>
<p>MPOR</p>
<p>VREG</p>
<p>BUCK_ON</p>
<p>TSD</p>
<p><b>B</b></p>
<p>BG</p>
<p>VRE F</p>
<p>COMP</p>
<p>VCP UV</p>
<p>VREG ON</p>
<p>STOP</p>
<p>VSS1</p>
<p>RST</p>
<p>MPOR</p>
<p>LK @ fosc</p>
<p>VCP</p>
<p>VIN</p>
<p>VREG</p>
<p>VREG_UV</p>
<p>V5A_UV</p>
<p>V5B_UV</p>
<p>V5P_UV</p>
<p>V5CAN_UV</p>
<p>3V3_UV</p>
<p>FB_UV</p>
<p>VREG_OV</p>
<p>V5A_OV</p>
<p>V5B_OV</p>
<p>V5P_OV</p>
<p>V5CAN_OV</p>
<p>3V3_OV</p>
<p>FB_OV</p>
<p>TSD</p>
<p>ENBATS</p>
<p>D</p>
<p>VREG_OCP</p>
<p>V5A_OCP</p>
<p>V5B_OCP</p>
<p>V5P_OCP</p>
<p>V5CAN_OCP</p>
<p>3V3_OCP</p>
<p>FB_OCP</p>
<p><b>R </b></p>
<p>VSS1</p>
<p>RST</p>
<p>VSS2</p>
<p>RST</p>
<p>lt</p>
<p>BG1_UV</p>
<p>BG2_UV</p>
<p>VCC_UV</p>
<p>VCP_UV</p>
<p>*VREG_OV</p>
<p>*VCP_OV</p>
<p>*D1</p>
<p>MISS ING</p>
<p>*FB_OV</p>
<p>*I</p>
<p>LIM,LX2</p>
<p>TSD</p>
<p>V5P</p>
<p>D</p>
<p>BG</p>
<p>VR</p>
<p>V5P_D</p>
<p>LDOs_O</p>
<p>VRE</p>
<p>VC</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>PGND</p>
<p>AGND</p>
<p>DGND</p>
<p><b>K-BOOST PRE-R</b></p>
<p><b>BUCK REG</b></p>
<p><b>SYNC.</b></p>
<p><b>BUCK</b></p>
<p><b>Controller</b></p>
<p>(w/ Hiccup Mo</p>
<p>COMP2 &amp; SS2 Res</p>
<p><b>BUCK-BOOST</b></p>
<p><b>Control</b></p>
<p>SS1</p>
<p>COMP1</p>
<p>FB</p>
<p>P1 &amp; SS1 Reset</p>
<p>P PWM</p>
<p><b>V5</b></p>
<p>BG</p>
<p>VREF</p>
<p>V5A_DIS</p>
<p>BUCK_ON</p>
<p>VREG</p>
<p>VCP</p>
<p>BG</p>
<p>VREF</p>
<p>V5B_DIS</p>
<p>LDOs_ON</p>
<p>VREG</p>
<p>VCP</p>
<p><b>V5</b></p>
<p>BG</p>
<p>VREF</p>
<p>V5CAN_DIS</p>
<p>LDOs_ON</p>
<p>VREG</p>
<p>VCP</p>
<p><b>V5C</b></p>
<p><b>3</b></p>
<p>BG</p>
<p>VRE F</p>
<p>3V3_ON</p>
<p>VREG</p>
<p>VCP</p>
<p><b>V5P R</b></p>
<p>FOLD</p>
<p>IS C</p>
<p>5V Lin</p>
<p>Regula</p>
<p>RE F</p>
<p>DIS</p>
<p>ON</p>
<p>G</p>
<p>CP</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>PGND</p>
<p><b>REGULATOR</b></p>
<p><b>GULATOR</b></p>
<p>de)</p>
<p>C</p>
<p>set</p>
<p>C</p>
<p>I</p>
<p>SLEW</p>
<p>V</p>
<p><b>5A Regulator</b></p>
<p>FOLDBACK</p>
<p>5V Linear </p>
<p>Regulator</p>
<p><b>5B Regulator</b></p>
<p>FOLDBACK</p>
<p>5V Linear </p>
<p>Regulator</p>
<p><b>CAN Regulator</b></p>
<p>V</p>
<p>FOLDBAC</p>
<p>5V Linear </p>
<p>Regulator</p>
<p><b>3V3 Regulator</b></p>
<p>FOLDBACK</p>
<p>3.3V Linear </p>
<p>Regulat or</p>
<p><b>Regulator</b></p>
<p>DBACK</p>
<p>Short to </p>
<p>VBAT </p>
<p>Prot ection</p>
<p>near </p>
<p>at or</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>3</p>
<p> </p>
<p>LX2</p>
<p>COMP2</p>
<p>FB</p>
<p>SS2</p>
<p>OV</p>
<p>SS1</p>
<p>COMP1</p>
<p>LX1</p>
<p>LX1</p>
<p>LG</p>
<p>VREG</p>
<p>V5A</p>
<p>K</p>
<p>V5B</p>
<p>K</p>
<p>V5CAN</p>
<p>K</p>
<p>3V3</p>
<p>V5P</p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>TYP</b></p>
<p><b> </b></p>
<p> </p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>PICAL SCHE</b></p>
<p>2</p>
<p>VBAT</p>
<p>KEY_SW</p>
<p>10p</p>
<p>C</p>
<p>VCC</p>
<p>1μF</p>
<p>100μF </p>
<p>50V/250mΩ</p>
<p>NPOR</p>
<p>V_IGN</p>
<p>µP </p>
<p>ENABLE</p>
<p>3V3</p>
<p>90mA</p>
<p>FAULT</p>
<p>Din</p>
<p>SS3P4</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>MATIC </b></p>
<p>2x 4.7μF </p>
<p>50V</p>
<p>1210</p>
<p>0.1</p>
<p>06</p>
<p>C</p>
<p>S</p>
<p>8.25k</p>
<p>2.2nF</p>
<p>pF</p>
<p>10k</p>
<p>n</p>
<p>3.3k</p>
<p>2.2μF</p>
<p>3V3</p>
<p>10k</p>
<p>3V3</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>Using a Ser</b></p>
<p><b> </b></p>
<p>1μF</p>
<p>603</p>
<p>VIN</p>
<p>VIN</p>
<p>VCC</p>
<p>SS1</p>
<p>COMP1</p>
<p>WD_IN</p>
<p>SS1</p>
<p>FFn</p>
<p>NPOR</p>
<p>1.0μF</p>
<p>nERROR</p>
<p>ENBAT</p>
<p>ENB</p>
<p>SCK</p>
<p>SDI</p>
<p>SDO</p>
<p>STRn</p>
<p>3V3</p>
<p>DIAG</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>Buck</b></p>
<p><b>ies Diode for</b></p>
<p>AGND</p>
<p>0.22μF</p>
<p>CP2</p>
<p>CP1</p>
<p>VCP</p>
<p>PGND</p>
<p>DGND</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>k-Boost Mod</b></p>
<p><b>r Reverse Ba</b></p>
<p><b> </b></p>
<p><b>A4412</b></p>
<p>VRE</p>
<p>LX</p>
<p>LX</p>
<p>LG</p>
<p>LX2</p>
<p>COMP</p>
<p>FB</p>
<p>SS2</p>
<p>V5P</p>
<p>V5A</p>
<p>V5B</p>
<p>ENBATS</p>
<p>POE</p>
<p>V5</p>
<p>CAN</p>
<p>OV</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>de </b></p>
<p><b>attery Protec</b></p>
<p>0.47μF</p>
<p>EG</p>
<p>1</p>
<p>1</p>
<p>G</p>
<p>2k</p>
<p>D1</p>
<p>SS3P4</p>
<p>P2</p>
<p>C</p>
<p>SS2</p>
<p>2.74</p>
<p>4.7n</p>
<p>2</p>
<p>P</p>
<p>A</p>
<p>2.2μF</p>
<p>B</p>
<p>2.2μF</p>
<p>S</p>
<p>N</p>
<p>2.2μF</p>
<p>VCC</p>
<p>10</p>
<p>10μ</p>
<p>H</p>
<p>D3</p>
<p>MSS1P5</p>
<p>LX2</p>
<p>COMP2</p>
<p>FB</p>
<p>C</p>
<p>S</p>
<p>SS2</p>
<p>OV</p>
<p><b>A4412</b></p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>ction (D</b></p>
<p><b>IN</b></p>
<p><b>) </b></p>
<p><b>Buck set up fo</b></p>
<p>F</p>
<p>Q1</p>
<p>FDS8449</p>
<p>or Si4446DY</p>
<p>4</p>
<p>D2</p>
<p>SS3P4</p>
<p>4k</p>
<p>nF</p>
<p>10pF</p>
<p>5V </p>
<p>PROTECTED</p>
<p>100mA</p>
<p>2.2μF</p>
<p>V5A</p>
<p>55mA</p>
<p>F</p>
<p>V5B</p>
<p>30mA</p>
<p>F</p>
<p>10k</p>
<p>ENBAT</p>
<p>STATUS</p>
<p>V5</p>
<p>CAN</p>
<p>200mA</p>
<p>C</p>
<p>μH</p>
<p>10μF</p>
<p>H</p>
<p>SS2</p>
<p>5.11k</p>
<p>4.7nF</p>
<p>22μH</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><b>or 3.3V output</b></p>
<p>5.35V</p>
<p>TY P</p>
<p>1.3V</p>
<p>180mA</p>
<p>D </p>
<p>S</p>
<p>10μF</p>
<p>10μF</p>
<p>10pF</p>
<p>15.4k</p>
<p>1</p>
<p>15.4k</p>
<p>10k</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>4</p>
<p><b> </b></p>
<p>3.3V</p>
<p>100mA</p>
<p>10μF</p>
<p>10k</p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>TYP</b></p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>PICAL SCHE</b></p>
<p><b>Usin</b></p>
<p><b>Using</b></p>
<p>VBAT</p>
<p>C</p>
<p>VCC</p>
<p>1μF</p>
<p>10</p>
<p>50V/2</p>
<p>Din</p>
<p>SS3P4</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>MATIC </b></p>
<p><b>ng a PMOS F</b></p>
<p><b>g an NMOS F</b></p>
<p>2x 4.7μF </p>
<p>50V</p>
<p>1210</p>
<p>R</p>
<p>C</p>
<p>C</p>
<p>P1</p>
<p>00μF </p>
<p>250mΩ</p>
<p>4</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>M</b></p>
<p><b>ET for Rever</b></p>
<p><b>FET for Reve</b></p>
<p><b> </b></p>
<p>0.1μF</p>
<p>0603</p>
<p>VIN</p>
<p>VIN</p>
<p>VCC</p>
<p>SS1</p>
<p>COMP1</p>
<p>C</p>
<p>SS1</p>
<p>Z1</p>
<p>C</p>
<p>Z1</p>
<p>VBATT</p>
<p>VBATT</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>Modification</b></p>
<p><b>rse Battery P</b></p>
<p><b>erse Battery </b></p>
<p>1.0μF</p>
<p>0.22μF</p>
<p>CP1</p>
<p>VCP</p>
<p>Body D</p>
<p>Body D</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p> </p>
<p><b>s for Buck O</b></p>
<p> </p>
<p><b>Protection In</b></p>
<p><b>Protection In</b></p>
<p><b>A4412</b></p>
<p>CP2</p>
<p>Diode</p>
<p>Diode</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>Only Mode </b></p>
<p><b>stead of a Se</b></p>
<p><b>nstead of a S</b></p>
<p><b>2</b></p>
<p>VREG</p>
<p>LX1</p>
<p>LX1</p>
<p>LG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>eries Schott</b></p>
<p> </p>
<p><b>Series Schott</b></p>
<p> </p>
<p>0.47μF</p>
<p>D1</p>
<p>SS3P4</p>
<p>MODULE</p>
<p>MODULE</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><b>ky Diode (D</b></p>
<p><b>IN</b></p>
<p><b>tky Diode (D</b></p>
<p>5.35V</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>5</p>
<p> </p>
<p><b>N</b></p>
<p><b>)</b></p>
<p> </p>
<p><b>D</b></p>
<p><b>IN</b></p>
<p><b>)</b></p>
<p> </p>
<p>V</p>
<p>TY P</p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>PIN</b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>-OUT DIAGR</b></p>
<p><b> </b></p>
<p><b>Pin No.</b></p>
<p> </p>
<p>1 </p>
<p>2,3 </p>
<p>4 </p>
<p>5 </p>
<p>6 </p>
<p>7 </p>
<p>8 </p>
<p>9 </p>
<p>10 </p>
<p>11 </p>
<p>12 </p>
<p>13 </p>
<p>14 </p>
<p>15 </p>
<p>16 </p>
<p>17 </p>
<p>18 </p>
<p>19 </p>
<p>20 </p>
<p>21 </p>
<p>22 </p>
<p>23 </p>
<p>24 </p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>RAM: </b></p>
<p><b>Name</b></p>
<p> </p>
<p>VCP </p>
<p>VIN </p>
<p>AGND </p>
<p>ENBAT </p>
<p>VCC </p>
<p>ENBATS </p>
<p>SS1 </p>
<p>COMP1 </p>
<p>DIAG </p>
<p>SDI </p>
<p>SDO </p>
<p>STRn </p>
<p>SCK </p>
<p>NPOR </p>
<p>WD_IN </p>
<p>ENB </p>
<p>DGND </p>
<p>POE </p>
<p>nERROR </p>
<p>FFn </p>
<p>SS2 </p>
<p>FB </p>
<p>OV </p>
<p>1</p>
<p>2</p>
<p>3</p>
<p>38</p>
<p>37</p>
<p>36</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>Charge p</p>
<p>Input volt</p>
<p>Analog gr</p>
<p>Ignition e</p>
<p>Internal v</p>
<p>Open dra</p>
<p>Soft start </p>
<p>Error amp</p>
<p>Diagnosti</p>
<p>occurred </p>
<p>SPI data </p>
<p>SPI data </p>
<p>Chip sele</p>
<p>Clock inp</p>
<p>Active LO</p>
<p>Watchdog</p>
<p>Logic ena</p>
<p>Digital gro</p>
<p>Gate driv</p>
<p>System fa</p>
<p>Active low</p>
<p>Soft start </p>
<p>Feedback</p>
<p>Input to s</p>
<p>4</p>
<p>35</p>
<p>5</p>
<p>34</p>
<p>6</p>
<p>33</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ump reservoir </p>
<p>age pins </p>
<p>round pin </p>
<p>nable input fro</p>
<p>voltage regulato</p>
<p>ain ignition statu</p>
<p>programming </p>
<p>plifier compens</p>
<p>ic pin to aid de-</p>
<p>is sent to this p</p>
<p>input from the </p>
<p>output to the m</p>
<p>ect input from th</p>
<p>ut from the mic</p>
<p>OW, open-drain</p>
<p>g pulse train in</p>
<p>able input from </p>
<p>ound pin </p>
<p>e enable signa</p>
<p>ault input. This </p>
<p>w fault flag, ale</p>
<p>programming </p>
<p>k pin with 1.305</p>
<p>ynchronous ov</p>
<p>7</p>
<p>8</p>
<p>32</p>
<p>31</p>
<p>9</p>
<p>30</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>capacitor </p>
<p>m the key/switc</p>
<p>or bypass capa</p>
<p>us output of EN</p>
<p>pin for the buc</p>
<p>sation network </p>
<p>-bug. A pulse t</p>
<p>pin. See fault ta</p>
<p>microcontroller</p>
<p>microcontroller</p>
<p>he microcontro</p>
<p>crocontroller </p>
<p>n regulator fault</p>
<p>put from a mic</p>
<p>a micro-contro</p>
<p>al, <i>goes low </i>if a</p>
<p>fault is ANDed</p>
<p>rts the micropr</p>
<p>pin for the adju</p>
<p>5V reference fo</p>
<p>ver voltage sen</p>
<p>9</p>
<p>10</p>
<p>29</p>
<p>12</p>
<p>11</p>
<p>27</p>
<p>28</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>Description</b></p>
<p>ch via a series</p>
<p>acitor pin </p>
<p>NBAT </p>
<p>ck/boost pre-reg</p>
<p>pin for the buc</p>
<p>train whose fre</p>
<p>able. </p>
<p>r </p>
<p>oller </p>
<p>t detection outp</p>
<p>cro-controller or</p>
<p>oller or DSP </p>
<p>a watchdog fau</p>
<p>d with the watc</p>
<p>rocessor of a fa</p>
<p>ustable synchro</p>
<p>or  synchronou</p>
<p>nse circuit </p>
<p>12</p>
<p>27</p>
<p>14</p>
<p>13</p>
<p>25</p>
<p>26</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>n</b></p>
<p> </p>
<p> resistor </p>
<p>gulator </p>
<p>ck/boost pre-reg</p>
<p>quency depen</p>
<p>put </p>
<p>r DSP </p>
<p>lt is detected o</p>
<p>ch dog fault to c</p>
<p>ault within the r</p>
<p>onous buck reg</p>
<p>us buck regulato</p>
<p>15</p>
<p>17</p>
<p>16</p>
<p>24</p>
<p>22</p>
<p>23</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>gulator </p>
<p>ds on the fault </p>
<p>or nERROR is l</p>
<p>create the POE</p>
<p>regulator </p>
<p>gulator </p>
<p>or </p>
<p>19</p>
<p>18</p>
<p>20</p>
<p>21</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>6</p>
<p><b> </b></p>
<p>that </p>
<p>low </p>
<p>E signal </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>Pin No.</b></p>
<p> </p>
<p>25 </p>
<p>26 </p>
<p>27 </p>
<p>28 </p>
<p>29 </p>
<p>30 </p>
<p>31 </p>
<p>32 </p>
<p>33 </p>
<p>34 </p>
<p>35,36 </p>
<p>37 </p>
<p>38 </p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>Name</b></p>
<p> </p>
<p>COMP2 </p>
<p>V5P </p>
<p>V5A </p>
<p>V5B </p>
<p>3V3 </p>
<p>5VCAN </p>
<p>VREG </p>
<p>LX2 </p>
<p>LG </p>
<p>PGND </p>
<p>LX1 </p>
<p>CP1 </p>
<p>CP2 </p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>Error amp</p>
<p>5V protec</p>
<p>A 5V regu</p>
<p>A 5V regu</p>
<p>A 3.3V re</p>
<p>A 5V regu</p>
<p>Output of</p>
<p>Switching</p>
<p>Boost gat</p>
<p>Power gro</p>
<p>Switching</p>
<p>Charge p</p>
<p>Charge p</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>plifier compens</p>
<p>cted regulator o</p>
<p>ulator output </p>
<p>ulator output </p>
<p>egulator output</p>
<p>ulator output fo</p>
<p>f the pre-regula</p>
<p>g node for the a</p>
<p>te drive output </p>
<p>ound for the ad</p>
<p>g node for the b</p>
<p>ump capacitor </p>
<p>ump capacitor </p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>sation network </p>
<p>output </p>
<p>or communicati</p>
<p>ator and input to</p>
<p>adjustable sync</p>
<p>for the buck/bo</p>
<p>djustable synch</p>
<p>buck/boost pre-</p>
<p>connection </p>
<p>connection </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>Description</b></p>
<p>pin for the adju</p>
<p>ons </p>
<p>o the linear reg</p>
<p>chronous buck </p>
<p>oost pre-regula</p>
<p>hronous regula</p>
<p>-regulator </p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>n</b></p>
<p> </p>
<p>ustable synchro</p>
<p>gulators and sy</p>
<p>regulator </p>
<p>ator </p>
<p>ator / gate drive</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>onous buck reg</p>
<p>ynchronous buc</p>
<p>er </p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>7</p>
<p>gulator </p>
<p>ck </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p> </p>
<p><b>Ch</b></p>
<p><b>Ge</b></p>
<p>Op</p>
<p>VIN</p>
<p>VIN</p>
<p>VIN</p>
<p>Su</p>
<p><b>PW</b></p>
<p>Sw</p>
<p>Fre</p>
<p>Dit</p>
<p>Dit</p>
<p>VIN</p>
<p><b>Ch</b></p>
<p>Ou</p>
<p>Sw</p>
<p><b>VC</b></p>
<p>Ou</p>
<p><b>Sy</b></p>
<p>Inte</p>
<p>Inte</p>
<p><b>Th</b></p>
<p>Th</p>
<p>Th</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>eneral Specif</b></p>
<p>perating Input V</p>
<p>N UVLO STAR</p>
<p>N UVLO STOP</p>
<p>N UVLO Hyste</p>
<p>pply Quiescen</p>
<p><b>WM Switchin</b></p>
<p>witching Freque</p>
<p>equency Dither</p>
<p>ther/Slew STAR</p>
<p>ther/Slew STOP</p>
<p>N Dithering/Sle</p>
<p><b>harge Pump </b></p>
<p>utput Voltage </p>
<p>witching Freque</p>
<p><b>CC Pin Voltag</b></p>
<p>utput Voltage </p>
<p><b>ystem Clock</b></p>
<p> </p>
<p>ernal Clock Fre</p>
<p>ernal Clock To</p>
<p><b>hermal Protec</b></p>
<p>ermal Shutdow</p>
<p>ermal Shutdow</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>fications </b></p>
<p>Voltage </p>
<p>RT Voltage </p>
<p>P Voltage </p>
<p>resis </p>
<p>t Current </p>
<p>(1)</p>
<p> </p>
<p><b>g Frequency</b></p>
<p>ency </p>
<p>ring </p>
<p>RT Threshold </p>
<p>P Threshold </p>
<p>ew Hysteresis </p>
<p><b>(VCP) </b></p>
<p>ency </p>
<p><b>ge </b></p>
<p>equency </p>
<p>lerance </p>
<p><b>ction </b></p>
<p>wn Threshold</p>
<p> (2</p>
<p>wn Hysteresis</p>
<p> (2</p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>Symb</b></p>
<p>V</p>
<p>VIN</p>
<p> </p>
<p>VIN</p>
<p>STA</p>
<p>VIN</p>
<p>STO</p>
<p>VIN</p>
<p>HY</p>
<p>I</p>
<p>Q</p>
<p> </p>
<p>I</p>
<p>Q,SLEE</p>
<p><b>y and Ditheri</b></p>
<p>f</p>
<p>OSC</p>
<p> </p>
<p>∆f</p>
<p>OSC</p>
<p>VIN</p>
<p>DS,</p>
<p> </p>
<p>VIN</p>
<p>DS,O</p>
<p> </p>
<p> </p>
<p>V</p>
<p>VCP</p>
<p>f</p>
<p>SW,CP</p>
<p>V</p>
<p>VCC</p>
<p>f</p>
<p>SYS</p>
<p> </p>
<p>f</p>
<p>SYS,TO</p>
<p>)</p>
<p> </p>
<p>T</p>
<p>TSD</p>
<p>2)</p>
<p> </p>
<p>T</p>
<p>HYS</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>GENERAL</b></p>
<p><b>bol </b></p>
<p>After V</p>
<p>V</p>
<p>or V</p>
<p>ENBA</p>
<p>After V</p>
<p>V</p>
<p>or V</p>
<p>ENBA</p>
<p>ART</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> risin</p>
<p>OP</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> falli</p>
<p>V</p>
<p>ENB</p>
<p> ≥ 2</p>
<p>YS</p>
<p> </p>
<p>VIN</p>
<p>STAR</p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>V</p>
<p>ENB</p>
<p> ≥ 2</p>
<p>EP</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>V</p>
<p>ENB</p>
<p> ≤ 0</p>
<p><b>ng </b></p>
<p>Ditherin</p>
<p>C</p>
<p> </p>
<p>As a pe</p>
<p>ON</p>
<p> </p>
<p>VIN Ris</p>
<p>VIN Fall</p>
<p>OFF</p>
<p> </p>
<p>VIN Fall</p>
<p>VIN Ris</p>
<p> </p>
<p>P</p>
<p> </p>
<p>V</p>
<p>VCP</p>
<p> – V</p>
<p>V</p>
<p>VCP</p>
<p> – V</p>
<p>Buck Bo</p>
<p>P</p>
<p> </p>
<p> </p>
<p>C</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> = </p>
<p> </p>
<p>OL</p>
<p> </p>
<p> </p>
<p>D</p>
<p> </p>
<p>T</p>
<p>J</p>
<p> rising</p>
<p>S</p>
<p> </p>
<p> </p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>L SPECIFICA</b></p>
<p><b>Test Cond</b></p>
<p>VIN</p>
<p> &gt; VIN</p>
<p>START</p>
<p>, a</p>
<p>AT</p>
<p> &gt; 3.5V, Buck</p>
<p>VIN</p>
<p> &gt; VIN</p>
<p>START</p>
<p>, a</p>
<p>AT</p>
<p> &gt; 3.5V, Buck</p>
<p>ng </p>
<p>ing, V</p>
<p>ENBAT</p>
<p> ≥ 3</p>
<p>2.0V, V</p>
<p>VREG</p>
<p> = 5</p>
<p>T</p>
<p> ‒ VIN</p>
<p>STOP</p>
<p> </p>
<p>3.5V, V</p>
<p>ENBAT</p>
<p> ≥ </p>
<p>2.0V, V</p>
<p>VREG</p>
<p> = 5</p>
<p>3.5V, V</p>
<p>ENBAT</p>
<p> ≤ </p>
<p>0.8V </p>
<p>g disabled 3.8V</p>
<p>rcent of f</p>
<p>OSC</p>
<p> </p>
<p>ing </p>
<p>ling </p>
<p>ling </p>
<p>ing </p>
<p>V</p>
<p>VIN,</p>
<p> V</p>
<p>VIN</p>
<p> ≥ 5.5V</p>
<p>V</p>
<p>VIN,</p>
<p> V</p>
<p>VIN</p>
<p> = 3.8V</p>
<p>oost Mode </p>
<p>5.35V </p>
<p>g </p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>ATIONS </b></p>
<p><b>ditions </b></p>
<p>and V</p>
<p>ENB</p>
<p> &gt; 2.0</p>
<p>k-Boost Mode</p>
<p>and V</p>
<p>ENB</p>
<p> &gt; 2.0</p>
<p>k Mode </p>
<p>.8V or</p>
<p><b> </b></p>
<p>5.2V </p>
<p>≥ 3.8V or</p>
<p><b> </b></p>
<p>5.6V (no PWM)</p>
<p>≤ 2.2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>V</p>
<p>(4)</p>
<p>≤VIN≤18V</p>
<p>V, Buck Mode</p>
<p>V, VREG = 5.3</p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p><b>(4)</b></p>
<p>≤VIN</p>
<p><b>Min </b></p>
<p>0V </p>
<p>3.8 </p>
<p>0V </p>
<p>5.5 </p>
<p>4.55 </p>
<p>3.25 </p>
<p>— </p>
<p>) </p>
<p>— </p>
<p>— </p>
<p>2.0 </p>
<p>— </p>
<p>8.5 </p>
<p> </p>
<p>7.8 </p>
<p> </p>
<p>— </p>
<p>4.1 </p>
<p>35 </p>
<p>4.1 </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>-4 </p>
<p>165 </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>13.5 </p>
<p>40</p>
<p>13.5 </p>
<p>40</p>
<p>4.8 </p>
<p>5.0</p>
<p>3.5 </p>
<p>3.7</p>
<p>1.3 </p>
<p>—</p>
<p>13 </p>
<p>—</p>
<p>— </p>
<p>10</p>
<p>2.2 </p>
<p>2.4</p>
<p>±10 </p>
<p>—</p>
<p>9.0 </p>
<p>9.5</p>
<p>17 </p>
<p>8.3 </p>
<p>8.8</p>
<p>18 </p>
<p>700 </p>
<p>—</p>
<p>6.6 </p>
<p>—</p>
<p>6.6 </p>
<p>—</p>
<p>65 </p>
<p>—</p>
<p>4.65 </p>
<p>—</p>
<p>1.00 </p>
<p>—</p>
<p>— </p>
<p>4</p>
<p>— </p>
<p>—</p>
<p>15 </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>8</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>0 </p>
<p>V </p>
<p>0 </p>
<p>05 </p>
<p>V </p>
<p>75 </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>mA </p>
<p>0 </p>
<p>µA </p>
<p>4 </p>
<p>MHz </p>
<p>— </p>
<p>% </p>
<p>5 </p>
<p>V </p>
<p>V </p>
<p>8 </p>
<p>V </p>
<p>V </p>
<p>— </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>kHz </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>MHz </p>
<p>4 </p>
<p>% </p>
<p>— </p>
<p>ºC </p>
<p>— </p>
<p>ºC </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>Ou</b></p>
<p>Bu</p>
<p><b>Pu</b></p>
<p>PW</p>
<p>LX</p>
<p>LX</p>
<p>Bu</p>
<p>Bu</p>
<p>Bo</p>
<p>Bo</p>
<p>CO</p>
<p>Slo</p>
<p><b>Int</b></p>
<p>MO</p>
<p>MO</p>
<p><b>Er</b></p>
<p>Op</p>
<p>Tra</p>
<p>Ou</p>
<p>Ma</p>
<p>Min</p>
<p>CO</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>utput Voltage</b></p>
<p>ck Output Volta</p>
<p><b>ulse Width M</b></p>
<p>WM Ramp Offse</p>
<p>X1 Rising Slew </p>
<p>X1 Falling Slew </p>
<p>ck Minimum O</p>
<p>ck Maximum D</p>
<p>ost Minimum O</p>
<p>ost Maximum D</p>
<p>OMP1 to LX1 C</p>
<p>ope Compensa</p>
<p><b>ternal MOSF</b></p>
<p>OSFET On Res</p>
<p>OSFET Leakag</p>
<p><b>ror Amplifier</b></p>
<p>pen Loop Voltag</p>
<p>ansconductanc</p>
<p>utput Current </p>
<p>aximum Output</p>
<p>nimum Output </p>
<p>OMP1 Pull Dow</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>BU</b></p>
<p><b>e Specificatio</b></p>
<p>age – Regulati</p>
<p><b>odulation (P</b></p>
<p>et </p>
<p>Rate Control</p>
<p> (2</p>
<p>Rate</p>
<p> (2)</p>
<p> </p>
<p>N-time </p>
<p>Duty Cycle </p>
<p>OFF-time </p>
<p>Duty Cycle </p>
<p>Current Gain </p>
<p>ation</p>
<p> (2)</p>
<p> </p>
<p><b>ET </b></p>
<p>sistance </p>
<p>ge </p>
<p><b>r </b></p>
<p>ge Gain </p>
<p>ce </p>
<p>t Voltage </p>
<p>Voltage </p>
<p>wn Resistance </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>CK AND BUC</b></p>
<p><b>Symb</b></p>
<p><b>ons </b></p>
<p>ng </p>
<p>V</p>
<p>VREG</p>
<p><b>PWM) </b></p>
<p>PWM1</p>
<p>O</p>
<p>)</p>
<p> </p>
<p>LX1</p>
<p>RIS</p>
<p>LX1</p>
<p>FA</p>
<p>t</p>
<p>ON,MIN,B</p>
<p>D</p>
<p>MAX,BU</p>
<p>t</p>
<p>ON,MIN,B</p>
<p>D</p>
<p>MAX,B</p>
<p>gm</p>
<p>POW</p>
<p>S</p>
<p>E1</p>
<p> </p>
<p>R</p>
<p>DSon</p>
<p>I</p>
<p>FET,LK</p>
<p>AVOL</p>
<p>gm</p>
<p>EA</p>
<p>I</p>
<p>EA1</p>
<p> </p>
<p>EA1</p>
<p>VO(m</p>
<p>EA1</p>
<p>VO(</p>
<p>R</p>
<p>COMP</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>CK-BOOST P</b></p>
<p><b>bol </b></p>
<p>G</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p>=13</p>
<p>OFFS</p>
<p> </p>
<p>V</p>
<p>COMP1</p>
<p> f</p>
<p>SE</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>ALL</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>BUCK</p>
<p> </p>
<p> </p>
<p>UCK</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> &lt; 7</p>
<p>BST</p>
<p> </p>
<p> </p>
<p>BST</p>
<p> </p>
<p>After V</p>
<p>V</p>
<p>ER1</p>
<p> </p>
<p> </p>
<p> </p>
<p>n</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>KG</p>
<p> </p>
<p>V</p>
<p>ENBAT </p>
<p>≤</p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>V</p>
<p>ENBAT </p>
<p>≤</p>
<p>V</p>
<p>VIN</p>
<p> = 1</p>
<p>L1 </p>
<p> </p>
<p>A1</p>
<p> </p>
<p>V</p>
<p>SS1</p>
<p> = 7</p>
<p>V</p>
<p>SS1</p>
<p> = 5</p>
<p> </p>
<p>max)</p>
<p> </p>
<p>VIN &lt; 8</p>
<p>VIN &gt; 9</p>
<p>min)</p>
<p> </p>
<p> </p>
<p>P1</p>
<p> </p>
<p>HICCUP</p>
<p>V</p>
<p>ENBAT </p>
<p>≤</p>
<p>latched </p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>PRE-REGULA</b></p>
<p><b>Test Cond</b></p>
<p>.5V, ENB=1, 0</p>
<p>for 0% duty cyc</p>
<p>3.5V, 10% to 9</p>
<p>3.5V, 90% to 1</p>
<p>.8V </p>
<p>VIN</p>
<p>&gt;VIN</p>
<p>START</p>
<p>, V</p>
<p>3.5V, T</p>
<p>J</p>
<p> = </p>
<p>‒</p>
<p>40</p>
<p>3.5V, T</p>
<p>J</p>
<p> = 25°C</p>
<p>3.5V, T</p>
<p>J</p>
<p> = 150</p>
<p>≤ 2.2V</p>
<p> </p>
<p>, V</p>
<p>ENB </p>
<p>≤ 0</p>
<p>6V, −40°C&lt;T</p>
<p>J</p>
<p>&lt;</p>
<p>≤ 2.2V,</p>
<p><b> </b></p>
<p>V</p>
<p>ENB </p>
<p>≤ 0</p>
<p>6V, −40°C&lt;T</p>
<p>J</p>
<p>&lt;</p>
<p>750mV </p>
<p>500mV </p>
<p>.5V </p>
<p>.5V </p>
<p>P1 = 1 or FAUL</p>
<p>≤ 2.2V</p>
<p> </p>
<p>and V</p>
<p>ENB</p>
<p>until V</p>
<p>SS1 </p>
<p>&lt; VS</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>ATOR SPEC</b></p>
<p><b>ditions </b></p>
<p>0.1A&lt;I</p>
<p>VREG</p>
<p>&lt;1.2A</p>
<p>cle </p>
<p>90%, I</p>
<p>VREG</p>
<p>=1A</p>
<p>10%, I</p>
<p>VREG</p>
<p>=1A</p>
<p>V</p>
<p>VIN</p>
<p>=3.8V </p>
<p>°C</p>
<p> (2)</p>
<p>, I</p>
<p>DS</p>
<p> = 0.1</p>
<p>C</p>
<p> (3)</p>
<p>, I</p>
<p>DS</p>
<p> = 0.1A</p>
<p>0°C, I</p>
<p>DS</p>
<p> = 0.1A</p>
<p>0.8V, V</p>
<p>LX1 </p>
<p>= 0V</p>
<p>&lt;85°C</p>
<p> (3)</p>
<p> </p>
<p>0.8V, V</p>
<p>LX1 </p>
<p>= 0V</p>
<p>&lt;150°C</p>
<p><b> </b></p>
<p>LT1 = 1 or </p>
<p>B </p>
<p>≤ 0.8V, </p>
<p>SS1</p>
<p>RST</p>
<p> </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>CIFICATIONS</b></p>
<p><b>Min </b></p>
<p>A </p>
<p>5.25 </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>1.1</p>
<p> </p>
<p>A </p>
<p>— </p>
<p>A </p>
<p>— </p>
<p>— </p>
<p>V, </p>
<p>— </p>
<p>V, </p>
<p>— </p>
<p>— </p>
<p>520 </p>
<p>260 </p>
<p>— </p>
<p>1.2 </p>
<p>0.9 </p>
<p>— </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>S </b></p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>5.35 </p>
<p>5.4</p>
<p>400 </p>
<p>—</p>
<p>1.4 </p>
<p>—</p>
<p>1.5 </p>
<p>—</p>
<p>85 </p>
<p>16</p>
<p>100 </p>
<p>—</p>
<p>100 </p>
<p>13</p>
<p>65 </p>
<p>—</p>
<p>4.57 </p>
<p>—</p>
<p>1.62</p>
<p> </p>
<p>2.1</p>
<p>60 </p>
<p>75</p>
<p>85 </p>
<p>10</p>
<p>160 </p>
<p>19</p>
<p>— </p>
<p>10</p>
<p>50 </p>
<p>15</p>
<p>60 </p>
<p>—</p>
<p>720 </p>
<p>92</p>
<p>360 </p>
<p>46</p>
<p>±75 </p>
<p>—</p>
<p>1.52 </p>
<p>2.</p>
<p>1.22 </p>
<p>1.</p>
<p>— </p>
<p>30</p>
<p>1 </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>9</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>45 </p>
<p>V </p>
<p>— </p>
<p>mV </p>
<p>— </p>
<p>V/ns </p>
<p>— </p>
<p>V/ns </p>
<p>60 </p>
<p>ns </p>
<p>— </p>
<p>% </p>
<p>30 </p>
<p>ns </p>
<p>— </p>
<p>% </p>
<p>— </p>
<p>A/V </p>
<p>15</p>
<p>A/µs </p>
<p>5</p>
<p>mΩ </p>
<p>00</p>
<p>mΩ </p>
<p>90</p>
<p>mΩ </p>
<p>0 </p>
<p>µA </p>
<p>50 </p>
<p>µA </p>
<p>— </p>
<p>dB </p>
<p>0 </p>
<p>µA/V </p>
<p>60 </p>
<p>— </p>
<p>µA </p>
<p>1 </p>
<p>V </p>
<p>7 </p>
<p>00 </p>
<p>mV </p>
<p>— </p>
<p>kΩ </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>Bo</b></p>
<p>LG</p>
<p>LG</p>
<p>LG</p>
<p>LG</p>
<p><b>So</b></p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p><b>Hic</b></p>
<p>Hic</p>
<p>Hic</p>
<p><b>Cu</b></p>
<p>Pu</p>
<p>LX</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>oost MOSFET</b></p>
<p>G High Output V</p>
<p>G Low Output V</p>
<p>G Source Curre</p>
<p>G Sink Current </p>
<p>(</p>
<p><b>oft Start </b></p>
<p>S1 Offset Voltag</p>
<p>S1 Fault/Hiccup</p>
<p>S1 Startup (Sou</p>
<p>S1 Hiccup (Sink</p>
<p>S1 Delay Time </p>
<p>S1 Ramp Time </p>
<p>S1 Pull Down R</p>
<p>S1 PWM Freque</p>
<p><b>ccup Mode </b></p>
<p>ccup1 OCP En</p>
<p>ccup1 OCP PW</p>
<p><b>urrent Protec</b></p>
<p>lse by pulse cu</p>
<p>X1 Short Circuit </p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>BUCK A</b></p>
<p><b>T (LG) Gate D</b></p>
<p>Voltage </p>
<p>Voltage </p>
<p>nt </p>
<p>(1)</p>
<p> </p>
<p>(1)</p>
<p> </p>
<p>ge </p>
<p>p Reset Voltage</p>
<p>urce) Current </p>
<p>k) Current </p>
<p>Resistance </p>
<p>ency Foldback</p>
<p>able Threshold</p>
<p>WM Counts </p>
<p><b>ctions </b></p>
<p>urrent limit </p>
<p>Current Limit </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>AND BUCK-B</b></p>
<p><b>Symb</b></p>
<p><b>Driver </b></p>
<p>V</p>
<p>LG,O</p>
<p>V</p>
<p>LG,OF</p>
<p>I</p>
<p>LG,ON</p>
<p>I</p>
<p>LG,OF</p>
<p>VSS1</p>
<p>O</p>
<p>e </p>
<p>VSS1</p>
<p>R</p>
<p>ISS1</p>
<p>S</p>
<p>ISS1</p>
<p>H</p>
<p>t</p>
<p>SS1,DL</p>
<p>t</p>
<p>SS1</p>
<p> </p>
<p>RPD</p>
<p>SS</p>
<p>k </p>
<p>f</p>
<p>SW1,S</p>
<p>d </p>
<p>V</p>
<p>HIC1,E</p>
<p>t</p>
<p>HIC1,OC</p>
<p>I</p>
<p>LIM1,ton(</p>
<p>I</p>
<p>LIM,LX</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>BOOST PRE-</b></p>
<p><b>bol </b></p>
<p>N</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p>=6V</p>
<p>FF</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p>=13</p>
<p>N</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p>=6V</p>
<p>F</p>
<p> </p>
<p>V</p>
<p>VIN</p>
<p>=13</p>
<p>FFS</p>
<p> </p>
<p>V</p>
<p>SS1</p>
<p> risi</p>
<p>RST</p>
<p> </p>
<p>V</p>
<p>SS1</p>
<p> fall</p>
<p>FAULT1</p>
<p>V</p>
<p>ENB </p>
<p>≤ 0</p>
<p>SU</p>
<p> </p>
<p>V</p>
<p>SS1</p>
<p> = 1</p>
<p>HIC</p>
<p> </p>
<p>V</p>
<p>SS1 </p>
<p>= 0</p>
<p>LY</p>
<p> </p>
<p>C</p>
<p>SS1</p>
<p> = 2</p>
<p>C</p>
<p>SS1</p>
<p> = 2</p>
<p>S1</p>
<p> </p>
<p>FAULT1</p>
<p>V</p>
<p>ENB </p>
<p>≤ 0</p>
<p>SS</p>
<p> </p>
<p>0V ≤ V</p>
<p>V</p>
<p>V</p>
<p>COMP1 </p>
<p>=</p>
<p>0V ≤ V</p>
<p>V</p>
<p>V</p>
<p>COMP1 </p>
<p>&lt;</p>
<p>1.34V ≤ </p>
<p>V</p>
<p>COMP1 </p>
<p>&lt;</p>
<p>V</p>
<p>VREG </p>
<p>≥</p>
<p>V</p>
<p>COMP1 </p>
<p>&lt;</p>
<p>EN</p>
<p> </p>
<p>V</p>
<p>SS1</p>
<p> risi</p>
<p>CP</p>
<p> </p>
<p>V</p>
<p>SS1 </p>
<p>&gt; V</p>
<p>V</p>
<p>COMP </p>
<p>= </p>
<p>V</p>
<p>SS1 </p>
<p>&gt; V</p>
<p>V</p>
<p>COMP </p>
<p>= </p>
<p>min) </p>
<p>VIN &lt; 8</p>
<p>VIN &gt; 9</p>
<p>X1</p>
<p> </p>
<p>Latched</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>-REGULATO</b></p>
<p><b>Test Cond</b></p>
<p>V, V</p>
<p>VREG</p>
<p>=5.35V</p>
<p>.5V, V</p>
<p>VREG</p>
<p>=5.3</p>
<p>V, V</p>
<p>VREG</p>
<p>=5.35V</p>
<p>.5V, V</p>
<p>VREG</p>
<p>=5.3</p>
<p>ng due to ISS1</p>
<p>ing due to HIC</p>
<p>1 = 1 or V</p>
<p>ENBAT</p>
<p>0.8V</p>
<p><b> </b></p>
<p>V, HICCUP1 =</p>
<p>0.5V, HICCUP1</p>
<p>22nF </p>
<p>22nF </p>
<p>1=1 or V</p>
<p>ENBAT </p>
<p>≤</p>
<p>0.8V, latched un</p>
<p>REG </p>
<p>&lt; 1.34V typ</p>
<p>= EA1</p>
<p>VO(max)</p>
<p> </p>
<p>REG </p>
<p>&lt; 1.34V typ</p>
<p>&lt; EA1</p>
<p>VO(max)</p>
<p> </p>
<p>V</p>
<p>VREG </p>
<p>&lt; 2.68V</p>
<p>&lt; EA1</p>
<p>VO(max)</p>
<p> </p>
<p>2.68V typical a</p>
<p>&lt; EA1</p>
<p>VO(max)</p>
<p> </p>
<p>ng </p>
<p>V</p>
<p>HIC1,EN</p>
<p>, V</p>
<p>VREG </p>
<p>&lt;</p>
<p>EA1</p>
<p>VO(max) </p>
<p>V</p>
<p>HIC1,EN</p>
<p>, V</p>
<p>VREG </p>
<p>&gt;</p>
<p>EA1</p>
<p>VO(max)</p>
<p> </p>
<p>.5V </p>
<p>.5V </p>
<p>d fault after 2</p>
<p>nd</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>OR SPECIFIC</b></p>
<p><b>ditions </b></p>
<p>V </p>
<p>35V </p>
<p>V, V</p>
<p>LG</p>
<p>=1V </p>
<p>35V, V</p>
<p>LG</p>
<p>=1V </p>
<p>1</p>
<p>SU</p>
<p> </p>
<p>CCUP1 = 1 or </p>
<p>≤ 2.2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>= FAULT1 = 0</p>
<p>1 = 1 </p>
<p>≤ 2.2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>ntil V</p>
<p>SS1</p>
<p>&lt;VSS1</p>
<p>pical and </p>
<p>pical and </p>
<p>V typical and  </p>
<p>and  </p>
<p>&lt; 1.95V</p>
<p>TY</p>
<p>, </p>
<p>&gt; 1.95V</p>
<p>TYP</p>
<p>, </p>
<p>detection </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>ATIONS (con</b></p>
<p><b>Min </b></p>
<p>4.6 </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>140 </p>
<p>−15 </p>
<p>7.5 </p>
<p>— </p>
<p>— </p>
<p>1</p>
<p>RST</p>
<p> </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>3.83</p>
<p> </p>
<p>2.49 </p>
<p>5.3</p>
<p> </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>nt’d) </b></p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>— </p>
<p>5.5</p>
<p>0.2 </p>
<p>0.4</p>
<p>−300 </p>
<p>—</p>
<p>150 </p>
<p>—</p>
<p>400 </p>
<p>—</p>
<p>200 </p>
<p>27</p>
<p>−20 </p>
<p>−2</p>
<p>10 </p>
<p>12</p>
<p>440 </p>
<p>—</p>
<p>880 </p>
<p>—</p>
<p>3 </p>
<p>—</p>
<p>f</p>
<p>OSC</p>
<p>/8 </p>
<p>—</p>
<p>f</p>
<p>OSC</p>
<p>/4 </p>
<p>—</p>
<p>f</p>
<p>OSC</p>
<p>/2 </p>
<p>—</p>
<p>f</p>
<p>OSC</p>
<p> </p>
<p>—</p>
<p>2.3 </p>
<p>—</p>
<p>30 </p>
<p>—</p>
<p>120 </p>
<p>—</p>
<p>4.2</p>
<p> </p>
<p>4.7</p>
<p>2.8 </p>
<p>3.1</p>
<p>7.1</p>
<p> </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>10</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>5 </p>
<p>V </p>
<p>4 </p>
<p>V </p>
<p>— </p>
<p>mA </p>
<p>— </p>
<p>mA </p>
<p>— </p>
<p>mV </p>
<p>75 </p>
<p>mV </p>
<p>25 </p>
<p>µA </p>
<p>.5 </p>
<p>µA </p>
<p>— </p>
<p>µs </p>
<p>— </p>
<p>µs </p>
<p>— </p>
<p>kΩ </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>PWM </p>
<p>cycles </p>
<p>— </p>
<p>PWM </p>
<p>cycles </p>
<p>77 </p>
<p>A </p>
<p>11 </p>
<p>— </p>
<p>A </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>0 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>Mi</b></p>
<p>De</p>
<p>Tim</p>
<p><b>Fe</b></p>
<p>Re</p>
<p><b>Pu</b></p>
<p>PW</p>
<p>Hig</p>
<p>ON</p>
<p>Hig</p>
<p>OF</p>
<p>Ga</p>
<p>CO</p>
<p>Slo</p>
<p><b>Int</b></p>
<p>Hig</p>
<p>ON</p>
<p>LX</p>
<p>Hig</p>
<p>Low</p>
<p>ON</p>
<p>Low</p>
<p><b>Cu</b></p>
<p>Pu</p>
<p>LX</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>ssing Async</b></p>
<p>etection Level</p>
<p><b> </b></p>
<p>me Filtering</p>
<p> (2)</p>
<p><b> </b></p>
<p><b>eedback Refe</b></p>
<p>eference Voltag</p>
<p><b>ulse Width M</b></p>
<p>WM Ramp Offse</p>
<p>gh-Side MOSF</p>
<p>N-Time  </p>
<p>gh-Side MOSF</p>
<p>FF-Time </p>
<p>ate Driver Non-</p>
<p>OMP2 to LX2 C</p>
<p>ope Compensa</p>
<p><b>ternal MOSF</b></p>
<p>gh-Side MOSF</p>
<p>N Resistance </p>
<p>X2 Node Rise/F</p>
<p>gh-Side MOSF</p>
<p>w-Side MOSFE</p>
<p>N Resistance </p>
<p>w-Side MOSFE</p>
<p><b>urrent Protec</b></p>
<p>lse-by-Pulse C</p>
<p>X2 Short Circuit </p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>chronous Dio</b></p>
<p><b>erence Voltag</b></p>
<p>ge </p>
<p><b>odulation (P</b></p>
<p>et </p>
<p>ET Minimum </p>
<p>ET Minimum </p>
<p>Overlap Time</p>
<p> (</p>
<p>Current gain </p>
<p>ation</p>
<p> (2)</p>
<p> </p>
<p><b>ETs</b></p>
<p><b> </b></p>
<p>ET </p>
<p>Fall Time</p>
<p> (2)</p>
<p> </p>
<p>ET Leakage</p>
<p> (1)</p>
<p>ET </p>
<p>ET Leakage</p>
<p> (1)</p>
<p> </p>
<p><b>ctions </b></p>
<p>Current Limit  </p>
<p>Protection </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>ADJUSTA</b></p>
<p><b>Symbol</b></p>
<p><b>ode (D1) Prot</b></p>
<p>V</p>
<p>D,OPEN</p>
<p><b> </b></p>
<p>t</p>
<p>D,OPEN</p>
<p><b> </b></p>
<p><b>ge </b></p>
<p>V</p>
<p>FB</p>
<p> </p>
<p><b>PWM) </b></p>
<p>PWM2</p>
<p>OFF</p>
<p>t</p>
<p>ON(MIN)</p>
<p> </p>
<p>t</p>
<p>OFF(MIN)</p>
<p> </p>
<p>(2)</p>
<p> </p>
<p>t</p>
<p>NO</p>
<p> </p>
<p>gm</p>
<p>POWER2</p>
<p>S</p>
<p>E2</p>
<p> </p>
<p>RDS</p>
<p>ON (HS</p>
<p>t </p>
<p>R/F,LX2</p>
<p> </p>
<p> </p>
<p>I</p>
<p>DSS (HS)</p>
<p> </p>
<p>RDS</p>
<p>ON (LS</p>
<p>I</p>
<p>DSS (LS)</p>
<p> </p>
<p>I</p>
<p>LIM2,5%</p>
<p> </p>
<p>I</p>
<p>LIM2,90%</p>
<p> </p>
<p>V</p>
<p>LIM,LX2</p>
<p> </p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>ABLE SYNCH</b></p>
<p><b> </b></p>
<p><b>T</b></p>
<p><b>tection </b></p>
<p> </p>
<p>F</p>
<p>V</p>
<p>COMP2</p>
<p> for </p>
<p> </p>
<p>Does not in</p>
<p>non-overla</p>
<p> </p>
<p>2</p>
<p> </p>
<p> </p>
<p> </p>
<p>S)</p>
<p> </p>
<p>T</p>
<p>A</p>
<p> = 25</p>
<p>°</p>
<p>C</p>
<p> (</p>
<p>I</p>
<p>DS</p>
<p> = 100m</p>
<p>V</p>
<p>VREG</p>
<p> = 5.5</p>
<p>V</p>
<p>ENBAT </p>
<p>≤ 2.</p>
<p>V</p>
<p>VREG </p>
<p>= 5.5</p>
<p>V</p>
<p>ENBAT </p>
<p>≤ 2.</p>
<p>V</p>
<p>VREG </p>
<p>= 5.5</p>
<p>S)</p>
<p> </p>
<p>T</p>
<p>A</p>
<p> = 25</p>
<p>°</p>
<p>C</p>
<p> (</p>
<p>I</p>
<p>DS</p>
<p> = 100m</p>
<p>V</p>
<p>ENBAT </p>
<p>≤ 2.</p>
<p>V</p>
<p>LX2</p>
<p>=5.5V,</p>
<p>V</p>
<p>ENBAT</p>
<p>≤2.2</p>
<p>V</p>
<p>LX2</p>
<p>=5.5V,</p>
<p>Duty Cycle</p>
<p>Duty Cycle</p>
<p>V</p>
<p>LX2</p>
<p> stuck </p>
<p>Hiccup mo</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>HRONOUS B</b></p>
<p><b>Test Conditio</b></p>
<p><b> </b></p>
<p><b> </b></p>
<p>0% duty cycle</p>
<p>nclude total ga</p>
<p>ap time, t</p>
<p>NO</p>
<p> </p>
<p>(3)</p>
<p>, I</p>
<p>DS</p>
<p> = 100mA</p>
<p>mA </p>
<p>5V </p>
<p>2V</p>
<p>, </p>
<p>V</p>
<p>ENB  </p>
<p>≤ 0.8V</p>
<p>5V, ‒40˚C &lt; T</p>
<p>J</p>
<p>2V</p>
<p>, </p>
<p>V</p>
<p>ENB </p>
<p>≤ 0.8V</p>
<p>5V, −40°C &lt; T</p>
<p>J</p>
<p>(3)</p>
<p>, I</p>
<p>DS</p>
<p> = 100mA</p>
<p>mA </p>
<p>2V</p>
<p>, </p>
<p>V</p>
<p>ENB </p>
<p>≤ 0.8V</p>
<p>,  ‒40˚C &lt; T</p>
<p>J</p>
<p> &lt; </p>
<p>2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>V</p>
<p>ENB</p>
<p>≤0.</p>
<p>, −40°C &lt;T</p>
<p>J</p>
<p> &lt; 1</p>
<p>e = 5% </p>
<p>e = 90% </p>
<p>low for more th</p>
<p>ode after 2x det</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>BUCK REGUL</b></p>
<p><b>ons </b></p>
<p>te driver </p>
<p>A </p>
<p>V, V</p>
<p>LX2 </p>
<p>= 0V, </p>
<p>J</p>
<p> &lt; 85˚C</p>
<p> (3)</p>
<p> </p>
<p>V, V</p>
<p>LX2</p>
<p>=0V, </p>
<p>J</p>
<p> &lt; 150°C </p>
<p>A </p>
<p>V, </p>
<p> 85˚C</p>
<p> (3)</p>
<p> </p>
<p>8V, </p>
<p>150°C </p>
<p>han 60ns, </p>
<p>tection </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>LATOR </b></p>
<p><b>Min </b></p>
<p>−1.72</p>
<p><b> </b></p>
<p>50</p>
<p><b> </b></p>
<p>1.28 </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>0.19 </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>− </p>
<p>720</p>
<p>480</p>
<p>— </p>
<p>V</p>
<p>VR</p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>M</b></p>
<p>−1.4</p>
<p><b> </b></p>
<p>−</p>
<p>—</p>
<p><b> </b></p>
<p>2</p>
<p>1.305 </p>
<p>1</p>
<p>440 </p>
<p>65 </p>
<p>1</p>
<p>100 </p>
<p>1</p>
<p>15 </p>
<p>1.0 </p>
<p>0.26 </p>
<p>0</p>
<p>450</p>
<p> </p>
<p>5</p>
<p>− </p>
<p>7</p>
<p>12 </p>
<p>− </p>
<p>3 </p>
<p>1</p>
<p>165 </p>
<p>1</p>
<p>− </p>
<p>2</p>
<p>− </p>
<p>4 </p>
<p>1</p>
<p>840</p>
<p> </p>
<p>9</p>
<p>640</p>
<p> </p>
<p>8</p>
<p>REG</p>
<p> - 1.2V </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>11</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>Max </b></p>
<p><b>Units</b></p>
<p>1.0</p>
<p><b> </b></p>
<p>V</p>
<p><b> </b></p>
<p>250</p>
<p><b> </b></p>
<p>ns</p>
<p><b> </b></p>
<p>.33 </p>
<p>V </p>
<p>− </p>
<p>mV </p>
<p>05 </p>
<p>ns </p>
<p>30 </p>
<p>ns </p>
<p>− </p>
<p>ns </p>
<p>− </p>
<p>A/V </p>
<p>.33 </p>
<p>A/μs </p>
<p>540</p>
<p>mΩ </p>
<p>780 </p>
<p>mΩ </p>
<p>− </p>
<p>ns </p>
<p>2 </p>
<p>μA </p>
<p>15 </p>
<p>μA </p>
<p>95 </p>
<p>mΩ </p>
<p>280 </p>
<p>mΩ </p>
<p>1 </p>
<p>μA </p>
<p>10 </p>
<p>μA </p>
<p>960</p>
<p>mA </p>
<p>800</p>
<p>mA </p>
<p>— </p>
<p>V </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p><b> </b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>Er</b></p>
<p>Fee</p>
<p>Op</p>
<p>Tra</p>
<p>So</p>
<p>Ma</p>
<p>Min</p>
<p>CO</p>
<p><b>So</b></p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>SS</p>
<p>De</p>
<p>Sy</p>
<p>Ra</p>
<p>SS</p>
<p>SS</p>
<p><b>Hic</b></p>
<p>Hic</p>
<p>Hic</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>ror Amplifier</b></p>
<p>edback Input B</p>
<p>pen Loop Voltag</p>
<p>ansconductanc</p>
<p>urce &amp; Sink Cu</p>
<p>aximum Output</p>
<p>nimum Output </p>
<p>OMP2 Pull Dow</p>
<p><b>oft Start </b></p>
<p>S2 Offset Voltag</p>
<p>S2 Fault/Hiccup</p>
<p>S2 Startup (Sou</p>
<p>S2 Hiccup (Sink</p>
<p>S2 to Synchrono</p>
<p>elay Time </p>
<p>nchronous Buc</p>
<p>amp Time </p>
<p>S2 Pull Down R</p>
<p>S2 PWM Freque</p>
<p><b>ccup Mode </b></p>
<p>ccup2 OCP En</p>
<p>ccup2 OCP Co</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>A</b></p>
<p><b>r </b></p>
<p>Bias Current </p>
<p>(1)</p>
<p> </p>
<p>ge Gain</p>
<p> (2)</p>
<p> </p>
<p>ce  </p>
<p>urrent  </p>
<p>t Voltage </p>
<p>Voltage </p>
<p>wn Resistance </p>
<p>ge </p>
<p>p Reset Voltage</p>
<p>urce) Current </p>
<p>k) Current </p>
<p>ous Buck Outp</p>
<p>ck Soft Start </p>
<p>Resistance </p>
<p>ency Foldback</p>
<p>able Threshold</p>
<p>ounts </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>DJUSTABLE</b></p>
<p><b>Symbo</b></p>
<p>I</p>
<p>FB,AD</p>
<p>AVOL</p>
<p>gm</p>
<p>EA</p>
<p>I</p>
<p>EA2</p>
<p> </p>
<p>EA2</p>
<p>VO(m</p>
<p>EA2</p>
<p>VO(</p>
<p>R</p>
<p>COMP</p>
<p>VSS2</p>
<p>O</p>
<p>e </p>
<p>VSS2</p>
<p>R</p>
<p>ISS2</p>
<p>S</p>
<p>ISS2</p>
<p>H</p>
<p>put </p>
<p>t</p>
<p>SS2,DL</p>
<p>t</p>
<p>SS2</p>
<p> </p>
<p>RPD</p>
<p>SS</p>
<p>k </p>
<p>f</p>
<p>SW2,S</p>
<p>d </p>
<p>V</p>
<p>HIC2,E</p>
<p>t</p>
<p>HIC2,OC</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>E SYNCHRON</b></p>
<p><b>ol </b></p>
<p><b>Test Co</b></p>
<p>J</p>
<p> </p>
<p>V</p>
<p>COMP2</p>
<p> =</p>
<p>V</p>
<p>FB,ADJ </p>
<p>r</p>
<p>L2 </p>
<p> </p>
<p>A2</p>
<p> </p>
<p>I</p>
<p>COMP2 </p>
<p>= </p>
<p>0V &lt; V</p>
<p>S</p>
<p>V</p>
<p>COMP2</p>
<p> =</p>
<p>max)</p>
<p> </p>
<p> </p>
<p>min)</p>
<p> </p>
<p> </p>
<p>P2</p>
<p> </p>
<p>HICCUP</p>
<p>V</p>
<p>ENBAT </p>
<p>≤</p>
<p>latched </p>
<p>FFS</p>
<p> </p>
<p>V</p>
<p>SS2</p>
<p> risi</p>
<p>RST</p>
<p> </p>
<p>V</p>
<p>SS2</p>
<p> fall</p>
<p>FAULT2</p>
<p>and</p>
<p><b> </b></p>
<p>V</p>
<p>EN</p>
<p>SU</p>
<p> </p>
<p>V</p>
<p>SS2</p>
<p> = 1</p>
<p>HIC</p>
<p> </p>
<p>V</p>
<p>SS2 </p>
<p>= 0</p>
<p>LY</p>
<p> </p>
<p>C</p>
<p>SS2</p>
<p> = 1</p>
<p>C</p>
<p>SS2</p>
<p> = 1</p>
<p>S2</p>
<p> </p>
<p>FAULT2</p>
<p>V</p>
<p>ENB</p>
<p>≤0.</p>
<p>S</p>
<p> </p>
<p>V</p>
<p>FB </p>
<p>&lt; 47</p>
<p>470mV </p>
<p>V</p>
<p>FB</p>
<p> &gt; 78</p>
<p>EN</p>
<p> </p>
<p>V</p>
<p>SS2</p>
<p> risi</p>
<p>CP</p>
<p> </p>
<p>V</p>
<p>SS2</p>
<p>&gt;V</p>
<p>H</p>
<p>V</p>
<p>SS2</p>
<p>&gt;V</p>
<p>H</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>NOUS BUCK</b></p>
<p><b>onditions </b></p>
<p>= 0.8V, </p>
<p>regulated so tha</p>
<p>0μA, V</p>
<p>SS2 </p>
<p>&gt; 50</p>
<p>S2</p>
<p> &lt; 500mV </p>
<p>= 1.5V </p>
<p>P2 = 1 or FAUL</p>
<p>≤ 2.2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>V</p>
<p>ENB</p>
<p>until V</p>
<p>SS2 </p>
<p>&lt; VS</p>
<p>ng due to ISS2</p>
<p>ing due to HIC</p>
<p>2 = 1 or V</p>
<p>ENBAT</p>
<p>NB </p>
<p>≤ 0.8V </p>
<p>V, HICCUP2 =</p>
<p>0.5V, HICCUP2</p>
<p>10nF </p>
<p>10nF </p>
<p>2=1 or V</p>
<p>ENBAT</p>
<p>≤2</p>
<p>8V, latched un</p>
<p>70mV typical </p>
<p>&lt; V</p>
<p>FB</p>
<p> &lt; 780mV</p>
<p>80mV</p>
<p> </p>
<p>typical </p>
<p>ng </p>
<p>HIC2,EN</p>
<p>, V</p>
<p>FB</p>
<p>&lt;470</p>
<p>HIC2,EN</p>
<p>, V</p>
<p>FB</p>
<p>&gt;470</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>K REGULATO</b></p>
<p>at I</p>
<p>COMP2</p>
<p> = 0A</p>
<p>00mV </p>
<p>LT2 = 1 or </p>
<p>B </p>
<p>≤ 0.8V, </p>
<p>SS2</p>
<p>RST</p>
<p> </p>
<p>2</p>
<p>SU</p>
<p> </p>
<p>CCUP2 = 1 or </p>
<p>≤ 2.2V</p>
<p> </p>
<p>= FAULT2 = 0</p>
<p>2 = 1 </p>
<p>2.2V</p>
<p> </p>
<p>and</p>
<p><b> </b></p>
<p>til V</p>
<p>SS2</p>
<p>&lt;VSS2</p>
<p>R</p>
<p>V typical </p>
<p>0mV</p>
<p>TYP</p>
<p> </p>
<p>0mV</p>
<p>TYP</p>
<p> </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>OR (cont’d) </b></p>
<p><b>Min </b></p>
<p>– </p>
<p>− </p>
<p>520 </p>
<p>– </p>
<p>− </p>
<p>1.04 </p>
<p>– </p>
<p>− </p>
<p>120 </p>
<p>− </p>
<p>−15 </p>
<p>5 </p>
<p>− </p>
<p>− </p>
<p>RST</p>
<p> </p>
<p>− </p>
<p>− </p>
<p> </p>
<p>−</p>
<p> </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Max</b></p>
<p>–150 </p>
<p>–35</p>
<p>60 </p>
<p>−</p>
<p>720 </p>
<p>92</p>
<p>250 </p>
<p>–</p>
<p>±50 </p>
<p>−</p>
<p>1.3 </p>
<p>1.5</p>
<p>– </p>
<p>15</p>
<p>1.3 </p>
<p>−</p>
<p>200 </p>
<p>27</p>
<p>100 </p>
<p>12</p>
<p>–20 </p>
<p>−2</p>
<p>10 </p>
<p>15</p>
<p>100 </p>
<p>−</p>
<p>400 </p>
<p>−</p>
<p>2 </p>
<p>−</p>
<p>f</p>
<p>OSC</p>
<p>/4 </p>
<p>−</p>
<p>f</p>
<p>OSC</p>
<p>/2 </p>
<p>f</p>
<p>OSC</p>
<p> </p>
<p>−</p>
<p>1.2 </p>
<p>—</p>
<p>30 </p>
<p>—</p>
<p>120 </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>12</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>x </b></p>
<p><b>Units </b></p>
<p>50 </p>
<p>nA </p>
<p>− </p>
<p>dB </p>
<p>0 </p>
<p>μA/V </p>
<p>– </p>
<p>μA/V </p>
<p>− </p>
<p>μA </p>
<p>56 </p>
<p>V </p>
<p>50 </p>
<p>mV </p>
<p>− </p>
<p>kΩ </p>
<p>70 </p>
<p>mV </p>
<p>0 </p>
<p>mV </p>
<p>25 </p>
<p>μA </p>
<p>5 </p>
<p>μA </p>
<p>− </p>
<p>μs </p>
<p>− </p>
<p>μs </p>
<p>− </p>
<p>kΩ </p>
<p>− </p>
<p>− </p>
<p> </p>
<p>−</p>
<p> </p>
<p>−</p>
<p> </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>PWM </p>
<p>cycles </p>
<p>— </p>
<p>PWM </p>
<p>cycles </p>
<p>ng into the node or </p>
<p>N is reduced.</p>
<p>2 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p> </p>
<p><b>Ch</b></p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p>(2)</p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p><b>V5</b></p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p>V5</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>5CAN, V5A, V</b></p>
<p>CAN Accuracy</p>
<p>CAN Output C</p>
<p>A Accuracy &amp; </p>
<p>A Output Capa</p>
<p>B Accuracy &amp; </p>
<p>B Output Capa</p>
<p>P Accuracy &amp; </p>
<p>P Output Capa</p>
<p><b>5CAN Over C</b></p>
<p>CAN Current L</p>
<p>CAN Foldback</p>
<p><b>5A Over Curr</b></p>
<p>A Current Limi</p>
<p>A Foldback Cu</p>
<p><b>5B Over Curr</b></p>
<p>B Current Limi</p>
<p>B Foldback Cu</p>
<p><b>5P Over Curr</b></p>
<p>P Current Limi</p>
<p>P Foldback Cu</p>
<p><b>5A, V5B and V</b></p>
<p>CAN Startup T</p>
<p>A Startup Time</p>
<p>B Startup Time</p>
<p>P Startup Time</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>V5B and V5P</b></p>
<p>y &amp; Load Regul</p>
<p>Capacitance Ra</p>
<p>Load Regulatio</p>
<p>acitance Range</p>
<p>Load Regulatio</p>
<p>acitance Range</p>
<p>Load Regulatio</p>
<p>acitance Range</p>
<p><b>Current Prote</b></p>
<p>Limit </p>
<p>(1)</p>
<p> </p>
<p>k Current </p>
<p>(1)</p>
<p> </p>
<p><b>rent Protectio</b></p>
<p>t </p>
<p>(1)</p>
<p> </p>
<p>urrent </p>
<p>(1)</p>
<p> </p>
<p><b>rent Protectio</b></p>
<p>t </p>
<p>(1)</p>
<p> </p>
<p>urrent </p>
<p>(1)</p>
<p> </p>
<p><b>rent Protectio</b></p>
<p>t </p>
<p>(1)</p>
<p> </p>
<p>urrent </p>
<p>(1)</p>
<p> </p>
<p><b>V5P Startup </b></p>
<p>Time</p>
<p> (2)</p>
<p> </p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>LIN</b></p>
<p><b>Sym</b></p>
<p><b>P Linear Regu</b></p>
<p>lation </p>
<p>V</p>
<p>V5C</p>
<p>ange</p>
<p> </p>
<p>C</p>
<p>OUT,V</p>
<p>on </p>
<p>V</p>
<p>V</p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>C</p>
<p>OUT</p>
<p>on </p>
<p>V</p>
<p>V</p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>C</p>
<p>OUT</p>
<p>on </p>
<p>V</p>
<p>V</p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>C</p>
<p>OUT</p>
<p><b>ection</b></p>
<p> </p>
<p>V5CA</p>
<p>V5CA</p>
<p><b>on </b></p>
<p>V5A</p>
<p>V5A</p>
<p><b>on </b></p>
<p>V5B</p>
<p>V5B</p>
<p><b>on </b></p>
<p>V5P</p>
<p>V5P</p>
<p><b>Timing </b></p>
<p>t</p>
<p>V5CAN,</p>
<p>t</p>
<p>V5A,S</p>
<p>t</p>
<p>V5B,S</p>
<p>t</p>
<p>V5C,S</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>NEAR REGUL</b></p>
<p><b>mbol </b></p>
<p><b>ulators </b></p>
<p>CAN</p>
<p> </p>
<p>10mA </p>
<p>V5CAN</p>
<p> </p>
<p> </p>
<p>5A</p>
<p> </p>
<p>5mA &lt;</p>
<p>T,V5A</p>
<p> </p>
<p> </p>
<p>5B</p>
<p> </p>
<p>5mA &lt;</p>
<p>T,V5B</p>
<p> </p>
<p> </p>
<p>5P</p>
<p> </p>
<p>5mA &lt;</p>
<p>T,V5P</p>
<p> </p>
<p> </p>
<p>AN</p>
<p>ILIM </p>
<p>V</p>
<p>V5CAN</p>
<p>AN</p>
<p>IFBK</p>
<p> </p>
<p>V</p>
<p>V5CAN</p>
<p>A</p>
<p>ILIM </p>
<p>V</p>
<p>V5A</p>
<p> =</p>
<p>A</p>
<p>IFBK</p>
<p> </p>
<p>V</p>
<p>V5A</p>
<p> =</p>
<p>B</p>
<p>ILIM </p>
<p>V</p>
<p>V5B</p>
<p> =</p>
<p>IFBK</p>
<p> </p>
<p>V</p>
<p>V5B</p>
<p> =</p>
<p>P</p>
<p>ILIM </p>
<p>V</p>
<p>V5P</p>
<p> =</p>
<p>IFBK</p>
<p> </p>
<p>V</p>
<p>V5P</p>
<p> =</p>
<p>START</p>
<p> </p>
<p>C</p>
<p>V5CAN</p>
<p>(25mA</p>
<p>TART</p>
<p> </p>
<p>C</p>
<p>V5A</p>
<p> ≤</p>
<p>TART</p>
<p> </p>
<p>C</p>
<p>V5B</p>
<p> ≤</p>
<p>START</p>
<p> </p>
<p>C</p>
<p>V5P</p>
<p> ≤</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>LATOR SPEC</b></p>
<p><b>Test Con</b></p>
<p>&lt; I</p>
<p>V5CAN</p>
<p> &lt; 200</p>
<p>&lt; I</p>
<p>V5A</p>
<p> &lt; 55mA, V</p>
<p>&lt; I</p>
<p>V5B</p>
<p> &lt; 30mA, V</p>
<p>&lt; I</p>
<p>V5P</p>
<p> &lt; 100mA</p>
<p>N</p>
<p> = 5V </p>
<p>N</p>
<p> = 0V </p>
<p> 5V </p>
<p> 0V </p>
<p> 5V </p>
<p> 0V </p>
<p> 5V </p>
<p> 0V </p>
<p>N</p>
<p> ≤ 2.9µF, Load</p>
<p>A) </p>
<p>≤ 2.9µF, Load =</p>
<p>≤ 2.9µF, Load =</p>
<p>≤ 2.9µF, Load =</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>CIFICATIONS</b></p>
<p><b>nditions </b></p>
<p>mA, V</p>
<p>VREG</p>
<p> = 5</p>
<p>V</p>
<p>VREG</p>
<p> = 5.25V</p>
<p>V</p>
<p>VREG</p>
<p> = 5.25V</p>
<p>, V</p>
<p>VREG</p>
<p> = 5.25V</p>
<p>d = 200Ω±5% </p>
<p>= 200Ω±5% (25</p>
<p>= 333Ω±5% (15</p>
<p>= 100Ω±5% (50</p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>S </b></p>
<p><b>Min </b></p>
<p>.25V </p>
<p>4.9 </p>
<p>1.0 </p>
<p>4.9 </p>
<p>1.0 </p>
<p>4.9 </p>
<p>1.0 </p>
<p>V </p>
<p>4.9 </p>
<p>1.0 </p>
<p>−220 </p>
<p>−40 </p>
<p>−60 </p>
<p>−15 </p>
<p>−40 </p>
<p>−5 </p>
<p>−110 </p>
<p>−20 </p>
<p>— </p>
<p>5mA) </p>
<p>— </p>
<p>5mA) </p>
<p>— </p>
<p>0mA) </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>M</b></p>
<p>5.0 </p>
<p>5</p>
<p>— </p>
<p>5.0 </p>
<p>5</p>
<p>— </p>
<p>5.0 </p>
<p>5</p>
<p>— </p>
<p>5.0 </p>
<p>5</p>
<p>— </p>
<p>−310 </p>
<p>−80 </p>
<p>−</p>
<p>−100 </p>
<p>−30 </p>
<p>−</p>
<p>−90 </p>
<p>−20 </p>
<p>−</p>
<p>−155 </p>
<p>−40 </p>
<p>−</p>
<p>0.4 </p>
<p>1</p>
<p>0.6 </p>
<p>1</p>
<p>0.8 </p>
<p>1</p>
<p>0.5 </p>
<p>1</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>13</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>Max </b></p>
<p><b>Units</b></p>
<p>5.1 </p>
<p>V </p>
<p>15 </p>
<p>µF </p>
<p>5.1 </p>
<p>V </p>
<p>15 </p>
<p>µF </p>
<p>5.1 </p>
<p>V </p>
<p>15 </p>
<p>µF </p>
<p>5.1 </p>
<p>V </p>
<p>15 </p>
<p>µF </p>
<p>— </p>
<p>mA </p>
<p>120 </p>
<p>mA </p>
<p>— </p>
<p>mA </p>
<p>−45 </p>
<p>mA </p>
<p>— </p>
<p>mA </p>
<p>−35 </p>
<p>mA </p>
<p>— </p>
<p>mA </p>
<p>−60 </p>
<p>mA </p>
<p>1.0 </p>
<p>ms </p>
<p>1.0 </p>
<p>ms </p>
<p>1.0 </p>
<p>ms </p>
<p>1.0 </p>
<p>ms </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>3 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p> </p>
<p><b>Ch</b></p>
<p><b>3V</b></p>
<p>3V</p>
<p>3V</p>
<p><b>3V</b></p>
<p>3V</p>
<p>3V</p>
<p><b>3V</b></p>
<p>3V</p>
<p>3V</p>
<p><b>Ign</b></p>
<p>EN</p>
<p>EN</p>
<p>EN</p>
<p>EN</p>
<p><b>Lo</b></p>
<p>EN</p>
<p>EN</p>
<p>EN</p>
<p><b>EN</b></p>
<p>En</p>
<p><b>nE</b></p>
<p>nE</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>V3 Linear Reg</b></p>
<p>V3 Accuracy &amp; L</p>
<p>V3 Output Capa</p>
<p><b>V3 Over Curre</b></p>
<p>V3 Current Limit</p>
<p>V3 Foldback Cu</p>
<p><b>V3 Startup Tim</b></p>
<p>V3 Startup Time</p>
<p>V3 to Synchrono</p>
<p><b>nition Enable</b></p>
<p>NBAT Threshold</p>
<p>NBAT Hysteres</p>
<p>NBAT Bias Curr</p>
<p>NBAT Pulldown</p>
<p><b>ogic Enable (</b></p>
<p>NB Thresholds </p>
<p>NB Bias Curren</p>
<p>NB Resistance </p>
<p><b>NB/ENBAT Fi</b></p>
<p>able Filter/Deg</p>
<p><b>ERROR Input</b></p>
<p>RROR Thresh</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>gulator </b></p>
<p>Load Regulatio</p>
<p>acitance Range</p>
<p><b>ent Protectio</b></p>
<p>t </p>
<p>(1)</p>
<p> </p>
<p>urrent </p>
<p>(1)</p>
<p> </p>
<p><b>ming </b></p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>ous Buck Start </p>
<p><b>e (ENBAT) In</b></p>
<p>ds </p>
<p>is </p>
<p>rent </p>
<p>(1)</p>
<p> </p>
<p>n Resistance </p>
<p><b>ENB) Input </b></p>
<p>t </p>
<p>(1)</p>
<p> </p>
<p><b>ilter/Deglitch</b></p>
<p>glitch Time </p>
<p><b>t </b></p>
<p>olds </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>LINEAR</b></p>
<p><b>Symb</b></p>
<p>on </p>
<p>V</p>
<p>3V3</p>
<p>e</p>
<p> (2)</p>
<p> </p>
<p>C</p>
<p>OUT,3</p>
<p><b>on </b></p>
<p>3V3</p>
<p>ILI</p>
<p>3V3</p>
<p>IFB</p>
<p>t</p>
<p>3V3,STA</p>
<p>Up </p>
<p>t</p>
<p>3V3,BUC</p>
<p><b>nput </b></p>
<p>V</p>
<p>ENBAT</p>
<p>V</p>
<p>ENBAT</p>
<p>V</p>
<p>ENBAT,</p>
<p>I</p>
<p>ENBAT,B</p>
<p>R</p>
<p>ENBA</p>
<p>V</p>
<p>ENB,</p>
<p>V</p>
<p>ENB,</p>
<p>I</p>
<p>ENB,IN</p>
<p>R</p>
<p>ENB</p>
<p><b>h </b></p>
<p>EN</p>
<p> td,F</p>
<p>V</p>
<p>nERRO</p>
<p>V</p>
<p>nERRO</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>R REGULATO</b></p>
<p><b>bol </b></p>
<p>3</p>
<p> </p>
<p>5mA &lt; I</p>
<p>3V3</p>
<p> </p>
<p> </p>
<p>IM </p>
<p>V</p>
<p>3V3</p>
<p> = 3</p>
<p>BK</p>
<p> </p>
<p>V</p>
<p>3V3</p>
<p> = 0</p>
<p>ART</p>
<p> </p>
<p>C</p>
<p>3V3</p>
<p> ≤ 2</p>
<p>CK</p>
<p> </p>
<p>Time fro</p>
<p>V</p>
<p>FB</p>
<p> = V</p>
<p>F</p>
<p><b>CONT</b></p>
<p>T,H</p>
<p> </p>
<p>V</p>
<p>ENBAT</p>
<p> r</p>
<p>T,L </p>
<p>V</p>
<p>ENBAT</p>
<p> f</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>ENBAT,H</p>
<p>BIAS </p>
<p>V</p>
<p>ENBAT </p>
<p>=</p>
<p>V</p>
<p>ENBAT </p>
<p>=</p>
<p>AT</p>
<p> </p>
<p>When V</p>
<p>H</p>
<p> </p>
<p>V</p>
<p>ENB</p>
<p> risi</p>
<p>L</p>
<p> </p>
<p>V</p>
<p>ENB</p>
<p> fall</p>
<p>N</p>
<p> </p>
<p>V</p>
<p>ENB </p>
<p>= 3</p>
<p>B</p>
<p> </p>
<p> </p>
<p>ILT</p>
<p> </p>
<p> </p>
<p>R,H</p>
<p> </p>
<p>V</p>
<p>nERROR</p>
<p>OR,L</p>
<p> </p>
<p>V</p>
<p>nERROR</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>OR SPECIFIC</b></p>
<p><b>Test Cond</b></p>
<p>3V3</p>
<p> &lt; 90mA, V</p>
<p>V</p>
<p>3.3V </p>
<p>0V </p>
<p>2.9µF, Load = 6</p>
<p>om when 3V3 =</p>
<p>FB,UV,H</p>
<p> </p>
<p><b>TROL INPUT</b></p>
<p>rising </p>
<p>falling </p>
<p>H</p>
<p> - V</p>
<p>ENBAT,L</p>
<p> </p>
<p>= 5.5V via a 1kΩ</p>
<p>= 0.8V via a 1kΩ</p>
<p>V</p>
<p>ENBAT</p>
<p> &lt; 1.2V </p>
<p>ing </p>
<p>ling </p>
<p>3.3V </p>
<p>rising </p>
<p>falling </p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>CATIONS (co</b></p>
<p><b>ditions </b></p>
<p>VREG</p>
<p> = 5.25V </p>
<p>66Ω±5% (50mA</p>
<p>= V</p>
<p>3V3,UV,H</p>
<p> to w</p>
<p><b>TS </b></p>
<p>Ω series resisto</p>
<p>Ω series resisto</p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>nt’d) </b></p>
<p><b>Min </b></p>
<p>3.23 </p>
<p>1.0 </p>
<p>−110 </p>
<p>−20 </p>
<p>A) </p>
<p>— </p>
<p>when </p>
<p>TBD </p>
<p>2.9 </p>
<p>2.2 </p>
<p>— </p>
<p>or </p>
<p>— </p>
<p>or </p>
<p>0.5 </p>
<p>— </p>
<p>— </p>
<p>0.8 </p>
<p>— </p>
<p>— </p>
<p>10 </p>
<p>— </p>
<p>0.8 </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>3.30 </p>
<p>3.3</p>
<p>— </p>
<p>15</p>
<p>−155 </p>
<p>—</p>
<p>−50 </p>
<p>−8</p>
<p>0.5 </p>
<p>0.8</p>
<p>— </p>
<p>1.0</p>
<p>3.1 </p>
<p>3.5</p>
<p>2.6 </p>
<p>2.9</p>
<p>500 </p>
<p>—</p>
<p>50 </p>
<p>10</p>
<p>— </p>
<p>5</p>
<p>600 </p>
<p>—</p>
<p>— </p>
<p>2.0</p>
<p>— </p>
<p>—</p>
<p>— </p>
<p>17</p>
<p>60 </p>
<p>—</p>
<p>15 </p>
<p>20</p>
<p>— </p>
<p>2.0</p>
<p>— </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>14</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>37 </p>
<p>V </p>
<p>5 </p>
<p>µF </p>
<p>— </p>
<p>mA </p>
<p>80 </p>
<p>mA </p>
<p>8 </p>
<p>ms </p>
<p>0 </p>
<p>ms </p>
<p>5 </p>
<p>V </p>
<p>9 </p>
<p>V </p>
<p>— </p>
<p>mV </p>
<p>00 </p>
<p>µA </p>
<p>5 </p>
<p>— </p>
<p>kΩ </p>
<p>0 </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p>75 </p>
<p>µA </p>
<p>— </p>
<p>kΩ </p>
<p>0 </p>
<p>µs </p>
<p>0 </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>4 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p> </p>
<p><b>Ch</b></p>
<p><b>3V</b></p>
<p>3V</p>
<p>3V</p>
<p>3V</p>
<p>3V</p>
<p>Sy</p>
<p>Th</p>
<p>Sy</p>
<p>Th</p>
<p>Sy</p>
<p>Hy</p>
<p><b>V5</b></p>
<p>V5</p>
<p>Th</p>
<p>V5</p>
<p>Hy</p>
<p>V5</p>
<p>Th</p>
<p>V5</p>
<p>Hy</p>
<p>V5</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>V3 and Synch</b></p>
<p>V3 OV Threshol</p>
<p>V3 OV Hysteres</p>
<p>V3 UV Threshol</p>
<p>V3 UV Hysteres</p>
<p>nchronous Buc</p>
<p>resholds  </p>
<p>nchronous Buc</p>
<p>resholds </p>
<p>nchronous Buc</p>
<p>ysteresis </p>
<p><b>5CAN, V5A, V</b></p>
<p>CAN, V5A, V5</p>
<p>resholds </p>
<p>CAN, V5A, V5</p>
<p>ysteresis </p>
<p>CAN, V5A, V5</p>
<p>resholds </p>
<p>CAN, V5A, V5</p>
<p>ysteresis </p>
<p>P Output Disco</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>hronous Buc</b></p>
<p>lds </p>
<p>sis </p>
<p>ds </p>
<p>sis </p>
<p>ck FB OV </p>
<p>ck FB UV </p>
<p>ck FB UV </p>
<p><b>V5B and V5P</b></p>
<p>B and V5P OV</p>
<p>B and V5P OV</p>
<p>B and V5P UV</p>
<p>B and V5P UV</p>
<p>onnect Thresho</p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>Symb</b></p>
<p><b>ck OV/UV Pro</b></p>
<p>V</p>
<p>3V3,OV</p>
<p>V</p>
<p>3V3,OV</p>
<p>V</p>
<p>3V3,OV,</p>
<p>V</p>
<p>3V3,UV</p>
<p>V</p>
<p>3V3,UV</p>
<p>V</p>
<p>3V3,UV,</p>
<p>V</p>
<p>FB,OV</p>
<p>V</p>
<p>FB,UV</p>
<p>V</p>
<p>FB,UV</p>
<p>V</p>
<p>FBUV,H</p>
<p><b>P OV/UV Prot</b></p>
<p>V </p>
<p>V</p>
<p>V5,OV</p>
<p>V</p>
<p>V5,OV</p>
<p>V </p>
<p>V</p>
<p>V5,OV,H</p>
<p>V </p>
<p>V</p>
<p>V5,UV</p>
<p>V</p>
<p>V5,UV</p>
<p>V </p>
<p>V</p>
<p>V5,UV,H</p>
<p>old </p>
<p>V</p>
<p>V5P,DI</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>DIAGNO</b></p>
<p><b>bol </b></p>
<p><b>otection Thre</b></p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>3V3</p>
<p> risi</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>3V3</p>
<p> fall</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>3V3,OV,H</p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>3V3</p>
<p> risi</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>3V3</p>
<p> fall</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>3V3,UV,H</p>
<p>V,H</p>
<p>  </p>
<p>V</p>
<p>FB</p>
<p> risin</p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>FB</p>
<p> risin</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>FB</p>
<p> fallin</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>FB,UV,H</p>
<p><b>tection Thres</b></p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>V5</p>
<p> risin</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>V5</p>
<p> fallin</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>V5,OV,H</p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>V5</p>
<p> risin</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>V5</p>
<p> fallin</p>
<p>HYS</p>
<p> </p>
<p>V</p>
<p>V5,UV,H</p>
<p>SC</p>
<p> </p>
<p>V</p>
<p>V5P</p>
<p> risi</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>OSTIC OUTP</b></p>
<p><b>Test Cond</b></p>
<p><b>esholds </b></p>
<p>ng </p>
<p>ing </p>
<p>H</p>
<p> – V</p>
<p>3V3,OV,L</p>
<p> </p>
<p>ng </p>
<p>ing </p>
<p>H</p>
<p> – V</p>
<p>3V3,UV,L</p>
<p> </p>
<p>ng  </p>
<p>ng </p>
<p>ng </p>
<p>– V</p>
<p>FB,UV,L</p>
<p> </p>
<p><b>sholds </b></p>
<p>ng </p>
<p>ng </p>
<p>– V</p>
<p>V5,OV,L</p>
<p> </p>
<p>ng </p>
<p>ng </p>
<p>– V</p>
<p>V5,UV,L</p>
<p> </p>
<p>ng </p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>PUTS </b></p>
<p><b>ditions </b></p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>Min </b></p>
<p>3.41 </p>
<p>— </p>
<p>10 </p>
<p>— </p>
<p><b>3.00 </b></p>
<p>10 </p>
<p>1.35 </p>
<p>— </p>
<p>— </p>
<p>5 </p>
<p>5.15 </p>
<p>— </p>
<p>15 </p>
<p>— </p>
<p>4.50 </p>
<p>15 </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>3.51 </p>
<p><b>3.6</b></p>
<p>3.49 </p>
<p>—</p>
<p>20 </p>
<p>40</p>
<p>3.12 </p>
<p>—</p>
<p>3.10 </p>
<p>3.1</p>
<p>20 </p>
<p>40</p>
<p>1.385 </p>
<p>1.4</p>
<p>1.245 </p>
<p>—</p>
<p>1.235 </p>
<p>—</p>
<p>15 </p>
<p>25</p>
<p>5.33 </p>
<p>5.5</p>
<p>5.30 </p>
<p>—</p>
<p>30 </p>
<p>50</p>
<p>4.71 </p>
<p>—</p>
<p>4.68 </p>
<p>4.8</p>
<p>30 </p>
<p>50</p>
<p>7.2 </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>15</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p><b>60 </b></p>
<p>V </p>
<p>— </p>
<p>0 </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>19 </p>
<p>0 </p>
<p>mV </p>
<p>42 </p>
<p> </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>5 </p>
<p>mV </p>
<p>50 </p>
<p>V </p>
<p>— </p>
<p>0 </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>85 </p>
<p>0 </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>5 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>VR</b></p>
<p>VR</p>
<p>VR</p>
<p>Hy</p>
<p>VR</p>
<p>VR</p>
<p>VR</p>
<p>VC</p>
<p>VC</p>
<p>VC</p>
<p>BG</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>REG, VCP, an</b></p>
<p>REG Non-Latch</p>
<p>REG Non-Latch</p>
<p>ysteresis </p>
<p>REG Latching O</p>
<p>REG UV Thresh</p>
<p>REG UV Hyster</p>
<p>CP OV Thresho</p>
<p>CP UV Thresho</p>
<p>CP UV Hysteres</p>
<p>G</p>
<p>REF</p>
<p> &amp; BG</p>
<p>FAULT</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>nd BG Thres</b></p>
<p>hing OV Thresh</p>
<p>hing OV </p>
<p>OV Threshold </p>
<p>holds </p>
<p>resis </p>
<p>olds </p>
<p>olds </p>
<p>sis </p>
<p>UV Threshold</p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>Symb</b></p>
<p><b>holds </b></p>
<p>hold </p>
<p>VREG</p>
<p>O</p>
<p>VREG</p>
<p>O</p>
<p>VREG</p>
<p>OV</p>
<p>VREG</p>
<p>O</p>
<p>VREG</p>
<p>U</p>
<p>VREG</p>
<p>U</p>
<p>VREG</p>
<p>UV</p>
<p>VCP</p>
<p>OV</p>
<p>VCP</p>
<p>UV</p>
<p>VCP</p>
<p>UV</p>
<p>VCP</p>
<p>UV,</p>
<p>s</p>
<p> (2)</p>
<p> </p>
<p>BGx</p>
<p>U</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>DIAGNOSTI</b></p>
<p><b>bol </b></p>
<p>OV1,H</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> ris</p>
<p>OV1,L</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> fa</p>
<p>1,HYS</p>
<p>VREG</p>
<p>OV</p>
<p>V2,H</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> ris</p>
<p>UV,H</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> ris</p>
<p>regulato</p>
<p>UV,L</p>
<p> </p>
<p>V</p>
<p>VREG</p>
<p> fa</p>
<p>V,HYS</p>
<p> </p>
<p>VREG</p>
<p>UV</p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>VCP</p>
<p> risi</p>
<p>V,H</p>
<p> </p>
<p>V</p>
<p>VCP</p>
<p> risi</p>
<p>V,L</p>
<p> </p>
<p>V</p>
<p>VCP</p>
<p> fall</p>
<p>HYS</p>
<p> </p>
<p>VCP</p>
<p>UV,H</p>
<p>UV</p>
<p> </p>
<p>BG</p>
<p>VREF</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>C OUTPUTS</b></p>
<p><b>Test Cond</b></p>
<p>sing, LX1 PWM</p>
<p>alling, LX1 PWM</p>
<p>V1,H</p>
<p> – VREG</p>
<p>OV</p>
<p>sing, all regula</p>
<p>sing, triggers ri</p>
<p>or </p>
<p>alling </p>
<p>V,H</p>
<p> – VREG</p>
<p>UV,L</p>
<p>ing, latches all </p>
<p>ing, PWM enab</p>
<p>ling, PWM disa</p>
<p>H</p>
<p> – VCP</p>
<p>UV,L</p>
<p> </p>
<p>or BG</p>
<p>FAULT</p>
<p> risi</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>S (cont’d) </b></p>
<p><b>ditions </b></p>
<p>M disabled </p>
<p>M enabled </p>
<p>1,L</p>
<p> </p>
<p>ators latched of</p>
<p>ise of 3V3 linea</p>
<p>L</p>
<p> </p>
<p>regulators off</p>
<p>bled </p>
<p>abled </p>
<p>ng </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>Min </b></p>
<p>5.50 </p>
<p>— </p>
<p>— </p>
<p>ff </p>
<p>— </p>
<p>ar </p>
<p>4.14 </p>
<p>— </p>
<p>— </p>
<p>11.0 </p>
<p>3.0 </p>
<p>— </p>
<p>— </p>
<p>1.00 </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>5.62 </p>
<p>5.7</p>
<p>5.53 </p>
<p>—</p>
<p>100 </p>
<p>—</p>
<p>6.55 </p>
<p>—</p>
<p>4.38 </p>
<p>4.6</p>
<p>4.28 </p>
<p>—</p>
<p>100 </p>
<p>—</p>
<p>12.5 </p>
<p>14</p>
<p>3.2 </p>
<p>3.4</p>
<p>2.8 </p>
<p>—</p>
<p>400 </p>
<p>—</p>
<p>1.05 </p>
<p>1.1</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>16</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>75 </p>
<p>V </p>
<p>— </p>
<p>— </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>62 </p>
<p>V </p>
<p>— </p>
<p>— </p>
<p>mV </p>
<p>.0 </p>
<p>V </p>
<p>4 </p>
<p>V </p>
<p>— </p>
<p>— </p>
<p>mV </p>
<p>10 </p>
<p>V </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>6 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>NP</b></p>
<p>NP</p>
<p><b>NP</b></p>
<p>NP</p>
<p>NP</p>
<p><b>Fa</b></p>
<p>FF</p>
<p>FF</p>
<p><b>Ign</b></p>
<p>EN</p>
<p>EN</p>
<p><b>OV</b></p>
<p>Ov</p>
<p><b>UV</b></p>
<p>UV</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>POR Turn-on</b></p>
<p>POR Turn-on D</p>
<p><b>POR Output V</b></p>
<p>POR Output Lo</p>
<p>POR Leakage C</p>
<p><b>ault Flag Outp</b></p>
<p>n Output Volta</p>
<p>n Leakage Cur</p>
<p><b>nition Status</b></p>
<p>NBATS Output </p>
<p>NBATS Leakag</p>
<p><b>V Filtering/De</b></p>
<p>ver Voltage Det</p>
<p><b>V Filtering/De</b></p>
<p>V Filter/Deglitch</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>n and Turn-of</b></p>
<p>Delay </p>
<p><b>Voltages </b></p>
<p>w Voltage </p>
<p>Current </p>
<p>(1)</p>
<p> </p>
<p><b>put Voltages</b></p>
<p>age </p>
<p>rrent </p>
<p><b>s (ENBATS) </b></p>
<p>Voltage </p>
<p>e Current </p>
<p>(1)</p>
<p> </p>
<p><b>eglitch Time </b></p>
<p>tection Delay </p>
<p><b>eglitch Time </b></p>
<p>h Times </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>Symb</b></p>
<p><b>ff Delays </b></p>
<p>td</p>
<p>NPOR,</p>
<p>V</p>
<p>NPOR</p>
<p>I</p>
<p>NPOR,L</p>
<p><b>s (FFn) </b></p>
<p>V</p>
<p>FF,L</p>
<p>I</p>
<p>FF,LKG</p>
<p>VO</p>
<p>ENBAT</p>
<p>I</p>
<p>ENBAT</p>
<p>OV</p>
<p> td,F</p>
<p>UV</p>
<p> td,F</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>DIAGNOSTI</b></p>
<p><b>bol </b></p>
<p>,ON</p>
<p> </p>
<p>Time fro</p>
<p>Buck ou</p>
<p>regulatio</p>
<p>R,L</p>
<p> </p>
<p>ENB or </p>
<p>VIN ≥ 2.</p>
<p>KG</p>
<p> </p>
<p>V</p>
<p>NPOR </p>
<p>= </p>
<p>L</p>
<p> </p>
<p>ENB=1 </p>
<p>V</p>
<p>VIN</p>
<p> ≥ 2</p>
<p>G</p>
<p> </p>
<p>V</p>
<p>FF</p>
<p>= 3.3</p>
<p>TS,LO</p>
<p> </p>
<p>I</p>
<p>ENBATS </p>
<p>=</p>
<p>TS</p>
<p> </p>
<p>V</p>
<p>ENBATS </p>
<p>ILT</p>
<p> </p>
<p>Over vo</p>
<p>ILT</p>
<p> </p>
<p>Under v</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>C OUTPUTS</b></p>
<p><b>Test Cond</b></p>
<p>om when 3V3, </p>
<p>utput and V5A a</p>
<p>on to NPOR be</p>
<p>ENBAT high,</p>
<p>.5V, I</p>
<p>NPOR </p>
<p>= 2m</p>
<p>3.3V </p>
<p>or ENBAT=1 a</p>
<p>.5V, I</p>
<p>FF </p>
<p>= 2mA</p>
<p>3V </p>
<p>= 2mA, V</p>
<p>ENBAT</p>
<p> </p>
<p>= 3.3V </p>
<p>oltage detection</p>
<p>voltage detectio</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>S (cont’d) </b></p>
<p><b>ditions </b></p>
<p>Synchronous </p>
<p>are all in </p>
<p>eing asserted h</p>
<p>mA </p>
<p>and FFn is tripp</p>
<p>&lt; V</p>
<p>ENBAT,L</p>
<p> </p>
<p>n delay time </p>
<p>on delay time </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>&lt;VIN</p>
<p><b>Min </b></p>
<p>high </p>
<p>15 </p>
<p>— </p>
<p>— </p>
<p>ped </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>10 </p>
<p>10 </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N&lt;40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>20 </p>
<p>25</p>
<p>150 </p>
<p>40</p>
<p>— </p>
<p>2</p>
<p>150 </p>
<p>40</p>
<p>— </p>
<p>2</p>
<p>— </p>
<p>40</p>
<p>— </p>
<p>2</p>
<p>15 </p>
<p>20</p>
<p>15 </p>
<p>20</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>17</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>5 </p>
<p>ms </p>
<p>00 </p>
<p>mV </p>
<p>2 </p>
<p>µA </p>
<p>00 </p>
<p>mV </p>
<p>2 </p>
<p>µA </p>
<p>00 </p>
<p>mV </p>
<p>2 </p>
<p>µA </p>
<p>0 </p>
<p>µs </p>
<p>0 </p>
<p>µs </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>7 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>WD</b></p>
<p>WD</p>
<p>WD</p>
<p><b>WD</b></p>
<p>WD</p>
<p>WD</p>
<p>WD</p>
<p><b>Ga</b></p>
<p>PO</p>
<p>PO</p>
<p>Po</p>
<p>An</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>D_IN Voltage</b></p>
<p>D</p>
<p>IN</p>
<p> Input Voltag</p>
<p>D</p>
<p>IN</p>
<p> Input Curre</p>
<p><b>D_IN Timing </b></p>
<p>D</p>
<p>IN</p>
<p> Frequency </p>
<p>D</p>
<p>IN</p>
<p> Pulse High </p>
<p>D</p>
<p>IN</p>
<p> Pulse Low t</p>
<p><b>ate Drive Ena</b></p>
<p>OE Output Volta</p>
<p>OE Output Volta</p>
<p>wer Supply Dis</p>
<p>ti-Latch up Tim</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>e Thresholds</b></p>
<p>ge Thresholds </p>
<p>ent </p>
<p>(1)</p>
<p> </p>
<p><b>Specificatio</b></p>
<p>time </p>
<p>time </p>
<p><b>able (POE) </b></p>
<p>age </p>
<p>age </p>
<p>sable Delay </p>
<p>meout </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>WIN</b></p>
<p><b>Symbo</b></p>
<p><b>s &amp; Current </b></p>
<p>WD</p>
<p>IN,LO</p>
<p>WD</p>
<p>IN,H</p>
<p>I</p>
<p>WD_IN</p>
<p> </p>
<p><b>ons </b></p>
<p>WD</p>
<p>IN,FRE</p>
<p>t</p>
<p>WDIN, H</p>
<p>t</p>
<p>WDIN, LO</p>
<p>V</p>
<p>POE,L</p>
<p> </p>
<p>V</p>
<p>POE,H</p>
<p> </p>
<p>t</p>
<p>PS_DISAB</p>
<p>t</p>
<p>ANTI_LATCH</p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>NDOW WATC</b></p>
<p><b>ol </b></p>
<p>O</p>
<p> </p>
<p>V</p>
<p>WD_IN</p>
<p> fa</p>
<p>I</p>
<p> </p>
<p>V</p>
<p>WD_IN</p>
<p> ri</p>
<p>V</p>
<p>WD_IN</p>
<p> =</p>
<p>EQ</p>
<p> </p>
<p> </p>
<p>I</p>
<p> </p>
<p> </p>
<p>O</p>
<p> </p>
<p> </p>
<p>I</p>
<p>POE </p>
<p>= 4m</p>
<p>I</p>
<p>POE </p>
<p>= -4</p>
<p>LE </p>
<p>Time fro</p>
<p>dog fault</p>
<p>HUP </p>
<p>Time for</p>
<p>watchdo</p>
<p>removed</p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>CHDOG TIME</b></p>
<p><b>Test Cond</b></p>
<p>alling </p>
<p>sing </p>
<p> 5V </p>
<p>mA </p>
<p>mA </p>
<p>m POE going l</p>
<p>t to V5CAN sta</p>
<p>rm POE going l</p>
<p>g fault to when</p>
<p>d from the ENB</p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>ER (WWDT)</b></p>
<p><b>ditions </b></p>
<p>low due to watc</p>
<p>arts to decay </p>
<p>low due to </p>
<p>n enable contro</p>
<p>B pin </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>Min </b></p>
<p>0.8 </p>
<p>— </p>
<p>−10 </p>
<p>— </p>
<p>50 </p>
<p>50 </p>
<p>— </p>
<p>3.0 </p>
<p>ch </p>
<p>— </p>
<p>ol is </p>
<p>— </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>— </p>
<p>—</p>
<p>— </p>
<p>2.0</p>
<p>±1 </p>
<p>10</p>
<p>500 </p>
<p>—</p>
<p>— </p>
<p>—</p>
<p>— </p>
<p>—</p>
<p>150 </p>
<p>400</p>
<p>— </p>
<p>—</p>
<p>250 </p>
<p>—</p>
<p>10 </p>
<p>—</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>18</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units </b></p>
<p>— </p>
<p>V </p>
<p>0 </p>
<p>V </p>
<p>0 </p>
<p>µA </p>
<p>— </p>
<p>Hz </p>
<p>— </p>
<p>us </p>
<p>— </p>
<p>us </p>
<p>0 </p>
<p>mV </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>ms </p>
<p>— </p>
<p>s </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>8 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>ELE</b></p>
<p><b>Ch</b></p>
<p><b>Se</b></p>
<p>Inp</p>
<p>Inp</p>
<p>Inp</p>
<p>Inp</p>
<p>Inp</p>
<p>Ou</p>
<p>Ou</p>
<p>Ou</p>
<p>Clo</p>
<p>Clo</p>
<p>Str</p>
<p>Str</p>
<p>Str</p>
<p>Da</p>
<p>Da</p>
<p>Da</p>
<p>fall</p>
<p>Da</p>
<p>fall</p>
<p>Da</p>
<p>Da</p>
<p>Wa</p>
<p><b>Notes</b></p>
<p><b>1) </b></p>
<p><b>2) </b></p>
<p><b>3) </b></p>
<p><b>4) </b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ECTRICAL C</b></p>
<p><b>haracteristic </b></p>
<p><b>erial Interface</b></p>
<p>put low voltage </p>
<p>put high voltage</p>
<p>put hysteresis </p>
<p>put pull-down  S</p>
<p>put pull-up to V</p>
<p>utput low voltag</p>
<p>utput high volta</p>
<p>utput leakage</p>
<p>1</p>
<p> </p>
<p>ock high time </p>
<p>ock low time </p>
<p>robe lead time </p>
<p>robe lag time </p>
<p>robe high time </p>
<p>ata out enable t</p>
<p>ata out disable t</p>
<p>ata out valid tim</p>
<p>ling </p>
<p>ata out hold tim</p>
<p>ling </p>
<p>ata in set-up tim</p>
<p>ata in hold time </p>
<p>ake up from sle</p>
<p><b>s: </b></p>
<p>For input and outp</p>
<p>pin (sinking). </p>
<p>Ensured by design</p>
<p>Specifications at 2</p>
<p>The lowest operati</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>HARACTERI</b></p>
<p><b>e (STRn, SDI</b></p>
<p>e </p>
<p>SDI, SCK </p>
<p>CC </p>
<p>ge </p>
<p>ge </p>
<p>time </p>
<p>time </p>
<p>me from clock </p>
<p>e from clock </p>
<p>me to clock risin</p>
<p>from clock risi</p>
<p>eep </p>
<p>ut current specifica</p>
<p>n and characterizat</p>
<p>5</p>
<p>°</p>
<p>C or 85</p>
<p>°</p>
<p>C are gu</p>
<p>ing voltage is only v</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ISTICS</b></p>
<p><b>(1)</b></p>
<p><b> </b></p>
<p>Unle</p>
<p><b>Symb</b></p>
<p><b>I, SDO, SCK)</b></p>
<p>V</p>
<p>IL</p>
<p> </p>
<p>V</p>
<p>IH</p>
<p> </p>
<p>V</p>
<p>Ihys</p>
<p>R</p>
<p>PDS</p>
<p>I</p>
<p>PU</p>
<p> </p>
<p>V</p>
<p>OL</p>
<p> </p>
<p>V</p>
<p>OH</p>
<p> </p>
<p>I</p>
<p>LK,SDO</p>
<p>t</p>
<p>SCKH</p>
<p>t</p>
<p>SCKL</p>
<p>t</p>
<p>STLD</p>
<p>t</p>
<p>STLG</p>
<p>t</p>
<p>STRH</p>
<p>t</p>
<p>SDOE</p>
<p>t</p>
<p>SDOD</p>
<p>t</p>
<p>SDOV</p>
<p>t</p>
<p>SDOH</p>
<p>ng </p>
<p>t</p>
<p>SDIS</p>
<p> </p>
<p>ng </p>
<p>t</p>
<p>SDIH</p>
<p>t</p>
<p>EN</p>
<p> </p>
<p>ations, negative cur</p>
<p>ion, not production</p>
<p>uaranteed by desig</p>
<p>valid if the conditio</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>ess otherwise n</p>
<p><b>COMMUNIC</b></p>
<p><b>bol </b></p>
<p><b>) </b></p>
<p>  </p>
<p>All logic </p>
<p> </p>
<p>All logic </p>
<p>S</p>
<p> </p>
<p>0&lt;VIN&lt;5</p>
<p>STRn </p>
<p>I</p>
<p>OL</p>
<p>=1mA</p>
<p>I</p>
<p>OL</p>
<p>=-1m</p>
<p>O</p>
<p> </p>
<p>0V &lt; V</p>
<p>S</p>
<p>H</p>
<p> </p>
<p>A in figu</p>
<p>L</p>
<p> </p>
<p>B in figu</p>
<p>D</p>
<p> </p>
<p>C in figu</p>
<p>G</p>
<p> </p>
<p>D in figu</p>
<p>H</p>
<p> </p>
<p>E in figu</p>
<p>E</p>
<p> </p>
<p>F in figu</p>
<p>D</p>
<p> </p>
<p>G in figu</p>
<p>V</p>
<p> </p>
<p>H in figu</p>
<p>H</p>
<p> </p>
<p>J in figu</p>
<p>K in figu</p>
<p> </p>
<p>L in figu</p>
<p>  </p>
<p>rrent is defined as c</p>
<p> tested. </p>
<p>n and characteriza</p>
<p>ns V</p>
<p>VIN</p>
<p> &gt; V</p>
<p>VIN,START</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>noted, specifica</p>
<p><b>CATIONS INT</b></p>
<p><b>Test Conditi</b></p>
<p>inputs </p>
<p>inputs </p>
<p>5V </p>
<p>A</p>
<p>1</p>
<p> </p>
<p>A</p>
<p>1</p>
<p> </p>
<p>DO</p>
<p> &lt; 5.5V, STR</p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>ure 4 </p>
<p>re 4 </p>
<p>ure 4 </p>
<p>re 4 </p>
<p>coming out of the n</p>
<p>tion, not production</p>
<p>and V</p>
<p>VCP</p>
<p> – V</p>
<p>VIN</p>
<p> &gt; </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p>ations are valid</p>
<p><b>TERFACE </b></p>
<p><b>ions </b></p>
<p>Rn=1 </p>
<p>node or pin (sourcin</p>
<p>n tested. </p>
<p>VCP</p>
<p>UV,H</p>
<p> and V</p>
<p>VREG</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>d at 3.8V</p>
<p>(4)</p>
<p>≤VIN</p>
<p><b>Min </b></p>
<p>— </p>
<p>2.0 </p>
<p>250 </p>
<p>— </p>
<p>— </p>
<p>— </p>
<p>2.8 </p>
<p>V</p>
<p>-1 </p>
<p>50 </p>
<p>50 </p>
<p>30 </p>
<p>30 </p>
<p>TBD </p>
<p>—</p>
<p> </p>
<p>—</p>
<p> </p>
<p>—</p>
<p> </p>
<p>5 </p>
<p>15 </p>
<p>10 </p>
<p>—</p>
<p> </p>
<p>ng), positive curren</p>
<p>G</p>
<p> &gt; VREG</p>
<p>UV,H</p>
<p> are s</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>N≤40V, −40ºC≤</p>
<p><b>Typ </b></p>
<p><b>Ma</b></p>
<p>— </p>
<p>0.</p>
<p>— </p>
<p>—</p>
<p>550 </p>
<p>—</p>
<p>50 </p>
<p>—</p>
<p>50 </p>
<p>—</p>
<p>0.2 </p>
<p>0.</p>
<p>V</p>
<p>DD</p>
<p>-0.2 </p>
<p>—</p>
<p>— </p>
<p>1</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>40</p>
<p>—</p>
<p> </p>
<p>30</p>
<p>—</p>
<p> </p>
<p>40</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>—</p>
<p>—</p>
<p> </p>
<p>2</p>
<p>nt is defined as goin</p>
<p>satisfied before VIN</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>19</p>
<p>≤T</p>
<p>A</p>
<p>=T</p>
<p>J</p>
<p>≤150ºC</p>
<p><b>ax </b></p>
<p><b>Units</b></p>
<p>8 </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p>— </p>
<p>mV </p>
<p>— </p>
<p>k</p>
<p></p>
<p> </p>
<p>— </p>
<p>k</p>
<p></p>
<p> </p>
<p>4 </p>
<p>V </p>
<p>— </p>
<p>V </p>
<p> </p>
<p>µA </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>0 </p>
<p>ns </p>
<p>0 </p>
<p>ns </p>
<p>0 </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>—</p>
<p> </p>
<p>ns </p>
<p>2 </p>
<p>ms </p>
<p>ng into the node or </p>
<p>N is reduced. </p>
<p>9 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p>ST</p>
<p>SC</p>
<p>S</p>
<p>SD</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p>C</p>
<p>F</p>
<p>Z</p>
<p>TRn</p>
<p>CK</p>
<p>DI</p>
<p>DO</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>X</p>
<p>C</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>(X = d</b></p>
<p> </p>
<p>D15</p>
<p>A</p>
<p>K</p>
<p>L</p>
<p>D15'</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>Figure 1: Se</b></p>
<p><b>on’t care. Z =</b></p>
<p>X</p>
<p>B</p>
<p>J</p>
<p>H</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>erial Interfac</b></p>
<p><b>= high imped</b></p>
<p><b> </b></p>
<p>D14</p>
<p>B</p>
<p>D14'</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>ce Timing</b></p>
<p> </p>
<p><b>dance (tri-sta</b></p>
<p>X</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>ate) </b></p>
<p>X</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>D0</p>
<p>D</p>
<p>D0'</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>20</p>
<p>X</p>
<p>G</p>
<p>E</p>
<p>Z</p>
<p>0 </p>
<p><b> </b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>TAB</b></p>
<p><b> </b></p>
<p><b> </b></p>
<p><b>X</b></p>
<p><b>E</b></p>
<p><b>M</b></p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>BLE 1:  STAR</b></p>
<p><b>A4412 </b></p>
<p><b>MODE </b></p>
<p><b>RESET </b></p>
<p><b>OFF </b></p>
<p><b>STARTUP </b></p>
<p><b>↓ </b></p>
<p><b>↓ </b></p>
<p><b>↓ </b></p>
<p><b>RUN </b></p>
<p><b>15us </b></p>
<p><b>DEGLITCH </b></p>
<p><b>SHUTTING </b></p>
<p><b>DOWN </b></p>
<p><b>↓ </b></p>
<p><b>↓ </b></p>
<p><b>OFF </b></p>
<p><b>X </b>= DON’T CA</p>
<p><b>EN </b>= ENBAT </p>
<p><b>MPOR </b>= VCC</p>
<p>(latch</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>RTUP and SH</b></p>
<p><b>Regu</b></p>
<p><b>(</b></p>
<p><b>VREG </b></p>
<p><b>ON </b></p>
<p><b>3</b></p>
<p><b>O</b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p>ARE </p>
<p>+ ENB </p>
<p>C_UV + VCP_</p>
<p>hed) + I</p>
<p>LIM,LX1</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>HUTDOWN L</b></p>
<p><b>S</b></p>
<p><b>ulator Control </b></p>
<p><b>0=OFF, 1=ON)</b></p>
<p><b>3V3 </b></p>
<p><b>ON </b></p>
<p><b>SYNC </b></p>
<p><b>BUCK </b></p>
<p><b>&amp; V5A</b></p>
<p><b>ON </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p>_UV + BG1_U</p>
<p> (latched) </p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>LOGIC (signa</b></p>
<p><b>Startup sequ</b></p>
<p><b>Bits </b></p>
<p><b>) </b></p>
<p><b>V5B, </b></p>
<p><b>V5P &amp; </b></p>
<p><b>V5CAN </b></p>
<p><b>ON </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p>UV + BG2_UV</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>al names con</b></p>
<p><b>uence to be f</b></p>
<p><b>EN </b></p>
<p><b>MPOR</b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p>V + TSD + VC</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>nsistent with </b></p>
<p><b>finalized </b></p>
<p><b>A4412 S</b></p>
<p><b>VREG </b></p>
<p><b>UV </b></p>
<p><b>3</b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p>CP_OV (latche</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>block diagra</b></p>
<p><b>Status Signals</b></p>
<p><b>3V3 </b></p>
<p><b>UV </b></p>
<p><b>SYNC </b></p>
<p><b>BUCK </b></p>
<p><b>&amp; V5A </b></p>
<p><b>UV </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p>ed) + D1</p>
<p>MISSIN</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><b>am): </b></p>
<p><b>  </b></p>
<p><b>V5B, </b></p>
<p><b>V5P &amp; </b></p>
<p><b>V5CAN </b></p>
<p><b>UV </b></p>
<p><b>N</b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p>NG</p>
<p> </p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>21</p>
<p><b>TIME   </b></p>
<p><b> </b></p>
<p><b>NPOR </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>1 </b></p>
<p><b>1 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b>0 </b></p>
<p><b> </b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>Star</b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>rtup Timing </b></p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>Diagram </b></p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p> </p>
<p><b>F</b></p>
<p>LX</p>
<p>VIN</p>
<p>Buc</p>
<p>Outpu</p>
<p>3V3</p>
<p>V5A</p>
<p>NPOR</p>
<p>SS</p>
<p>COMP</p>
<p>f</p>
<p>OSC</p>
<p>f</p>
<p>OSC</p>
<p>VREG</p>
<p>EN</p>
<p>LX2</p>
<p>Buck OK</p>
<p>3V3 OK</p>
<p>V5A OK</p>
<p>NPOR ON</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>* = </p>
<p><b>Figure 2: Sta</b></p>
<p>1</p>
<p>N</p>
<p>k </p>
<p>ut</p>
<p>3</p>
<p>A</p>
<p>R</p>
<p>S</p>
<p>P</p>
<p>C</p>
<p>/4</p>
<p>C</p>
<p>/2</p>
<p>G</p>
<p>13.5V</p>
<p>V</p>
<p>V5A,UV,H</p>
<p>V</p>
<p>3V3,UV,H</p>
<p>V</p>
<p>FB,UV,H</p>
<p>t</p>
<p>SS1</p>
<p>t</p>
<p>SS1,DLY</p>
<p>EN</p>
<p>N</p>
<p>2</p>
<p>K*</p>
<p>K*</p>
<p>K*</p>
<p>N*</p>
<p>f</p>
<p>OSC</p>
<p>/4</p>
<p>f</p>
<p>OSC</p>
<p>/2</p>
<p>t</p>
<p>3V3,BU</p>
<p>t</p>
<p>3V3,V5</p>
<p>1.3V</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>internal signal</p>
<p><b>art Up Timing</b></p>
<p>V</p>
<p>VREG,UV,H</p>
<p>VSS</p>
<p>OFFS</p>
<p>NB OR ENBAT = </p>
<p>td</p>
<p> N</p>
<p>t</p>
<p>SS2</p>
<p>UCK</p>
<p>5A</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>g Diagram</b></p>
<p>f</p>
<p>OSC</p>
<p>f</p>
<p>OSC</p>
<p>HIGH</p>
<p>NPOR,ON</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p> </p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>22</p>
<p><b> </b></p>
<p>2 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>Shu</b></p>
<p><b> </b></p>
<p> </p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>utdown Timin</b></p>
<p><b> </b></p>
<p><i>All outpu</i></p>
<p><i>Time for </i></p>
<p><i>NPOR fa</i></p>
<p>3V3, S</p>
<p>or V</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>ng Diagram </b></p>
<p><i>uts start to dec</i></p>
<p><i>outputs to dr</i></p>
<p><i>alls when 3V3</i></p>
<p>VIN</p>
<p>ENB</p>
<p>AND</p>
<p>ENBAT</p>
<p>All Outputs</p>
<p>NPOR</p>
<p>Sync Buck </p>
<p>V5A UV</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><i>cay EN</i></p>
<p><i>td,FILT</i></p>
<p><i> s</i></p>
<p><i>rop to zero, t</i></p>
<p><i>O</i></p>
<p><i>3, Sync Buck </i></p>
<p><b>F</b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><i>seconds after</i></p>
<p><i>OUT,FALL</i></p>
<p><i>, variou</i></p>
<p><i>or V5A reach</i></p>
<p><b>igure 3: Shu</b></p>
<p>EN</p>
<p>td,FILT</p>
<p>UV</p>
<p>td,FILT</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><i>r ENB and EB</i></p>
<p><i>us for each ou</i></p>
<p><i>hes its UV poi</i></p>
<p><b>tdown Timin</b></p>
<p>t</p>
<p>T</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><i>BAT are low.</i></p>
<p><i>utput and dep</i></p>
<p><i>int </i></p>
<p><b>ng Diagram</b></p>
<p>t</p>
<p>OUT,FALL</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><i>pends on load</i></p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><i>d current and </i></p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>23</p>
<p><b> </b></p>
<p><i>capacitance.</i></p>
<p><b> </b></p>
<p>3 </p>
<h1 style="page-break-before:always; "></h1>
<p> </p>
<p> </p>
<p><b>TABLE 2</b></p>
<p><b>FAULT TYP</b></p>
<p><b>and </b></p>
<p><b>CONDITIO</b></p>
<p>CPUMP O</p>
<p>VREG ove</p>
<p>voltage </p>
<p>VREG</p>
<p>OV2,H</p>
<p>V</p>
<p>VREG</p>
<p> </p>
<p>VREG </p>
<p>asynchrono</p>
<p>diode (D1</p>
<p>missing </p>
<p>Asynchrono</p>
<p>diode (D1) s</p>
<p>circuited or L</p>
<p>shorted to</p>
<p>ground </p>
<p>1V25 ove</p>
<p>voltage </p>
<p>FB pin is op</p>
<p>Vin UVLO</p>
<p>BG1 UVLO</p>
<p>BG2 UVLO</p>
<p>VCC UVLO</p>
<p>VCC short Il</p>
<p>CPUMP UV</p>
<p>VREG ove</p>
<p>voltage </p>
<p>VREG</p>
<p>OV1,H</p>
<p>V</p>
<p>VREG</p>
<p> </p>
<p>VREG pin op</p>
<p>circuit </p>
<p>VREG short</p>
<p>to ground</p>
<p>VSS1&lt;V</p>
<p>HIC1</p>
<p>VREG&lt;1.95</p>
<p>VCOMP1≠E</p>
<p>VO(MAX)</p>
<p><b>A4</b></p>
<p><b>P</b></p>
<p>S</p>
<p><b>2: SUMMARY OF</b></p>
<p><b>PE </b></p>
<p><b>ON </b></p>
<p><b>A4412 RESPONS</b></p>
<p>OV </p>
<p>Results in an MP</p>
<p>detection, so all re</p>
<p>shut o</p>
<p>er </p>
<p>H </p>
<p>&lt; </p>
<p>Results in an MP</p>
<p>detection, so all re</p>
<p>shut o</p>
<p>ous </p>
<p>) </p>
<p>Results in an MP</p>
<p>detection, so all re</p>
<p>shut o</p>
<p>ous </p>
<p>hort </p>
<p>LX1 </p>
<p>o </p>
<p>Results in an MPOR</p>
<p>side MOSFET cur</p>
<p>ILIM,LX1 so all regu</p>
<p>off </p>
<p>er </p>
<p>If OV condition per</p>
<p>than tdOV then se</p>
<p>and shut off all </p>
<p>pen  </p>
<p> FB pin will be pulled</p>
<p>stop switc</p>
<p>O </p>
<p>4412 is in res</p>
<p>O </p>
<p>4412 is in res</p>
<p>O </p>
<p>4412 is in res</p>
<p>O </p>
<p>4412 is in res</p>
<p>imit </p>
<p>4412 is in res</p>
<p>VLO </p>
<p>4412 is in res</p>
<p>er </p>
<p>H</p>
<p> &lt; </p>
<p>Stop PWM switc</p>
<p>pen </p>
<p>VREG will decay to</p>
<p>switch at maximum</p>
<p>the voltage on </p>
<p>capacitors will be </p>
<p>VBAT</p>
<p>ted </p>
<p>d </p>
<p>,EN</p>
<p>, </p>
<p>5V, </p>
<p>EA1</p>
<p>) </p>
<p>Continue to PWM b</p>
<p>when the high sid</p>
<p>current excee</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary D</b></p>
<p>Subject to Chang</p>
<p>May20</p>
<p>th</p>
<p><b>F FAULT MODE </b></p>
<p><b>SE TO FAULT </b></p>
<p><b>LATCH </b></p>
<p><b>FAULT? </b></p>
<p>POR after 1 </p>
<p>egulators are </p>
<p>off </p>
<p>Yes </p>
<p>POR after 1 </p>
<p>egulators are </p>
<p>off </p>
<p>Yes </p>
<p>POR after 1 </p>
<p>egulators are </p>
<p>off </p>
<p>Yes </p>
<p>R after the high </p>
<p>rrent exceeds </p>
<p>ulators are shut </p>
<p>Yes </p>
<p>rsists for more </p>
<p>et NPOR Low </p>
<p>regulators </p>
<p>Yes </p>
<p>d high, LX2 will </p>
<p>ching  </p>
<p>Yes </p>
<p>set state </p>
<p>No </p>
<p>set state </p>
<p>No </p>
<p>set state </p>
<p>No </p>
<p>set state </p>
<p>No </p>
<p>set state </p>
<p>No </p>
<p>set state </p>
<p>No </p>
<p>ching of LX1 </p>
<p>No </p>
<p>o 0V, LX1 will </p>
<p>m duty cycle so </p>
<p>the output </p>
<p>very close to </p>
<p>T </p>
<p>No </p>
<p>but turn off LX1 </p>
<p>de MOSFET </p>
<p>eds ILIM1 </p>
<p>No </p>
<p><i><b>5 In</b></i></p>
<p><b>Data Sheet </b></p>
<p>e Without Notice</p>
<p>h</p>
<p>, 2015 </p>
<p><b>OPERATION </b></p>
<p><b>VCC </b></p>
<p><b>VCP </b></p>
<p>No effect </p>
<p>? </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>Ramping </p>
<p>Vin </p>
<p>Ramping </p>
<p>Vin </p>
<p>Ramping </p>
<p>Vin </p>
<p>ON </p>
<p>Vin </p>
<p>UVLO </p>
<p>Vin </p>
<p>ON </p>
<p>Ramping </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>ternal Linear </b></i></p>
<p><b>VREG </b></p>
<p><b>SYNC </b></p>
<p><b>BUCK O/P</b></p>
<p><b>L</b></p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>No effect </p>
<p>Low </p>
<p><b>Non</b></p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>off </p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>off </p>
<p>off </p>
<p>Shorted </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>o</p>
<p><i><b>uck/Boost Pre</b></i></p>
<p><i><b>Regulators, P</b></i></p>
<p><b>3V3 </b></p>
<p><b>V5CAN </b></p>
<p><b>V5</b></p>
<p><b>Latching Faults</b></p>
<p> </p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p><b>n Latching Faults </b></p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if V</p>
<p>&lt;UV</p>
<p><i><b>e-Regulator w</b></i></p>
<p><i><b>Pulse Width W</b></i></p>
<p> </p>
<p>Alleg</p>
<p>115 N</p>
<p>Worc</p>
<p>1.508</p>
<p><b>5A </b></p>
<p><b>V5B </b></p>
<p><b>V5P </b></p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p>Vreg </p>
<p>VLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vre</p>
<p>&lt;UVLO</p>
<p><i><b>with a Synchro</b></i></p>
<p><i><b>Watchdog Tim</b></i></p>
<p>gro MicroSystems, In</p>
<p>Northeast Cutoff </p>
<p>cester, MA  01615-00</p>
<p>.853.5000; www.allegr</p>
<p><b>NPOR </b></p>
<p><b>FFn </b></p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low if 3V3, </p>
<p>1V25 or V5A</p>
<p>are too Low</p>
<p>Low if V5 </p>
<p>or V5P are</p>
<p>too Low</p>
<p>Low </p>
<p>Low </p>
<p>eg </p>
<p>O </p>
<p>Low if 3V3, </p>
<p>1V25 or V5A</p>
<p>are too Low</p>
<p>Low </p>
<p><i><b>onous Buck,</b></i></p>
<p><i><b>mer, and SPI</b></i></p>
<p> </p>
<p>nc. </p>
<p>036  USA </p>
<p>romicro.com </p>
<p>24</p>
<p><b>POE </b></p>
<p><b>DIAG </b></p>
<p>Low </p>
<p>100khz </p>
<p>Low  </p>
<p>200khz </p>
<p>Low </p>
<p>300kHz </p>
<p>Low </p>
<p>400kHz </p>
<p>Low </p>
<p>500kHz </p>
<p>Low </p>
<p>600kHz </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>Low </p>
<p>e </p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p><b> </b></p>
<p><b>SPI </b></p>
<p><b>WD </b></p>
<p><b>RESE</b></p>
<p><b>METH</b></p>
<p>On </p>
<p>On </p>
<p>Non</p>
<p>On </p>
<p>On </p>
<p>Check </p>
<p>short/ C</p>
<p>EN or V</p>
<p>replace </p>
<p>xx </p>
<p>xx </p>
<p>Place D1</p>
<p>cycle E</p>
<p>VIN</p>
<p>xx </p>
<p>xx </p>
<p>Remove</p>
<p>short t</p>
<p>cycle E</p>
<p>VIN</p>
<p>xx </p>
<p>xx </p>
<p>Check</p>
<p>short cir</p>
<p>then cyc</p>
<p>or VI</p>
<p>xx </p>
<p>xx </p>
<p>Connec</p>
<p>FB p</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>xx </p>
<p>xx </p>
<p>Non</p>
<p>o effect</p>
<p>No effect </p>
<p>Non</p>
<p>o effect</p>
<p>No effect </p>
<p>Connec</p>
<p>VREG</p>
<p>o effect</p>
<p>No effect </p>
<p>Remove</p>
<p>short ci</p>
<p><b>ET </b></p>
<p><b>OD </b></p>
<p>e </p>
<p>the </p>
<p>Cycle </p>
<p>Vin / </p>
<p>4412  </p>
<p>1 then </p>
<p>N or </p>
<p>N </p>
<p>e the </p>
<p>hen </p>
<p>N or </p>
<p>N </p>
<p>k for </p>
<p>rcuits </p>
<p>le EN </p>
<p>N </p>
<p>ct the </p>
<p>in </p>
<p>e </p>
<p>e </p>
<p>e </p>
<p>e </p>
<p>e </p>
<p>e </p>
<p>e </p>
<p>ct the </p>
<p>pin </p>
<p>e the </p>
<p>rcuit </p>
<h1 style="page-break-before:always; "></h1>
<p> </p>
<p> </p>
<p><b>FAULT TYP</b></p>
<p><b>and </b></p>
<p><b>CONDITIO</b></p>
<p>VREG ove</p>
<p>current </p>
<p>VSS1&gt;V</p>
<p>HIC1</p>
<p>VREG&lt;1.95</p>
<p>VCOMP1=E</p>
<p>VO(MAX)</p>
<p>VREG ove</p>
<p>current </p>
<p>VSS1&gt;V</p>
<p>HIC1</p>
<p>VREG&gt;1.95</p>
<p>VCOMP1=E</p>
<p>VO(MAX)</p>
<p> FB/OV und</p>
<p>voltage </p>
<p>SYNC Buc</p>
<p>over curre</p>
<p>VSS2&gt;V</p>
<p>HIC2</p>
<p>V1V25&gt;470</p>
<p>FB shorted </p>
<p>ground </p>
<p>VSS2&lt;V</p>
<p>HIC2</p>
<p>V1V25&lt;470</p>
<p>3V3  unde</p>
<p>voltage </p>
<p>3V3 over</p>
<p>voltage </p>
<p>3V3 over</p>
<p>current </p>
<p>V5P unde</p>
<p>voltage </p>
<p>V5P over</p>
<p>voltage o</p>
<p>shorted to V</p>
<p>V5P over</p>
<p>current </p>
<p>V5A  unde</p>
<p>voltage </p>
<p>V5A over</p>
<p>voltage </p>
<p>V5A over</p>
<p>current </p>
<p>V5CAN ov</p>
<p>voltage </p>
<p><b>A4</b></p>
<p><b>P</b></p>
<p>S</p>
<p><b>PE </b></p>
<p><b>ON </b></p>
<p><b>A4412 RESPONS</b></p>
<p>er </p>
<p>,EN</p>
<p>, </p>
<p>5V, </p>
<p>EA1</p>
<p>) </p>
<p>Enters hiccup mode</p>
<p>faults</p>
<p>er </p>
<p>,EN</p>
<p>, </p>
<p>5V, </p>
<p>EA1</p>
<p>) </p>
<p>Enters hiccup mo</p>
<p>OCP fau</p>
<p>der </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by the</p>
<p>pulse- by-pulse c</p>
<p>ck </p>
<p>nt </p>
<p>2,EN</p>
<p>, </p>
<p>mV </p>
<p>Enters hiccup mo</p>
<p>OCP fau</p>
<p> to </p>
<p>2,EN</p>
<p>, </p>
<p>mV </p>
<p>Continue to PWM b</p>
<p>when the high sid</p>
<p>current excee</p>
<p>er </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by the</p>
<p>pulse- by-pulse c</p>
<p>r </p>
<p>If OV condition per</p>
<p>than tdOV then se</p>
<p>r </p>
<p>Foldback current lim</p>
<p>the output v</p>
<p>er </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by t</p>
<p>current l</p>
<p>r </p>
<p>r </p>
<p>batt </p>
<p>If OV condition per</p>
<p>than tdOV then </p>
<p>r </p>
<p>Foldback current lim</p>
<p>the output v</p>
<p>er </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by t</p>
<p>current l</p>
<p>r </p>
<p>If OV condition per</p>
<p>than tdOV then se</p>
<p>r </p>
<p>Foldback current lim</p>
<p>the output v</p>
<p>ver </p>
<p>If OV condition per</p>
<p>than tdOV then se</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary D</b></p>
<p>Subject to Chang</p>
<p>May20</p>
<p>th</p>
<p><b>SE TO FAULT </b></p>
<p><b>LATCH </b></p>
<p><b>FAULT? </b></p>
<p>e after 30 OCP </p>
<p>s </p>
<p>No </p>
<p>ode after 120 </p>
<p>ults </p>
<p>No </p>
<p>will try to raise </p>
<p>ut may be </p>
<p>e foldback or </p>
<p>current limit </p>
<p>No </p>
<p>ode after 120 </p>
<p>ults </p>
<p>No </p>
<p>but turn off LX2 </p>
<p>de MOSFET </p>
<p>eds ILIM2 </p>
<p>No </p>
<p>will try to raise </p>
<p>ut may be </p>
<p>e foldback or </p>
<p>current limit </p>
<p>No </p>
<p>rsists for more </p>
<p>et NPOR Low  </p>
<p>No </p>
<p>mit will reduce </p>
<p>voltage </p>
<p>No </p>
<p>will try to raise </p>
<p>ut may be </p>
<p>he foldback </p>
<p>imit </p>
<p>No </p>
<p>rsists for more </p>
<p>set FF Low </p>
<p>No </p>
<p>mit will reduce </p>
<p>voltage </p>
<p>No </p>
<p>will try to raise </p>
<p>ut may be </p>
<p>he foldback </p>
<p>imit </p>
<p>No </p>
<p>rsists for more </p>
<p>t POK5V Low </p>
<p>No </p>
<p>mit will reduce </p>
<p>voltage </p>
<p>No </p>
<p>rsists for more </p>
<p>t POK5V Low </p>
<p>No </p>
<p><i><b>5 In</b></i></p>
<p><b>Data Sheet </b></p>
<p>e Without Notice</p>
<p>h</p>
<p>, 2015 </p>
<p><b>VCC </b></p>
<p><b>VCP </b></p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>ternal Linear </b></i></p>
<p><b>VREG </b></p>
<p><b>SYNC </b></p>
<p><b>BUCK O/P</b></p>
<p>Shorted </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>o</p>
<p>Shorted </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>o</p>
<p>No effect </p>
<p>Low </p>
<p>N</p>
<p>No effect </p>
<p>Low </p>
<p>N</p>
<p>No effect </p>
<p>Low </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>V</p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p><i><b>uck/Boost Pre</b></i></p>
<p><i><b>Regulators, P</b></i></p>
<p><b>3V3 </b></p>
<p><b>V5CAN </b></p>
<p><b>V5</b></p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if V</p>
<p>&lt;UV</p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if V</p>
<p>&lt;UV</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>Low </p>
<p>No effect </p>
<p>No ef</p>
<p>&gt; </p>
<p>V</p>
<p>3V3,OV,H</p>
<p> </p>
<p>No effect </p>
<p>No ef</p>
<p> Falling </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>Lo</p>
<p>No effect </p>
<p>No effect </p>
<p>&gt;V</p>
<p>V5A</p>
<p>No effect </p>
<p>No effect </p>
<p>Fall</p>
<p>No effect </p>
<p>&gt; </p>
<p>V</p>
<p>V5CAN,OV,H</p>
<p>No ef</p>
<p><i><b>e-Regulator w</b></i></p>
<p><i><b>Pulse Width W</b></i></p>
<p> </p>
<p>Alleg</p>
<p>115 N</p>
<p>Worc</p>
<p>1.508</p>
<p><b>5A </b></p>
<p><b>V5B </b></p>
<p><b>V5P </b></p>
<p>Vreg </p>
<p>VLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vre</p>
<p>&lt;UVLO</p>
<p>Vreg </p>
<p>VLO </p>
<p>off if Vreg </p>
<p>&lt;UVLO </p>
<p>off if Vre</p>
<p>&lt;UVLO</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>UVLO</p>
<p>ffect </p>
<p>No effect </p>
<p>&gt; </p>
<p>V</p>
<p>V5P,OV,H</p>
<p>ffect </p>
<p>No effect </p>
<p>Falling</p>
<p>ow </p>
<p>No effect </p>
<p>No effec</p>
<p>A,OV,H</p>
<p>No effect </p>
<p>No effec</p>
<p>ing </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p><i><b>with a Synchro</b></i></p>
<p><i><b>Watchdog Tim</b></i></p>
<p>gro MicroSystems, In</p>
<p>Northeast Cutoff </p>
<p>cester, MA  01615-00</p>
<p>.853.5000; www.allegr</p>
<p><b>NPOR </b></p>
<p><b>FFn </b></p>
<p>eg </p>
<p>O </p>
<p>Low if 3V3, </p>
<p>1V25 or V5A</p>
<p>are too Low</p>
<p>Low </p>
<p>eg </p>
<p>O </p>
<p>Low if 3V3, </p>
<p>1V25 or V5A</p>
<p>are too Low</p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low if 3V3 </p>
<p>&lt; V</p>
<p>3V3,UV,L</p>
<p> </p>
<p>Low if 3V3</p>
<p>&lt; V</p>
<p>3V3,UV,L</p>
<p>No effect </p>
<p>Low </p>
<p>H</p>
<p> </p>
<p>No effect </p>
<p>Low </p>
<p>No effect </p>
<p>Low if  V5P</p>
<p>are too Low</p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low </p>
<p>Low </p>
<p>ct </p>
<p>Low if V5A &lt; </p>
<p>V</p>
<p>V5A3,UV,L</p>
<p> </p>
<p>Low if V5A</p>
<p>&lt; V</p>
<p>V5A3,UV,L</p>
<p>ct </p>
<p>No effect </p>
<p>Low </p>
<p><i><b>onous Buck,</b></i></p>
<p><i><b>mer, and SPI</b></i></p>
<p> </p>
<p>nc. </p>
<p>036  USA </p>
<p>romicro.com </p>
<p>25</p>
<p><b>POE </b></p>
<p><b>DIAG </b></p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>3 Low if 3V3</p>
<p>&lt; V</p>
<p>3V3,UV,L</p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>P </p>
<p>w</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p>A </p>
<p>L</p>
<p>Low if V5A </p>
<p>&lt; V</p>
<p>V5A3,UV,L</p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>5 </p>
<p><b>SPI </b></p>
<p><b>WD </b></p>
<p><b>RESE</b></p>
<p><b>METH</b></p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Remove</p>
<p>short ci</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Check</p>
<p>short cir</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Check</p>
<p>short cir</p>
<p>on  V</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Check</p>
<p>short cir</p>
<p>on V5</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Check</p>
<p>short cir</p>
<p>on V5C</p>
<p><b>ET </b></p>
<p><b>OD </b></p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>e the </p>
<p>rcuit </p>
<p>se the </p>
<p>d </p>
<p>k for </p>
<p>rcuits </p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>k for </p>
<p>rcuits </p>
<p>5P </p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>k for </p>
<p>rcuits </p>
<p>5A </p>
<p>se the </p>
<p>d </p>
<p>k for </p>
<p>rcuits </p>
<p>CAN </p>
<h1 style="page-break-before:always; "></h1>
<p> </p>
<p> </p>
<p><b>FAULT TYP</b></p>
<p><b>and </b></p>
<p><b>CONDITIO</b></p>
<p>V5CAN  und</p>
<p>voltage </p>
<p>V5CAN ov</p>
<p>current </p>
<p>V5B over</p>
<p>voltage </p>
<p>V5B  unde</p>
<p>voltage </p>
<p>V5B over</p>
<p>current </p>
<p>Thermal </p>
<p>shutdown</p>
<p> </p>
<p><b>A4</b></p>
<p><b>P</b></p>
<p>S</p>
<p><b>PE </b></p>
<p><b>ON </b></p>
<p><b>A4412 RESPONS</b></p>
<p>der </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by t</p>
<p>current l</p>
<p>ver </p>
<p>Foldback current lim</p>
<p>the output v</p>
<p>r </p>
<p>If OV condition per</p>
<p>than tdOV then se</p>
<p>er </p>
<p>Closed loop control </p>
<p>the voltage bu</p>
<p>constrained by t</p>
<p>current l</p>
<p>r </p>
<p>Foldback current lim</p>
<p>the output v</p>
<p>n </p>
<p>Results in an MP</p>
<p>regulators are</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary D</b></p>
<p>Subject to Chang</p>
<p>May20</p>
<p>th</p>
<p><b>SE TO FAULT </b></p>
<p><b>LATCH </b></p>
<p><b>FAULT? </b></p>
<p>will try to raise </p>
<p>ut may be </p>
<p>he foldback </p>
<p>imit </p>
<p>No </p>
<p>mit will reduce </p>
<p>voltage </p>
<p>No </p>
<p>rsists for more </p>
<p>t POK5V Low </p>
<p>No </p>
<p>will try to raise </p>
<p>ut may be </p>
<p>he foldback </p>
<p>imit </p>
<p>No </p>
<p>mit will reduce </p>
<p>voltage </p>
<p>No </p>
<p>POR, so all </p>
<p>e shut off </p>
<p>No </p>
<p><b> </b></p>
<p><i><b>5 In</b></i></p>
<p><b>Data Sheet </b></p>
<p>e Without Notice</p>
<p>h</p>
<p>, 2015 </p>
<p><b>VCC </b></p>
<p><b>VCP </b></p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p>No effect </p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>ternal Linear </b></i></p>
<p><b>VREG </b></p>
<p><b>SYNC </b></p>
<p><b>BUCK O/P</b></p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>No effect </p>
<p>N</p>
<p>No effect </p>
<p>off </p>
<p><i><b>uck/Boost Pre</b></i></p>
<p><i><b>Regulators, P</b></i></p>
<p><b>3V3 </b></p>
<p><b>V5CAN </b></p>
<p><b>V5</b></p>
<p>No effect </p>
<p>Low </p>
<p>No ef</p>
<p>No effect </p>
<p>Falling </p>
<p>No ef</p>
<p>No effect </p>
<p>&gt;V</p>
<p>V5CAN,OV,</p>
<p>H</p>
<p> </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>No effect </p>
<p>No effect </p>
<p>No ef</p>
<p>off </p>
<p>off </p>
<p>of</p>
<p><i><b>e-Regulator w</b></i></p>
<p><i><b>Pulse Width W</b></i></p>
<p> </p>
<p>Alleg</p>
<p>115 N</p>
<p>Worc</p>
<p>1.508</p>
<p><b>5A </b></p>
<p><b>V5B </b></p>
<p><b>V5P </b></p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ffect </p>
<p>No effect </p>
<p>No effec</p>
<p>ff </p>
<p>off </p>
<p>off </p>
<p><i><b>with a Synchro</b></i></p>
<p><i><b>Watchdog Tim</b></i></p>
<p>gro MicroSystems, In</p>
<p>Northeast Cutoff </p>
<p>cester, MA  01615-00</p>
<p>.853.5000; www.allegr</p>
<p><b>NPOR </b></p>
<p><b>FFn </b></p>
<p>ct </p>
<p>No effect </p>
<p>Low </p>
<p>ct </p>
<p>No effect </p>
<p>Low if </p>
<p>V5CAN is </p>
<p>too Low</p>
<p>ct </p>
<p>No effect </p>
<p>Low </p>
<p>ct </p>
<p>No effect </p>
<p>Low </p>
<p>ct </p>
<p>No effect </p>
<p>Low if V5B</p>
<p>is too Low</p>
<p>off </p>
<p>Low </p>
<p><i><b>onous Buck,</b></i></p>
<p><i><b>mer, and SPI</b></i></p>
<p> </p>
<p>nc. </p>
<p>036  USA </p>
<p>romicro.com </p>
<p>26</p>
<p><b>POE </b></p>
<p><b>DIAG </b></p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>B </p>
<p>w</p>
<p>No effect </p>
<p>Low </p>
<p>No</p>
<p>Low </p>
<p>Low </p>
<p>No</p>
<p><b> </b></p>
<p><b>SPI </b></p>
<p><b>WD </b></p>
<p><b>RESE</b></p>
<p><b>METH</b></p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Check</p>
<p>short cir</p>
<p>on V5C</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Decreas</p>
<p>load</p>
<p>o effect</p>
<p>No effect </p>
<p>Let the A</p>
<p>coo</p>
<p><b>ET </b></p>
<p><b>OD </b></p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>k for </p>
<p>rcuits </p>
<p>CAN </p>
<p>se the </p>
<p>d </p>
<p>se the </p>
<p>d </p>
<p>A4412 </p>
<p>l </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p> </p>
<p><b>TIM</b></p>
<p>E</p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>Ma</p>
<p><b>MING DIAGR</b></p>
<p><b>Figure 4</b></p>
<p><b>Figur</b></p>
<p>LXx</p>
<p>SSx</p>
<p>COMPx</p>
<p>EN</p>
<p>EN_HICx</p>
<p>OCPx</p>
<p>HICx</p>
<p>VREG</p>
<p>(VFB)</p>
<p>1</p>
<p>(0</p>
<p>LXx</p>
<p>SSx</p>
<p>COMPx</p>
<p>EN</p>
<p>OCPx</p>
<p>HICx</p>
<p>V</p>
<p>VREG </p>
<p>(VFB)</p>
<p>1.3V</p>
<p>(0.47V</p>
<p>2.7V</p>
<p>(0.78V</p>
<p><b>ry Data Sh</b></p>
<p>hange Withou</p>
<p>ay20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>RAM (not to s</b></p>
<p><b>4: Hiccup Mo</b></p>
<p><b>re 5: Hiccup </b></p>
<p>ENB+ENB</p>
<p>VSSx</p>
<p>OF</p>
<p>V</p>
<p>HICx,EN</p>
<p>F</p>
<p>OSC</p>
<p>/4</p>
<p>1.3V</p>
<p>.47V)</p>
<p>ENB</p>
<p>VSSx</p>
<p>OFF</p>
<p>V</p>
<p>HICx,EN</p>
<p>F</p>
<p>OSC</p>
<p>/</p>
<p>F</p>
<p>OSC</p>
<p>/4</p>
<p>V</p>
<p>V)</p>
<p>V</p>
<p>V)</p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>ut Notice </p>
<p><b>scale):  </b>* is fo</p>
<p><b>ode Operatio</b></p>
<p><b>Mode Opera</b></p>
<p><b>30x</b></p>
<p><b>OCP</b></p>
<p>BAT HIGH</p>
<p>FS</p>
<p>EAx</p>
<p>VO(MAX)</p>
<p>PWMx</p>
<p>OFFS</p>
<p><b>120x </b></p>
<p>B+ENBAT HIGH</p>
<p>FS</p>
<p>EA</p>
<p>PW</p>
<p>/2</p>
<p>F</p>
<p>OSC</p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>nal Linear R</b></i></p>
<p>or “and”, + is f</p>
<p><b>on with VREG</b></p>
<p><b>ation with VR</b></p>
<p>VSSx</p>
<p>RST</p>
<p><b>OCP</b></p>
<p>Ax</p>
<p>VO(MAX)</p>
<p>WMx</p>
<p>OFFS</p>
<p><i><b>uck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>for “or” </p>
<p><b>G or Synchro</b></p>
<p><b>REG or Synch</b></p>
<p>V</p>
<p>HICx,EN</p>
<p>F</p>
<p>OSC</p>
<p>/4</p>
<p>VSS</p>
<p><i><b>Pre-Regula</b></i></p>
<p><i><b>s, Pulse W</b></i></p>
<p> </p>
<p><b>onous Buck</b></p>
<p><b>hronous Buc</b></p>
<p><b>30x</b></p>
<p><b>OCP</b></p>
<p>4</p>
<p>Sx</p>
<p>OFFS</p>
<p>VSSx</p>
<p>RST</p>
<p><i><b>ator with a </b></i></p>
<p><i><b>Width Watch</b></i></p>
<p>Allegro Micr</p>
<p>115 Northea</p>
<p>Worcester, M</p>
<p>1.508.853.500</p>
<p><b>Shorted to G</b></p>
<p><b>ck Over Load</b></p>
<p>VSSx</p>
<p>RST</p>
<p>T</p>
<p>V</p>
<p>HICx,EN</p>
<p>F</p>
<p>OSC</p>
<p>/</p>
<p><i><b>Synchron</b></i></p>
<p><i><b>hdog Time</b></i></p>
<p>roSystems, Inc.</p>
<p>st Cutoff </p>
<p>MA  01615-0036</p>
<p>00; www.allegrom</p>
<p><b>GND (R</b></p>
<p><b>LOAD</b></p>
<p><b>&lt;5</b></p>
<p><b>ded (R</b></p>
<p><b>LOAD</b></p>
<p><b>≈0</b></p>
<p>T</p>
<p>V</p>
<p>HICx,EN</p>
<p>F</p>
<p>VSSx</p>
<p>OFFS</p>
<p>F</p>
<p>OSC</p>
<p>/2</p>
<p>/4</p>
<p>F</p>
<p>OSC</p>
<p><i><b>nous Buck,</b></i></p>
<p><i><b>er, and SPI</b></i></p>
<p>6  USA </p>
<p>icro.com </p>
<p>2</p>
<p><b>50mΩ)</b> </p>
<p><b> </b></p>
<p><b>0.5Ω)</b></p>
<p><b>30x</b></p>
<p><b>OCP</b></p>
<p>OSC</p>
<p>/4</p>
<p>VSSx</p>
<p>OFFS</p>
<p><b>120x OCP</b></p>
<p>C</p>
<p><i><b>,</b></i></p>
<p><i><b>I</b></i></p>
<p>7 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p> </p>
<p><b>Ov</b></p>
<p>The</p>
<p>crit</p>
<p>cre</p>
<p>app</p>
<p>The</p>
<p>con</p>
<p>app</p>
<p>Thi</p>
<p>to 1</p>
<p>pos</p>
<p>sys</p>
<p>The</p>
<p>reg</p>
<p>reg</p>
<p><b>Pre</b></p>
<p>The</p>
<p>swi</p>
<p>free</p>
<p>buc</p>
<p>pre</p>
<p>dow</p>
<p>The</p>
<p>fun</p>
<p><b>Bia</b></p>
<p>The</p>
<p>reg</p>
<p>inte</p>
<p>sup</p>
<p>ope</p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>Ma</p>
<p><b>erview </b></p>
<p>e A4412 is a po</p>
<p>ical application</p>
<p>eate the voltage</p>
<p>plications such </p>
<p>e A4412 pre-re</p>
<p>nverter or buck</p>
<p>plications need</p>
<p>s pre-regulator</p>
<p>1.2A to power t</p>
<p>st regulators ge</p>
<p>stem. </p>
<p>e A4412 includ</p>
<p>gulators and on</p>
<p>gulator. </p>
<p><b>e-Regulator </b></p>
<p>e pre-regulator</p>
<p>itch and a boos</p>
<p>ewheeling diod</p>
<p>ck converter. B</p>
<p>e-regulator can </p>
<p>wn to 3.8V. </p>
<p>e pre-regulator</p>
<p>ctions. </p>
<p>1. </p>
<p>Pulse by</p>
<p>2. </p>
<p>Under vo</p>
<p>reporting</p>
<p>3. </p>
<p>Shorted </p>
<p>4. </p>
<p>Open fre</p>
<p>5. </p>
<p>High volt</p>
<p><b>as Supply </b></p>
<p>e bias supply (V</p>
<p>gulator. This su</p>
<p>ernal control cir</p>
<p>pply includes so</p>
<p>eration of the A</p>
<p>1. </p>
<p>Input vol</p>
<p>2. </p>
<p>Output u</p>
<p>reporting</p>
<p>3. </p>
<p>Over cur</p>
<p>4. </p>
<p>Dual inp</p>
<p>operation</p>
<p>5. </p>
<p>Short pro</p>
<p>internal l</p>
<p>will ensu</p>
<p><b>ry Data Sh</b></p>
<p>hange Withou</p>
<p>ay20</p>
<p>th</p>
<p>, 2015 </p>
<p>ower managem</p>
<p>ns. It contains s</p>
<p>es necessary fo</p>
<p>as electrical p</p>
<p>egulator can be</p>
<p>k boost. Buck b</p>
<p>d to work with e</p>
<p>r generates a f</p>
<p>the internal or e</p>
<p>enerate the var</p>
<p>des six internal </p>
<p>ne adjustable o</p>
<p>r incorporates a</p>
<p>st switch gate d</p>
<p>de and LC filter</p>
<p>By adding a MO</p>
<p>now maintain </p>
<p>r provides many</p>
<p>y pulse and hicc</p>
<p>oltage and ove</p>
<p>g</p>
<p><b> </b></p>
<p>switch node to</p>
<p>eewheeling diod</p>
<p>tage rating for </p>
<p>VCC) is genera</p>
<p>pply is the first</p>
<p>rcuitry is power</p>
<p>ome unique fea</p>
<p>A4412.  These f</p>
<p>tage under vol</p>
<p>under voltage a</p>
<p>g </p>
<p>rrent and short </p>
<p>ut, VIN and VR</p>
<p>n </p>
<p>otection of the </p>
<p>inear regulator</p>
<p>ure that the A44</p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>ut Notice </p>
<p>ment IC designe</p>
<p>seven DC/DC r</p>
<p>or typical autom</p>
<p>ower steering. </p>
<p>e configured as</p>
<p>oost is suitable</p>
<p>extremely Low b</p>
<p>ixed 5.35V and</p>
<p>external post re</p>
<p>rious voltage le</p>
<p>post regulators</p>
<p>utput synchron</p>
<p>an internal high</p>
<p>driver. An exter</p>
<p>are required to</p>
<p>OSFET and boo</p>
<p>all outputs with</p>
<p>y protection an</p>
<p>cup mode curr</p>
<p>r voltage detec</p>
<p>o ground</p>
<p><b> </b></p>
<p>de protection</p>
<p><b> </b></p>
<p>load dump</p>
<p><b> </b></p>
<p>ated by an inte</p>
<p>t rail to start up</p>
<p>red by this sup</p>
<p>atures to ensur</p>
<p>features includ</p>
<p>tage lockout </p>
<p>and over voltag</p>
<p>circuit limit </p>
<p>REG, for Low b</p>
<p>series pass de</p>
<p>r shorts to VIN </p>
<p>412 enters a sa</p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>nal Linear R</b></i></p>
<p><b>FUNCTIO</b></p>
<p>ed for safety </p>
<p>regulators to </p>
<p>motive </p>
<p> a buck </p>
<p>e for when </p>
<p>battery voltage</p>
<p>d can deliver up</p>
<p>egulators. Thes</p>
<p>evels for the en</p>
<p>s. Five linear </p>
<p>nous buck </p>
<p>h side buck </p>
<p>rnal </p>
<p>o complete the</p>
<p>ost diode the </p>
<p>h input voltages</p>
<p>nd diagnostic </p>
<p>ent limit</p>
<p><b> </b></p>
<p>ction and </p>
<p>rnal linear </p>
<p>. Most of the </p>
<p>ply. The bias </p>
<p>re safe </p>
<p>de </p>
<p>e detection and</p>
<p>attery voltage </p>
<p>evice. If the </p>
<p>this protection </p>
<p>afe mode </p>
<p><i><b>uck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>ONAL DESCR</b></p>
<p>es. </p>
<p>p </p>
<p>se </p>
<p>d </p>
<p>e </p>
<p>s </p>
<p>d </p>
<p><b>Cha</b></p>
<p>A c</p>
<p>driv</p>
<p>line</p>
<p>cha</p>
<p>pum</p>
<p>is c</p>
<p>Dur</p>
<p>cha</p>
<p>reg</p>
<p>The</p>
<p><b>Ban</b></p>
<p>Dua</p>
<p>gap</p>
<p>the </p>
<p>The</p>
<p>reg</p>
<p>cov</p>
<p>Sho</p>
<p>of s</p>
<p>fau</p>
<p>If th</p>
<p>reg</p>
<p>out </p>
<p>The</p>
<p>use</p>
<p>gap</p>
<p><b>Ena</b></p>
<p>Two</p>
<p>eith</p>
<p>A44</p>
<p>sec</p>
<p>con</p>
<p>A lo</p>
<p>use</p>
<p><b>Syn</b></p>
<p>The</p>
<p>swi</p>
<p>con</p>
<p>fee</p>
<p>1.3</p>
<p>volt</p>
<p>the </p>
<p>pin</p>
<p>the</p>
<p>the </p>
<p>gro</p>
<p>The</p>
<p>to c</p>
<p><i><b>Pre-Regula</b></i></p>
<p><i><b>s, Pulse W</b></i></p>
<p> </p>
<p><b>RIPTION </b></p>
<p><b>arge Pump </b></p>
<p>charge pump do</p>
<p>ve high side n-c</p>
<p>ear regulators. </p>
<p>arge pump ope</p>
<p>mp action the f</p>
<p>charged either f</p>
<p>ring the second</p>
<p>arges the VCP </p>
<p>gulated to aroun</p>
<p>e charge pump</p>
<p>1. </p>
<p>Under vo</p>
<p>reporting</p>
<p>2. </p>
<p>Over cur</p>
<p><b>nd Gap </b></p>
<p>al band gaps a</p>
<p>p is dedicated t</p>
<p> regulators, VC</p>
<p>e second is ded</p>
<p>gulators under a</p>
<p>verage and fau</p>
<p>ould the regula</p>
<p>specification an</p>
<p>lt. </p>
<p>he monitoring b</p>
<p>gulation but the</p>
<p>t of specificatio</p>
<p>e band gap circ</p>
<p>ed to monitor th</p>
<p>ps. </p>
<p><b>able </b></p>
<p>o enable pins a</p>
<p>her of these pin</p>
<p>412. One enab</p>
<p>cond enable (E</p>
<p>nnected to the </p>
<p>ogic level batte</p>
<p>er with a Low le</p>
<p><b>nchronous Bu</b></p>
<p>e A4412 integra</p>
<p>itches necessa</p>
<p>nverter. It is pow</p>
<p>dback pin is pr</p>
<p>05V to 3.3V. A</p>
<p>tage. If 1.305V</p>
<p> converter outp</p>
<p>. If the synchro</p>
<p>n a minimum lo</p>
<p> system load o</p>
<p>ound. </p>
<p>e synchronous </p>
<p>compete the re</p>
<p><i><b>ator with a </b></i></p>
<p><i><b>Width Watch</b></i></p>
<p>Allegro Micr</p>
<p>115 Northea</p>
<p>Worcester, M</p>
<p>1.508.853.500</p>
<p>oubler provides</p>
<p>channel MOSF</p>
<p>Two external c</p>
<p>eration. During </p>
<p>flying capacitor</p>
<p>from VIN or VR</p>
<p>d cycle the volt</p>
<p>capacitor. The</p>
<p>nd 6.6V </p>
<p>p incorporates s</p>
<p>oltage and ove</p>
<p>g </p>
<p>rrent safe mode</p>
<p>are implemente</p>
<p>to the voltage r</p>
<p>CC, VCP, VRE</p>
<p>dicated to the m</p>
<p>and over voltag</p>
<p>lt reporting from</p>
<p>ation band gap </p>
<p>nd the monitori</p>
<p>band gap fails t</p>
<p>e monitoring cir</p>
<p>on and trip the f</p>
<p>cuits include tw</p>
<p>he under voltag</p>
<p>are available o</p>
<p>ns enables the </p>
<p>ble (ENB) is log</p>
<p>ENBAT), is batt</p>
<p>ignition switch </p>
<p>ery enable statu</p>
<p>evel signal of w</p>
<p><b>uck </b></p>
<p>ates both the h</p>
<p>ary for impleme</p>
<p>wered by the p</p>
<p>rovided to allow</p>
<p>A simple voltage</p>
<p>V is required the</p>
<p>put can be con</p>
<p>onous buck con</p>
<p>oad of 100uA i</p>
<p>or an additional</p>
<p>buck requires </p>
<p>egulation functio</p>
<p><i><b>Synchron</b></i></p>
<p><i><b>hdog Time</b></i></p>
<p>roSystems, Inc.</p>
<p>st Cutoff </p>
<p>MA  01615-0036</p>
<p>00; www.allegrom</p>
<p>s the voltage n</p>
<p>FETs in the pre</p>
<p>capacitors are r</p>
<p>the first cycle o</p>
<p>r, between pins</p>
<p>REG, whicheve</p>
<p>tage on the flyi</p>
<p>e VCP minus V</p>
<p>some safety fe</p>
<p>r voltage detec</p>
<p>e protection </p>
<p>ed within the A4</p>
<p>regulation loop</p>
<p>G and the six p</p>
<p>monitoring func</p>
<p>ge. This improv</p>
<p>m the A4412. </p>
<p>fail then the ou</p>
<p>ng band gap w</p>
<p>the outputs wil</p>
<p>cuits will report</p>
<p>fault flag. </p>
<p>wo other band g</p>
<p>ge state of the </p>
<p>n the A4412. A</p>
<p>regulated outp</p>
<p>gic level compa</p>
<p>ery level rated </p>
<p>through a resis</p>
<p>us (ENBATS) p</p>
<p>what the ENBAT</p>
<p>high side and L</p>
<p>enting a synchr</p>
<p>pre-regulator ou</p>
<p>w adjustment o</p>
<p>e divider sets t</p>
<p>en no divider is</p>
<p>nected directly</p>
<p>nverter is config</p>
<p>s required. Thi</p>
<p>l 10k</p>
<p>Ω</p>
<p> from 1.3</p>
<p>an LC filter on</p>
<p>on </p>
<p><i><b>nous Buck,</b></i></p>
<p><i><b>er, and SPI</b></i></p>
<p>6  USA </p>
<p>icro.com </p>
<p>2</p>
<p>necessary to </p>
<p>e-regulator and</p>
<p>required for </p>
<p>of the charge </p>
<p>s CP1 and CP2</p>
<p>er is highest. </p>
<p>ng capacitor </p>
<p>VIN voltage is </p>
<p>atures </p>
<p>ction and </p>
<p>4412. One ban</p>
<p>s within each o</p>
<p>post regulators</p>
<p>ction of all the </p>
<p>ves safety </p>
<p>utputs will be o</p>
<p>will report the </p>
<p>l remain in </p>
<p>t the outputs as</p>
<p>gaps that are </p>
<p>main band </p>
<p>A high signal on</p>
<p>puts of the </p>
<p>atible. The </p>
<p>and can be </p>
<p>stor. </p>
<p>pin provides the</p>
<p>T input is doing</p>
<p>Low side </p>
<p>ronous buck </p>
<p>utput. A 1.305V</p>
<p>of the output fro</p>
<p>the output </p>
<p>s necessary an</p>
<p>y to the feedbac</p>
<p>gured as 1.305</p>
<p>is can either be</p>
<p>305V output to </p>
<p>n its switch nod</p>
<p><i><b>,</b></i></p>
<p><i><b>I</b></i></p>
<p>8 </p>
<p>2, </p>
<p>d </p>
<p>of </p>
<p>. </p>
<p>ut </p>
<p>s </p>
<p>n </p>
<p>e </p>
<p>g. </p>
<p>V </p>
<p>om </p>
<p>d </p>
<p>ck </p>
<p>5V </p>
<p>e </p>
<p>e </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p> </p>
<p>Pro</p>
<p>buc</p>
<p><b>Lin</b></p>
<p>The</p>
<p>one</p>
<p>All </p>
<p>The</p>
<p>con</p>
<p>suit</p>
<p>bat</p>
<p>The</p>
<p>red</p>
<p><b>Fau</b></p>
<p>The</p>
<p>bee</p>
<p>me</p>
<p>pin</p>
<p>inte</p>
<p>Tw</p>
<p>The</p>
<p>and</p>
<p>of t</p>
<p>(Ac</p>
<p>Low</p>
<p>use</p>
<p>A44</p>
<p>The</p>
<p>deb</p>
<p>dut</p>
<p>wha</p>
<p><b>Fa</b></p>
<p>Ch</p>
<p>VR</p>
<p>VR</p>
<p>As</p>
<p>or</p>
<p>Sy</p>
<p> </p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>Ma</p>
<p>otection and sa</p>
<p>ck are: </p>
<p>1. </p>
<p>Pulse by</p>
<p>2. </p>
<p>Under vo</p>
<p>reporting</p>
<p>3. </p>
<p>Shorted </p>
<p>4. </p>
<p>Open fee</p>
<p>5. </p>
<p>Shorted </p>
<p>pre-regu</p>
<p><b>near Regulator</b></p>
<p>e A4412 has fiv</p>
<p>e protected 5V</p>
<p>linear regulato</p>
<p>1. </p>
<p>Current l</p>
<p>2. </p>
<p>Under vo</p>
<p>reporting</p>
<p>e protected 5V </p>
<p>nnection to the </p>
<p>table for power</p>
<p>ttery is possible</p>
<p>e pre-regulator</p>
<p>duces power dis</p>
<p><b>ult Detection a</b></p>
<p>ere is extensive</p>
<p>en discussed p</p>
<p>echanisms used</p>
<p>s and second r</p>
<p>erface (SPI). </p>
<p>o hardwired pin</p>
<p>e first pin, NPO</p>
<p>d synchronous </p>
<p>these outputs is</p>
<p>ctive Low fault f</p>
<p>w if a fault with</p>
<p>ed by the proce</p>
<p>412 via SPI an</p>
<p>e A4412 also in</p>
<p>bug in the even</p>
<p>ty cycle will be </p>
<p>at fault occurre</p>
<p><b>ault </b></p>
<p>harge pump ov</p>
<p>REG over volta</p>
<p>REG asynchro</p>
<p>synchronous d</p>
<p>r LX1 shorted to</p>
<p>ynchronous bu</p>
<p><b>ry Data Sh</b></p>
<p>hange Withou</p>
<p>ay20</p>
<p>th</p>
<p>, 2015 </p>
<p>afety functions p</p>
<p>y pulse and hicc</p>
<p>oltage and ove</p>
<p>g </p>
<p>switch node to</p>
<p>edback pin pro</p>
<p>high side switc</p>
<p>lator </p>
<p><b>rs </b></p>
<p>ve linear regula</p>
<p>. </p>
<p>rs provide the </p>
<p>limit with fold b</p>
<p>oltage and ove</p>
<p>g </p>
<p>regulator inclu</p>
<p>battery voltage</p>
<p>ring remote sen</p>
<p>e. </p>
<p>r powers these </p>
<p>ssipation and t</p>
<p><b>and Reporting</b></p>
<p>e fault detectio</p>
<p>previously. The</p>
<p>d by the A4412</p>
<p>reporting throu</p>
<p>ns on the A441</p>
<p>OR, reports on t</p>
<p>buck outputs. </p>
<p>s out of regulat</p>
<p>flag), reports o</p>
<p>in the A4412 e</p>
<p>essor as an ale</p>
<p>d see where th</p>
<p>ncludes a diagn</p>
<p>nt of a failure. A</p>
<p>sent to this pin</p>
<p>ed within the A4</p>
<p>ver voltage </p>
<p>age VREG</p>
<p>OV2,H</p>
<p>nous diode (D1</p>
<p>iode (D1) short</p>
<p>o ground </p>
<p>ck over voltage</p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>ut Notice </p>
<p>provided by the</p>
<p>cup mode curr</p>
<p>r voltage detec</p>
<p>o ground </p>
<p>tection </p>
<p>ch protection, O</p>
<p>ators, one 3.3V</p>
<p>following prote</p>
<p>back </p>
<p>r voltage detec</p>
<p>udes protection</p>
<p>e. This makes t</p>
<p>nsors or circuit</p>
<p>linear regulato</p>
<p>emperature. </p>
<p><b>g </b></p>
<p>n within the A4</p>
<p>re are two fault</p>
<p>2. One is throug</p>
<p>gh a serial com</p>
<p>12 are used for</p>
<p>the status of th</p>
<p>This signal goe</p>
<p>tion. The secon</p>
<p>n all other fault</p>
<p>exists. The FFn</p>
<p>ert to check the</p>
<p>he fault occurre</p>
<p>nostic pin, DIA</p>
<p>A series of puls</p>
<p>n. Their frequen</p>
<p>4412. </p>
<p>H2 </p>
<p>&lt; V</p>
<p>VREG</p>
<p> </p>
<p>1) missing </p>
<p>t circuited </p>
<p>e </p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>nal Linear R</b></i></p>
<p>e synchronous </p>
<p>ent limit </p>
<p>ction and </p>
<p>OVP shuts dow</p>
<p>V, three 5V and</p>
<p>ection features</p>
<p>ction and </p>
<p>n against </p>
<p>this output mos</p>
<p>try were short t</p>
<p>ors which </p>
<p>4412. Most hav</p>
<p>t reporting </p>
<p>gh hardwired </p>
<p>mmunications </p>
<p>r fault reporting</p>
<p>he 3V3, the V5A</p>
<p>es Low if either</p>
<p>nd pin, FFn </p>
<p>ts. FFn goes </p>
<p> pin can be </p>
<p> status of the </p>
<p>ed. </p>
<p>G, to aid syste</p>
<p>ses with 50% </p>
<p>ncy will indicate</p>
<p><b>DIAG </b></p>
<p>102 kHz </p>
<p>204 kHz </p>
<p>315 kHz </p>
<p>409 kHz </p>
<p>512 kHz </p>
<p><i><b>uck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>wn </p>
<p>d </p>
<p>st </p>
<p>o </p>
<p>ve </p>
<p>g. </p>
<p>A </p>
<p>r </p>
<p>m </p>
<p>e </p>
<p><b>Sta</b></p>
<p>The</p>
<p>sta</p>
<p>und</p>
<p>out</p>
<p>In t</p>
<p>thro</p>
<p><b>Und</b></p>
<p>The</p>
<p>the </p>
<p>thre</p>
<p>the</p>
<p>cha</p>
<p>the</p>
<p>test</p>
<p>rem</p>
<p>reg</p>
<p>faile</p>
<p>V5A</p>
<p><b> </b></p>
<p><b>Ove</b></p>
<p>The</p>
<p>the </p>
<p>hig</p>
<p>rela</p>
<p>cha</p>
<p>the </p>
<p>test</p>
<p>rem</p>
<p>reg</p>
<p>faile</p>
<p>V5A</p>
<p> </p>
<p><b>Ove</b></p>
<p>The</p>
<p>sta</p>
<p>tha</p>
<p>cau</p>
<p>tem</p>
<p>reg</p>
<p>be </p>
<p>Ver</p>
<p>the </p>
<p> </p>
<p><b>Pow</b></p>
<p>The</p>
<p>pow</p>
<p>PO</p>
<p>any</p>
<p>reg</p>
<p> </p>
<p><b>Wa</b></p>
<p>The</p>
<p>sign</p>
<p>sign</p>
<p>will </p>
<p>pow</p>
<p>of E</p>
<p><i><b>Pre-Regula</b></i></p>
<p><i><b>s, Pulse W</b></i></p>
<p> </p>
<p><b>artup Self-Test</b></p>
<p>e A4412 includ</p>
<p>rtup sequence</p>
<p>der voltage and</p>
<p>tputs. </p>
<p>the event the s</p>
<p>ough SPI. </p>
<p><b>der Voltage D</b></p>
<p>e under voltage</p>
<p> A4412. A volta</p>
<p>eshold is applie</p>
<p> relative under</p>
<p>ange state. If th</p>
<p> corresponding</p>
<p>t of all UV dete</p>
<p>main high if the </p>
<p>gisters, after tes</p>
<p>ed. The followi</p>
<p>A, V5B, V5P, V</p>
<p><b>er Voltage De</b></p>
<p>e over voltage </p>
<p> A4412. A volta</p>
<p>her than the ov</p>
<p>ative over volta</p>
<p>ange state. If th</p>
<p> corresponding</p>
<p>t of all OV dete</p>
<p>main high if the </p>
<p>gisters, after tes</p>
<p>ed. The followi</p>
<p>A, V5B, V5P, V</p>
<p><b>er Temperatu</b></p>
<p>e over tempera</p>
<p>rtup of the A44</p>
<p>t is Lower than</p>
<p>use the genera</p>
<p>mperature fault </p>
<p>gister 0. When t</p>
<p>cleared and th</p>
<p>rify Result regis</p>
<p> verification ha</p>
<p><b>wer On Enable</b></p>
<p>e A4412 also in</p>
<p>wer on enable </p>
<p>OE pin with the </p>
<p>y reason an FF</p>
<p>gister goes Low</p>
<p><b>atchdog </b></p>
<p>e watchdog circ</p>
<p>nal from a proc</p>
<p>nal does not m</p>
<p> put the system</p>
<p>wer on enable </p>
<p>ENB pin for the</p>
<p><i><b>ator with a </b></i></p>
<p><i><b>Width Watch</b></i></p>
<p>Allegro Micr</p>
<p>115 Northea</p>
<p>Worcester, M</p>
<p>1.508.853.500</p>
<p><b>t </b></p>
<p>des self-test wh</p>
<p>. This self-test </p>
<p>d over voltage </p>
<p>elf-test fails the</p>
<p><b>Detect Self-Tes</b></p>
<p>e (UV) detector</p>
<p>age that is high</p>
<p>ed to each UV </p>
<p>r voltage fault b</p>
<p>he diagnostic U</p>
<p>g verify register</p>
<p>ectors is compl</p>
<p>test passed. If</p>
<p>st, are not set h</p>
<p>ng UV detecto</p>
<p>V5CAN and the</p>
<p><b>etect Self-Test </b></p>
<p>(OV) detectors</p>
<p>age is applied </p>
<p>vervoltage thre</p>
<p>age fault bit in t</p>
<p>he diagnostic O</p>
<p>g verify register</p>
<p>ectors is compl</p>
<p>test passed. If</p>
<p>st, are not set h</p>
<p>ng OV detecto</p>
<p>V5CAN and the</p>
<p><b>re Shutdown </b></p>
<p>ature shutdown</p>
<p>412. A voltage </p>
<p>n the over temp</p>
<p>l fault flag to be</p>
<p>bit, TSD, to be</p>
<p>the test is com</p>
<p>e over tempera</p>
<p>ster 0 until rese</p>
<p>as failed. </p>
<p><b>e Self-Test </b></p>
<p>ncorporates co</p>
<p>(POE) output. </p>
<p>internal deman</p>
<p>Fn is set and th</p>
<p>w. </p>
<p>cuit within the A</p>
<p>cessor for its pe</p>
<p>meet the require</p>
<p>m into a safe st</p>
<p>(POE) pin Low</p>
<p>e A4412 and di</p>
<p><i><b>Synchron</b></i></p>
<p><i><b>hdog Time</b></i></p>
<p>roSystems, Inc.</p>
<p>st Cutoff </p>
<p>MA  01615-0036</p>
<p>00; www.allegrom</p>
<p>hich is performe</p>
<p>verifies the op</p>
<p>detect circuits</p>
<p>e A4412 will re</p>
<p><b>st </b></p>
<p>rs are verified d</p>
<p>her than the un</p>
<p>comparator, th</p>
<p>bit in the diagno</p>
<p>UV register bits</p>
<p>r bits will latch </p>
<p>ete the verify re</p>
<p>f any UV bits in</p>
<p>high then the v</p>
<p>rs are tested, V</p>
<p>e synchronous </p>
<p>s are verified du</p>
<p>to each OV co</p>
<p>eshold, this sho</p>
<p>the diagnostic r</p>
<p>OV register bits</p>
<p>r bits will latch </p>
<p>ete the verify r</p>
<p>f any OV bits in</p>
<p>high then the v</p>
<p>ors are tested, V</p>
<p>e synchronous </p>
<p><b>Self-Test </b></p>
<p>n (TSD detecto</p>
<p>is applied to th</p>
<p>perature thresh</p>
<p>e active and an</p>
<p>e latched in the</p>
<p>plete the gene</p>
<p>ature fault will r</p>
<p>et. If the TSD b</p>
<p>ontinuous self-t</p>
<p>It compares th</p>
<p>nded status. If t</p>
<p>e POE_OK in </p>
<p>A4412 will mon</p>
<p>eriod between </p>
<p>ements, the A4</p>
<p>tate. It does thi</p>
<p>w, removing ena</p>
<p>sabling the V5</p>
<p><i><b>nous Buck,</b></i></p>
<p><i><b>er, and SPI</b></i></p>
<p>6  USA </p>
<p>icro.com </p>
<p>2</p>
<p>ed during the </p>
<p>eration of the </p>
<p>for the main </p>
<p>port the failure</p>
<p>during startup o</p>
<p>nder voltage </p>
<p>his should caus</p>
<p>ostic registers t</p>
<p> change state </p>
<p>high. When the</p>
<p>egister bits will</p>
<p>n the verify </p>
<p>verification has </p>
<p>VREG, 3V3, </p>
<p>buck. </p>
<p>uring startup of</p>
<p>mparator that i</p>
<p>ould cause the </p>
<p>registers to </p>
<p>s change state </p>
<p>high. When the</p>
<p>register bits wil</p>
<p>n the verify </p>
<p>verification has </p>
<p>VREG, 3V3, </p>
<p>buck. </p>
<p>r is verified on </p>
<p>he comparator </p>
<p>hold and should</p>
<p>n over </p>
<p>e Verify Result </p>
<p>ral fault flag wi</p>
<p>remain in the </p>
<p>bit is not set the</p>
<p>esting of the </p>
<p>e status of the </p>
<p>they differ for </p>
<p>SPI diagnostic</p>
<p>nitor a tempora</p>
<p>pulses. If the </p>
<p>4412 watchdog </p>
<p>s by setting the</p>
<p>abling function </p>
<p>CAN output. </p>
<p><i><b>,</b></i></p>
<p><i><b>I</b></i></p>
<p>9 </p>
<p> </p>
<p>of </p>
<p>se </p>
<p>to </p>
<p>e </p>
<p> </p>
<p>f </p>
<p>s </p>
<p>e </p>
<p>l </p>
<p>d </p>
<p>ll </p>
<p>en </p>
<p>al </p>
<p>e </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p> </p>
<p>See</p>
<p>circ</p>
<p>The</p>
<p>cou</p>
<p>has</p>
<p>thro</p>
<p>The</p>
<p>sign</p>
<p>tim</p>
<p>sec</p>
<p>has</p>
<p>wat</p>
<p>sign</p>
<p>ena</p>
<p>If th</p>
<p>tim</p>
<p>dec</p>
<p>wat</p>
<p>driv</p>
<p>disa</p>
<p>the</p>
<p>If in</p>
<p>exp</p>
<p>ma</p>
<p>edg</p>
<p>syn</p>
<p>dec</p>
<p>The</p>
<p>can</p>
<p>nom</p>
<p>equ</p>
<p>Tol</p>
<p>tole</p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>Ma</p>
<p>e figure 4 for a </p>
<p>cuit. </p>
<p>e watchdog fun</p>
<p>unters to valida</p>
<p>s some program</p>
<p>ough SPI. </p>
<p>e first counter c</p>
<p>nal. If the corre</p>
<p>er expires and </p>
<p>cond (valid) cou</p>
<p>s incremented t</p>
<p>tchdog issues </p>
<p>nal, along with </p>
<p>able and nERR</p>
<p>he edge count </p>
<p>er or after the m</p>
<p>crements. Once</p>
<p>tchdog fault sig</p>
<p>ven Low, after </p>
<p>abled and after</p>
<p>e ENB pin is no</p>
<p>nsufficient edge</p>
<p>pires the valid c</p>
<p>aximum counter</p>
<p>ge is subseque</p>
<p>nchronize on th</p>
<p>cremented in th</p>
<p>e number of ed</p>
<p>n be programm</p>
<p>minal values in</p>
<p>uations: </p>
<p><i>t</i></p>
<p><i>t</i></p>
<p><i>WD</i></p>
<p><i>WD</i></p>
<p>,</p>
<p>,</p>
<p>Where k</p>
<p>EDGE</p>
<p> </p>
<p>through SPI, </p>
<p>WD_MIN is th</p>
<p>programmed </p>
<p>WD_MAX is t</p>
<p>programmed </p>
<p>erance on t</p>
<p>WD,</p>
<p>erance, f</p>
<p>SYS,TOL</p>
<p><b>ry Data Sh</b></p>
<p>hange Withou</p>
<p>ay20</p>
<p>th</p>
<p>, 2015 </p>
<p>simplified bloc</p>
<p>nction, see figu</p>
<p>ate the incomin</p>
<p>mmability of the</p>
<p>counts the risin</p>
<p>ect count is com</p>
<p>before the ma</p>
<p>unter is increm</p>
<p>the programme</p>
<p>a watchdog OK</p>
<p>NPOR, 3V3 e</p>
<p>ROR enables th</p>
<p>reaches its fina</p>
<p>maximum time</p>
<p>e the valid cou</p>
<p>gnal issues a fa</p>
<p>a time out perio</p>
<p>r a further time</p>
<p> longer possibl</p>
<p>es are received</p>
<p>counter decrem</p>
<p>rs are reset an</p>
<p>ently received t</p>
<p>he incoming pu</p>
<p>his instance, se</p>
<p>dge counts, val</p>
<p>med through SP</p>
<p> milliseconds a</p>
<p></p>
<p></p>
<p><i>k</i></p>
<p><i>k</i></p>
<p><i>EDGE</i></p>
<p><i>MAX</i></p>
<p><i>EDGE</i></p>
<p><i>MIN</i></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>is the edge co</p>
<p>default is 2 </p>
<p>he min timer ad</p>
<p>in SPI, default</p>
<p>the min timer a</p>
<p>in SPI, default</p>
<p>MIN </p>
<p>and t</p>
<p>WD,MAX </p>
<p>L</p>
<p> in %, by the fo</p>
<p><b> </b></p>
<p>WD_</p>
<p>EDGE</p>
<p>nERR</p>
<p>POE</p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>ut Notice </p>
<p>ck diagram of th</p>
<p>re 5, uses two </p>
<p>g temporal sign</p>
<p>e counters and</p>
<p>ng edges of the</p>
<p>mpleted after th</p>
<p>aximum timer ex</p>
<p>ented. Once th</p>
<p>ed number of c</p>
<p>K (WD_IN_OK)</p>
<p>nable, synchro</p>
<p>he POE. </p>
<p>al value before</p>
<p>er expires the v</p>
<p>nter reaches z</p>
<p>ault has occurr</p>
<p>od the V5CAN </p>
<p>eout enabling of</p>
<p>le. </p>
<p>d before the ma</p>
<p>ments and the m</p>
<p>d start to count</p>
<p>he timers reset</p>
<p>lses. The valid</p>
<p>ee figure 5. </p>
<p>id counts and t</p>
<p>PI. The min and</p>
<p>are calculated b</p>
<p></p>
<p></p>
<p><i>MAX</i></p>
<p><i>WD</i></p>
<p><i>MIN</i></p>
<p><i>WD</i></p>
<p>_</p>
<p>2</p>
<p>_</p>
<p>2</p>
<p></p>
<p></p>
<p>ount number pro</p>
<p>djust value in m</p>
<p>t is -0.12ms </p>
<p>adjust value in </p>
<p>t is 0.12ms </p>
<p>is related to th</p>
<p>ollowing equati</p>
<p>_IN</p>
<p><b>Signal </b></p>
<p><b>Qualifier</b></p>
<p>W</p>
<p>E_COUNT</p>
<p>V</p>
<p>MIN_TIMER</p>
<p>MAX_TI</p>
<p>ROR</p>
<p>E</p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>nal Linear R</b></i></p>
<p>he watchdog </p>
<p>timers and two</p>
<p>nal. The user </p>
<p>d timer windows</p>
<p>e temporal </p>
<p>he minimum </p>
<p>xpires then the</p>
<p>he valid counte</p>
<p>counts the </p>
<p>) signal. This </p>
<p>onous buck </p>
<p> the minimum </p>
<p>alid counter </p>
<p>ero the </p>
<p>ed. The POE is</p>
<p>output is </p>
<p>f the A4412 via</p>
<p>aximum timer </p>
<p>minimum and </p>
<p>t again. If an </p>
<p>t once again to</p>
<p> counter is not </p>
<p>timer windows </p>
<p>d max timer </p>
<p>by the following</p>
<p></p>
<p></p>
<p><i>X</i></p>
<p><i>N</i></p>
<p> </p>
<p>ogrammed </p>
<p>milliseconds </p>
<p>milliseconds </p>
<p>he system clock</p>
<p>ons: </p>
<p>WD_IN_OK</p>
<p>VALID_COUNT</p>
<p>MER</p>
<p>W</p>
<p><b>SPI Signals</b></p>
<p>POE_</p>
<p>POE Test</p>
<p>POE_OK</p>
<p><i><b>uck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>o </p>
<p>s, </p>
<p>e </p>
<p>er </p>
<p>s </p>
<p>a </p>
<p>o </p>
<p>g </p>
<p>k </p>
<p>The</p>
<p>Wh</p>
<p>but </p>
<p>req</p>
<p>mo</p>
<p>“fla</p>
<p>sec</p>
<p>flas</p>
<p>con</p>
<p>wat</p>
<p>On </p>
<p>vali</p>
<p>ED</p>
<p>ser</p>
<p>and</p>
<p>disa</p>
<p>act</p>
<p>figu</p>
<p>doe</p>
<p>for </p>
<p>cou</p>
<p>spe</p>
<p>WD</p>
<p>the </p>
<p>sec</p>
<p>time</p>
<p>set </p>
<p>and</p>
<p>If th</p>
<p>the </p>
<p>(t</p>
<p>PS</p>
<p>Afte</p>
<p>wat</p>
<p>way</p>
<p>thro</p>
<p>The</p>
<p>com</p>
<p><b>Watchdog Monitor</b></p>
<p>WD_Restart</p>
<p>WD_F</p>
<p>Flash Mo</p>
<p>W</p>
<p>_S</p>
<p><i><b>Pre-Regula</b></i></p>
<p><i><b>s, Pulse W</b></i></p>
<p> </p>
<p>e watchdog als</p>
<p>hile in flash mod</p>
<p>t does not disab</p>
<p>quired should th</p>
<p>de is accessed</p>
<p>sh mode” the w</p>
<p>cure SPI comm</p>
<p>sh mode then t</p>
<p>nfiguration. If po</p>
<p>tchdog configu</p>
<p>start up the wa</p>
<p>id and qualified</p>
<p>GE_COUNT a</p>
<p>ries of invalid q</p>
<p>d qualified puls</p>
<p>able time (t</p>
<p>PS_D</p>
<p>ive state and th</p>
<p>ure 6. During th</p>
<p>es not alert a w</p>
<p>the second se</p>
<p>unter to one ha</p>
<p>eeding up start</p>
<p>D_IN pulses ha</p>
<p> valid counter r</p>
<p>cond series of p</p>
<p>e then the watc</p>
<p>the POE signa</p>
<p>d will remove e</p>
<p>he watchdog ha</p>
<p> POE signal Lo</p>
<p>S,DISABLE</p>
<p>) expire</p>
<p>er the anti-latch</p>
<p>tchdog will rem</p>
<p>y to prevent thi</p>
<p>ough SPI or sh</p>
<p>e processor ca</p>
<p>mmand.</p>
<p><b>t</b></p>
<p><b>PS,DIS ABLE</b></p>
<p>WD_Enable_Output</p>
<p>ode</p>
<p>WD_State</p>
<p><b>t</b></p>
<p><b>ANTI_LATCHUP</b></p>
<p><i><b>ator with a </b></i></p>
<p><i><b>Width Watch</b></i></p>
<p>Allegro Micr</p>
<p>115 Northea</p>
<p>Worcester, M</p>
<p>1.508.853.500</p>
<p>100</p>
<p>100</p>
<p>100</p>
<p>100</p>
<p></p>
<p></p>
<p><i>SY</i></p>
<p><i>SY</i></p>
<p><i>f</i></p>
<p><i>f</i></p>
<p>so has provisio</p>
<p>de the watchdo</p>
<p>ble the V5CAN</p>
<p>he processor n</p>
<p>d through secu</p>
<p>watchdog must</p>
<p>mands. If the A4</p>
<p>he watchdog w</p>
<p>ower was lost </p>
<p>uration will be re</p>
<p>atchdog (WD_</p>
<p>d pulse trains, p</p>
<p>and VALID_CO</p>
<p>ualified pulses</p>
<p>se are received</p>
<p>DISABLE</p>
<p>) expires</p>
<p>he WD_F signa</p>
<p>he test state W</p>
<p>watchdog fault. </p>
<p>ries of pulse on</p>
<p>alf its programm</p>
<p>up of a system</p>
<p>ave met all crite</p>
<p>reverts to its co</p>
<p>pulses is not re</p>
<p>chdog will ente</p>
<p>al low, will disa</p>
<p>enable control v</p>
<p>as indicated inv</p>
<p>ow. Once the p</p>
<p>es then the wat</p>
<p>h up time out, t</p>
<p>move enable co</p>
<p>is would be to </p>
<p>hutting down an</p>
<p>n restart the w</p>
<p>ENB_</p>
<p>V5CA</p>
<p>NPOR</p>
<p>BUCK</p>
<p>3V3_O</p>
<p><i><b>Synchron</b></i></p>
<p><i><b>hdog Time</b></i></p>
<p>roSystems, Inc.</p>
<p>st Cutoff </p>
<p>MA  01615-0036</p>
<p>00; www.allegrom</p>
<p>1</p>
<p>1</p>
<p>,</p>
<p>,</p>
<p></p>
<p></p>
<p><i>TOL</i></p>
<p><i>YS</i></p>
<p><i>TOL</i></p>
<p><i>YS</i></p>
<p> </p>
<p>n to be placed </p>
<p>og keeps the P</p>
<p>N or the ENB fu</p>
<p>eed to be re-fla</p>
<p>re SPI comma</p>
<p>t be restarted v</p>
<p>4412 has not lo</p>
<p>will restart with </p>
<p>during flash mo</p>
<p>eset to default.</p>
<p>IN) must receiv</p>
<p>per the program</p>
<p>OUNT registers,</p>
<p>. Once a secon</p>
<p>d before the pow</p>
<p>s, then the watc</p>
<p>al on SPI beco</p>
<p>WD_F is not acti</p>
<p>When the watc</p>
<p>n WD_IN, it set</p>
<p>med value. This</p>
<p>m using the A44</p>
<p>eria and POE is</p>
<p>orrect program</p>
<p>eceived before </p>
<p>er watchdog fau</p>
<p>able the V5CAN</p>
<p>via ENB after t</p>
<p>P</p>
<p>valid WD_IN p</p>
<p>power supply d</p>
<p>tchdog will disa</p>
<p>t</p>
<p>ANTI_LATCHUP</p>
<p>, th</p>
<p>ontrol via the EN</p>
<p>restart the watc</p>
<p>nd restarting th</p>
<p>watchdog by usi</p>
<p><b> </b></p>
<p>_EN</p>
<p>AN_EN</p>
<p>R</p>
<p>K_ON</p>
<p>ON</p>
<p><i><b>nous Buck,</b></i></p>
<p><i><b>er, and SPI</b></i></p>
<p>6  USA </p>
<p>icro.com </p>
<p>3</p>
<p>in “flash mode</p>
<p>POE signal Low</p>
<p>unction. This is </p>
<p>ashed. Flash </p>
<p>nds. To exit </p>
<p>via separate </p>
<p>ost power durin</p>
<p>the previous </p>
<p>ode then the </p>
<p>. </p>
<p>ve a series of </p>
<p>mmed </p>
<p>, followed by a </p>
<p>nd series of va</p>
<p>wer supply </p>
<p>chdog enters th</p>
<p>mes active, se</p>
<p>ive and FFn </p>
<p>chdog is waitin</p>
<p>ts the valid </p>
<p>s aids in </p>
<p>412. Once the </p>
<p>s released, the</p>
<p>ed value. If the</p>
<p>the t</p>
<p>PS_DISABLE</p>
<p>ult mode. It will</p>
<p>N after t</p>
<p>PS_DISAB</p>
<p>PS_DISABLE</p>
<p>. </p>
<p>ulses it latches</p>
<p>isable time </p>
<p>able the V5CAN</p>
<p>hen the </p>
<p>NB pin. The on</p>
<p>chdog either </p>
<p>e A4412. </p>
<p>ing a secure S</p>
<p><i><b>,</b></i></p>
<p><i><b>I</b></i></p>
<p>0 </p>
<p>e”. </p>
<p>w </p>
<p>ng </p>
<p>lid </p>
<p>he </p>
<p>e </p>
<p>g </p>
<p>n </p>
<p>e </p>
<p> </p>
<p>BLE</p>
<p> </p>
<p>s </p>
<p>N. </p>
<p>nly </p>
<p>PI </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p> </p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>Ma</p>
<p><b> </b></p>
<p>NPOR</p>
<p>Edge Count =</p>
<p>Valid Count =</p>
<p>Minimum Tim</p>
<p>Maximum Tim</p>
<p>WD_IN_OK</p>
<p>WD_IN</p>
<p>W</p>
<p>P</p>
<p>W</p>
<p>V</p>
<p>N</p>
<p>A</p>
<p>t</p>
<p><b>ry Data Sh</b></p>
<p>hange Withou</p>
<p>ay20</p>
<p>th</p>
<p>, 2015 </p>
<p>= 5</p>
<p> 2</p>
<p>er</p>
<p>mer</p>
<p>WD_IN_OK</p>
<p>POE</p>
<p>WD_F</p>
<p>V5CAN Enable</p>
<p>NPOR</p>
<p>Anti Latch Up</p>
<p>PS,DISABLE</p>
<p> </p>
<p>Timer</p>
<p><i><b>5 Inte</b></i></p>
<p><b>eet </b></p>
<p>ut Notice </p>
<p><b>Figure </b></p>
<p><b>Fi</b></p>
<p>WD</p>
<p>WINDOW</p>
<p>&lt; t</p>
<p>WD Tes</p>
<p><i><b>Buck or B</b></i></p>
<p><i><b>ernal Linea</b></i></p>
<p><b>Figure 6: Wa</b></p>
<p><b>7: Watchdog</b></p>
<p><b>igure 8: Watc</b></p>
<p>t</p>
<p>PS,DISABLE</p>
<p>st</p>
<p><i><b>Buck/Boost</b></i></p>
<p><i><b>ar Regulato</b></i></p>
<p><b>atchdog Bloc</b></p>
<p><b> </b></p>
<p><b> </b></p>
<p><b>g Valid Signa</b></p>
<p><b>chdog Timin</b></p>
<p><i><b>t Pre-Regu</b></i></p>
<p><i><b>ors, Pulse </b></i></p>
<p> </p>
<p><b>ck Diagram</b></p>
<p><b>al Timing Dia</b></p>
<p><b>ng at Start Up</b></p>
<p>t</p>
<p>P</p>
<p>WD Run</p>
<p><i><b>ulator with </b></i></p>
<p><i><b>Width Wat</b></i></p>
<p>Allegro Micr</p>
<p>115 Northea</p>
<p>Worcester, M</p>
<p>1.508.853.500</p>
<p><b>agram</b></p>
<p><b> </b></p>
<p><b>p</b></p>
<p>PS,DISABLE</p>
<p>t</p>
<p>ANTI_LATC</p>
<p><i><b>a Synchro</b></i></p>
<p><i><b>tchdog Tim</b></i></p>
<p>roSystems, Inc.</p>
<p>st Cutoff </p>
<p>MA  01615-0036</p>
<p>00; www.allegrom</p>
<p>CHUP</p>
<p><i><b>onous Buc</b></i></p>
<p><i><b>mer, and SP</b></i></p>
<p>6  USA </p>
<p>icro.com </p>
<p>3</p>
<p><b>  </b></p>
<p><i><b>ck,</b></i></p>
<p><i><b>PI</b></i></p>
<p> </p>
<p>1 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>Ser</b></p>
<p>The</p>
<p>ser</p>
<p>Inte</p>
<p>fee</p>
<p>The</p>
<p>ele</p>
<p>Inte</p>
<p>SD</p>
<p>edg</p>
<p>nor</p>
<p>tran</p>
<p>ST</p>
<p>SD</p>
<p>ind</p>
<p>Wh</p>
<p>ST</p>
<p>reg</p>
<p>the</p>
<p>If th</p>
<p>goe</p>
<p>the</p>
<p>In a</p>
<p>(se</p>
<p>Dia</p>
<p>and</p>
<p>whi</p>
<p>edg</p>
<p>bit f</p>
<p>goe</p>
<p>Eac</p>
<p>reg</p>
<p>reg</p>
<p>sub</p>
<p>the</p>
<p>sta</p>
<p>WR</p>
<p>set </p>
<p> </p>
<p><b>P</b></p>
<p><b>M</b></p>
<p><b>P</b></p>
<p><b>M</b></p>
<p><b> </b></p>
<p><b> </b></p>
<p><b>A4412</b></p>
<p><b> </b></p>
<p><b>Preliminar</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p><b>rial Communic</b></p>
<p>e A4412 provid</p>
<p>rial interface tha</p>
<p>erface). A fourt</p>
<p>edback and rea</p>
<p>e serial interfac</p>
<p>ctrical characte</p>
<p>erface Timing d</p>
<p>I terminal and </p>
<p>ge of the clock </p>
<p>rmally held high</p>
<p>nsfer. No data </p>
<p>Rn is high allow</p>
<p>I, SCK and SD</p>
<p>ependent STR</p>
<p>hen 16 data bits</p>
<p>Rn must be tak</p>
<p>gister. When thi</p>
<p>e new data and </p>
<p>here are more t</p>
<p>es high and the</p>
<p>e write will be ca</p>
<p>addition the Dia</p>
<p>erial error) bit w</p>
<p>agnostic inform</p>
<p>d control regist</p>
<p>ile STRn is Low</p>
<p>ge of SCK. The</p>
<p>from the Diagn</p>
<p>es Low. </p>
<p>ch of the progr</p>
<p>gisters has a wr</p>
<p>gister address. </p>
<p>bsequent bits in</p>
<p>en the remainin</p>
<p>te of the WR b</p>
<p>R is set to 1 the</p>
<p>to 0 then the c</p>
<p><b>Pattern at SDI p</b></p>
<p><b>MSB</b> </p>
<p><b> </b> </p>
<p>15 </p>
<p>14 </p>
<p>A4 </p>
<p>A3 </p>
<p>5 b</p>
<p><b>Pattern at SDO p</b></p>
<p><b>MSB</b> </p>
<p><b> </b> </p>
<p>15 </p>
<p>14 </p>
<p>FFn </p>
<p>SE </p>
<p><b>ry Data She</b></p>
<p>hange Withou</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>cation Interfac</b></p>
<p>des the user wi</p>
<p>at is compatible</p>
<p>th wire can be u</p>
<p>d back of the r</p>
<p>ce timing requir</p>
<p>eristics table an</p>
<p>diagram (figure</p>
<p>clocked throug</p>
<p>signal input on</p>
<p>h, and is only b</p>
<p>is clocked thro</p>
<p>wing multiple S</p>
<p>DO connections</p>
<p>Rn connection. </p>
<p>s have been clo</p>
<p>ken high to latc</p>
<p>is occurs, the i</p>
<p>the Diagnostic</p>
<p>than 16 rising e</p>
<p>ere are fewer th</p>
<p>ancelled withou</p>
<p>agnostic registe</p>
<p>will be set to ind</p>
<p>ation or the co</p>
<p>ers is output on</p>
<p>w and changes</p>
<p>e first bit, which</p>
<p>nostic register, </p>
<p>ammable (conf</p>
<p>rite bit, WR (bit</p>
<p>This bit must b</p>
<p>nto the selected</p>
<p>g data bits (bits</p>
<p>it also determin</p>
<p>en the Diagnos</p>
<p>contents of the </p>
<p><b>in</b> </p>
<p>13 </p>
<p>12 </p>
<p>A2 </p>
<p>A1 </p>
<p>bit Address </p>
<p><b>pin</b> </p>
<p>13 </p>
<p>12 </p>
<p>TBD </p>
<p>TBD </p>
<p>Diagnosti</p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>ce </b></p>
<p>th a three wire </p>
<p>e with SPI (Ser</p>
<p>used to provide</p>
<p>egister content</p>
<p>rements are sp</p>
<p>nd illustrated in</p>
<p>e 1). Data is rec</p>
<p>gh a shift regist</p>
<p>n the SCK term</p>
<p>brought Low to </p>
<p>ough the shift re</p>
<p>SDI slave units </p>
<p>s. Each slave th</p>
<p>ocked into the </p>
<p>ch the data into</p>
<p>nternal control </p>
<p>c register is res</p>
<p>edges on SCK </p>
<p>han 16 rising e</p>
<p>ut writing data </p>
<p>er will not be re</p>
<p>dicate a data tra</p>
<p>ntents of the co</p>
<p>n the SDO term</p>
<p>s to the next bit</p>
<p>h is always the </p>
<p>is output as so</p>
<p>figuration and c</p>
<p>t 10), as the firs</p>
<p>be set to 1 to w</p>
<p>d register. If W</p>
<p>s 9 to 0) are ig</p>
<p>nes the data ou</p>
<p>tic register is o</p>
<p>register select</p>
<p>11 </p>
<p>10 </p>
<p>A0 </p>
<p>W/R</p>
<p>  </p>
<p>11 </p>
<p>10 </p>
<p>TBD </p>
<p>TBD</p>
<p>ics  </p>
<p><b> </b></p>
<p><i><b>Buck or Bu</b></i></p>
<p><i><b>nal Linear R</b></i></p>
<p>synchronous </p>
<p>rial Peripheral </p>
<p>e diagnostic </p>
<p>t. </p>
<p>pecified in the </p>
<p>n the Serial </p>
<p>ceived on the </p>
<p>ter on the rising</p>
<p>minal. STRn is </p>
<p>initiate a seria</p>
<p>egister when </p>
<p>to use commo</p>
<p>hen requires an</p>
<p>shift register, </p>
<p>o the selected </p>
<p>circuits act on </p>
<p>set. </p>
<p>or if STRn </p>
<p>dges on SCK </p>
<p>to the registers</p>
<p>eset and the SE</p>
<p>ansfer error. </p>
<p>onfiguration </p>
<p>minal MSB first</p>
<p>t on each falling</p>
<p>FF (fault flag) </p>
<p>oon as STRn </p>
<p>control) </p>
<p>st bit after the </p>
<p>write the </p>
<p>WR is set to 0, </p>
<p>nored. The </p>
<p>utput on SDO. </p>
<p>output. If WR is </p>
<p>ted by the first </p>
<p>9 </p>
<p>8</p>
<p>R </p>
<p>NU </p>
<p>D</p>
<p> </p>
<p>9 </p>
<p>8</p>
<p>D </p>
<p>TBD </p>
<p>D</p>
<p><i><b>uck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>g </p>
<p>l </p>
<p>on </p>
<p>n </p>
<p>s. </p>
<p>E </p>
<p>g </p>
<p>If </p>
<p>five </p>
<p>alwa</p>
<p>The</p>
<p>regi</p>
<p>and</p>
<p>read</p>
<p>Max</p>
<p>data</p>
<p>set t</p>
<p>pari</p>
<p>sho</p>
<p>alwa</p>
<p>dete</p>
<p>con</p>
<p>eac</p>
<p>Reg</p>
<p>STR</p>
<p>of th</p>
<p>stat</p>
<p>If th</p>
<p>goe</p>
<p>the </p>
<p>In a</p>
<p>will </p>
<p><b>SDI</b></p>
<p>inpu</p>
<p><b>SCK</b></p>
<p>from</p>
<p>edg</p>
<p>cha</p>
<p><b>STR</b></p>
<p>with</p>
<p>igno</p>
<p>slav</p>
<p><b>SDO</b></p>
<p>high</p>
<p>soo</p>
<p>8 </p>
<p>7 </p>
<p>D7 </p>
<p>D6 </p>
<p>8 </p>
<p>7 </p>
<p>D7 </p>
<p>D6 </p>
<p><i><b>Pre-Regula</b></i></p>
<p><i><b>s, Pulse W</b></i></p>
<p> </p>
<p>bits is output. </p>
<p>ays be the FF </p>
<p>e A4412 has 12</p>
<p>ster address fo</p>
<p> write operatio</p>
<p>d operation bit </p>
<p>ximum data siz</p>
<p>a word. Last bit</p>
<p>to ensure odd </p>
<p>ty means that </p>
<p>uld always be </p>
<p>ays at least on</p>
<p>ection of stuck-</p>
<p>nections. The p</p>
<p>h transfer.  </p>
<p>gister data is ou</p>
<p>Rn is Low and c</p>
<p>he SCK. The fir</p>
<p>us register, is o</p>
<p>here are more t</p>
<p>es high and the</p>
<p>write will be ca</p>
<p>addition the diag</p>
<p>be set to indica</p>
<p><b>:</b></p>
<p> Serial data lo</p>
<p>ut MSB first. </p>
<p><b>K:</b></p>
<p> Serial clock </p>
<p>m SDI on the ris</p>
<p>es per write an</p>
<p>nges. </p>
<p><b>Rn:</b></p>
<p> Serial data</p>
<p>h pull-up. When</p>
<p>ored and SDO </p>
<p>ves to have com</p>
<p><b>O:</b></p>
<p> Serial Data </p>
<p>h. Output bit 15</p>
<p>n as STRn goe</p>
<p>6 </p>
<p>5 </p>
<p>D5 </p>
<p>D4 </p>
<p>8 bit d</p>
<p>6 </p>
<p>5 </p>
<p>D5 </p>
<p>D4 </p>
<p>8 bit d</p>
<p><i><b>ator with a </b></i></p>
<p><i><b>Width Watch</b></i></p>
<p>Allegro Micr</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>In all cases the</p>
<p>bit from the Dia</p>
<p>2 register banks</p>
<p>or read and wri</p>
<p>n. For write op</p>
<p>value is logic L</p>
<p>ze is eight bits s</p>
<p>t in serial trans</p>
<p>parity in the co</p>
<p>the total numb</p>
<p>an odd numbe</p>
<p>e bit set to 1 a</p>
<p>-at faults on the</p>
<p>parity bit is not</p>
<p>utput on the SD</p>
<p>changes to the</p>
<p>rst bit which is </p>
<p>output as soon</p>
<p>than 16 rising e</p>
<p>re are fewer th</p>
<p>ancelled withou</p>
<p>gnostic registe</p>
<p>ate a data tran</p>
<p>ogic input with p</p>
<p>logic input with</p>
<p>sing edge of SC</p>
<p>nd SCK must b</p>
<p>a strobe and se</p>
<p>n STRn is high </p>
<p>is high impeda</p>
<p>mmon SDI, SC</p>
<p>output. High im</p>
<p>5 of the status r</p>
<p>es Low</p>
<p>4 </p>
<p>3 </p>
<p>D3 </p>
<p>D2 </p>
<p>data </p>
<p>4 </p>
<p>3 </p>
<p>D3 </p>
<p>D2 </p>
<p>data  </p>
<p><i><b>Synchron</b></i></p>
<p><i><b>hdog Time</b></i></p>
<p>roSystems, Inc. </p>
<p>st Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromi</p>
<p>e first bit outpu</p>
<p>agnostic Regis</p>
<p>s. Bit &lt;15:11&gt; </p>
<p>ite. Bit &lt;10&gt; de</p>
<p>peration Bit &lt;10</p>
<p>Low. Bit &lt;9&gt; is </p>
<p>so bit&lt;8:1&gt; rep</p>
<p>sfer, Bit&lt;0&gt; is p</p>
<p>omplete 16 bit w</p>
<p>er of 1s in any </p>
<p>er. This ensures</p>
<p>nd one bit set t</p>
<p>e serial input a</p>
<p>t stored but gen</p>
<p>DO terminal MS</p>
<p>e next bit on ea</p>
<p>always the FF</p>
<p>n as STRn goes</p>
<p>edges on SCL o</p>
<p>han 16 rising ed</p>
<p>ut writing data t</p>
<p>er will not be res</p>
<p>sfer error </p>
<p>pull down. 16 b</p>
<p>h pull down. Da</p>
<p>CL. There mus</p>
<p>be held high wh</p>
<p>erial access ena</p>
<p>any activity on</p>
<p>ance allowing m</p>
<p>CK and SDO co</p>
<p>mpedance whe</p>
<p>register, the fau</p>
<p>2 </p>
<p>1 </p>
<p>D1 </p>
<p>D0</p>
<p>2 </p>
<p>1 </p>
<p>D1 </p>
<p>D0</p>
<p><i><b>nous Buck,</b></i></p>
<p><i><b>er, and SPI</b></i></p>
<p> USA </p>
<p>cro.com </p>
<p>32</p>
<p>t on SDO will </p>
<p>ster. </p>
<p>represents the</p>
<p>etects the read </p>
<p>0&gt; = 1 and for </p>
<p>an unused bit</p>
<p>presents the </p>
<p>parity bit that is</p>
<p>word. Odd </p>
<p>transmission </p>
<p>s that there is </p>
<p>to 0 and allows</p>
<p>nd output data</p>
<p>nerated on </p>
<p>SB first while </p>
<p>ach falling edge</p>
<p>F bit from the </p>
<p>s Low. </p>
<p>or if STRn </p>
<p>dges on SCK </p>
<p>to the registers</p>
<p>set the SE bit </p>
<p>bit serial word </p>
<p>ata is latched in</p>
<p>st be 16 rising </p>
<p>hen STRn </p>
<p>able logic input</p>
<p>n SCK or SDI is</p>
<p>multiple SDI </p>
<p>onnections. </p>
<p>en STRn is </p>
<p>ult flag (FF) as</p>
<p><b>LSB</b> </p>
<p>0 </p>
<p>P </p>
<p>  </p>
<p><b>LSB</b> </p>
<p>0 </p>
<p>P </p>
<p>  </p>
<p><i><b>,</b></i></p>
<p><i><b>I</b></i></p>
<p>2 </p>
<p> </p>
<p>. </p>
<p>s </p>
<p>e </p>
<p>. </p>
<p>n </p>
<p>t </p>
<p>s </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>Reg</b></p>
<p><b>Stat</b></p>
<p>The </p>
<p>read</p>
<p>withi</p>
<p>Thes</p>
<p>They</p>
<p>pum</p>
<p>watc</p>
<p>The </p>
<p>statu</p>
<p><b>Con</b></p>
<p>The </p>
<p>timin</p>
<p>An e</p>
<p>WD_</p>
<p>edge</p>
<p>and </p>
<p>incre</p>
<p>decr</p>
<p>coun</p>
<p>on W</p>
<p>WD_</p>
<p>The </p>
<p>the v</p>
<p>valu</p>
<p>nom</p>
<p>befo</p>
<p>E</p>
<p>e</p>
<p>M</p>
<p>n</p>
<p>M</p>
<p>ti</p>
<p>V</p>
<p>c</p>
<p>tr</p>
<p>The </p>
<p>occu</p>
<p>resta</p>
<p>The </p>
<p>regu</p>
<p>this f</p>
<p><b>Diag</b></p>
<p>Ther</p>
<p>regis</p>
<p>high</p>
<p>Logi</p>
<p>occu</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ister Mapping</b></p>
<p><b>tus registers </b></p>
<p>A4412 provide</p>
<p>d only. They pro</p>
<p>in the A4412. </p>
<p>se registers rep</p>
<p>y also report on</p>
<p>mp, VREG, VCC</p>
<p>chdog fault stat</p>
<p>logic that crea</p>
<p>us are reported</p>
<p><b>nfiguration Reg</b></p>
<p>A4412 allows </p>
<p>ng and pulse va</p>
<p>edge counter in</p>
<p>_IN. The EDGE</p>
<p>es that must oc</p>
<p>before the max</p>
<p>ements upward</p>
<p>rements on an </p>
<p>nter reaches th</p>
<p>WD_IN are con</p>
<p>_F, goes Low. </p>
<p>number of wat</p>
<p>valid counter ca</p>
<p>e. The minimu</p>
<p>minal in 0.01ms </p>
<p>ore the valid sig</p>
<p>EDGE_COUNT</p>
<p>edges before th</p>
<p>MIN_TIMER [0</p>
<p>nominal value i</p>
<p>MAX_TIMER [0</p>
<p>imer nominal v</p>
<p>VALID_COUNT</p>
<p>counts on the v</p>
<p>rain on WD_IN</p>
<p>watchdog can </p>
<p>urs when the A</p>
<p>arted through S</p>
<p>A4412 uses fr</p>
<p>ulators to help r</p>
<p>feature through</p>
<p><b>gnostic Regist</b></p>
<p>re are multiple </p>
<p>sters can be re</p>
<p> level registers</p>
<p>c high on a dat</p>
<p>urred. The follo</p>
<p></p>
<p> </p>
<p>All six out</p>
<p></p>
<p> </p>
<p>A4412 bia</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>g </b></p>
<p>es 3 status regi</p>
<p>ovide real time </p>
<p>port on the stat</p>
<p>n internal rail s</p>
<p>C and VDD rails</p>
<p>te are found in </p>
<p>tes the power o</p>
<p>d through these</p>
<p><b>gisters </b></p>
<p>configuration o</p>
<p>alidation param</p>
<p>ncrements on e</p>
<p>E_COUNT regi</p>
<p>ccur after the m</p>
<p>ximum timer ha</p>
<p>ds on a succes</p>
<p>unsuccessful e</p>
<p>he VALID_COU</p>
<p>sidered valid a</p>
<p>tchdog edges c</p>
<p>an be selected</p>
<p>m and maximu</p>
<p>steps. The num</p>
<p>gnal state chan</p>
<p>T [0:1], 2-bit inte</p>
<p>he valid counte</p>
<p>:2], 3-bit intege</p>
<p>n 0.01ms steps</p>
<p>0:2], 3-bit intege</p>
<p>value in 0.1ms s</p>
<p>T [0:1] 2-bit inte</p>
<p>valid counter be</p>
<p>N. </p>
<p>only be config</p>
<p>A4412 is initially</p>
<p>SPI. </p>
<p>equency dither</p>
<p>reduce EMC no</p>
<p>h the SPI. Defa</p>
<p><b>ters </b></p>
<p>diagnostic reg</p>
<p>ead to evaluate </p>
<p>s will tell which </p>
<p>ta bit in this reg</p>
<p>owing are monit</p>
<p>tputs </p>
<p>as voltage </p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>isters. These re</p>
<p>status of vario</p>
<p>tus of all six sy</p>
<p>tatus, including</p>
<p>s. The general </p>
<p>these status re</p>
<p>on enable and </p>
<p>e registers.  </p>
<p>of the window w</p>
<p>meters. </p>
<p>every rising edg</p>
<p>ister stores the</p>
<p>minimum timer </p>
<p>as expired. The</p>
<p>sful edge coun</p>
<p>edge count. On</p>
<p>UNT upward co</p>
<p>and the watchd</p>
<p>counted before</p>
<p>. This also sets</p>
<p>um timers are a</p>
<p>mber of positiv</p>
<p>ges can also b</p>
<p>eger to set the </p>
<p>er is incremente</p>
<p>er to adjust the </p>
<p>s. </p>
<p>er to adjust the</p>
<p>steps </p>
<p>eger to set the </p>
<p>efore declaring </p>
<p>ured during idl</p>
<p>y enabled or the</p>
<p>ring for the two</p>
<p>oise. The user </p>
<p>ault is enabled.</p>
<p>isters in the A4</p>
<p>the status of th</p>
<p>area a fault ha</p>
<p>gister implies th</p>
<p>tored by these </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p>egisters are </p>
<p>ous functions </p>
<p>ystem rails. </p>
<p>g the charge </p>
<p>fault flag and </p>
<p>egisters. </p>
<p>power reset </p>
<p>watchdog </p>
<p>ge received at </p>
<p>e number of </p>
<p>has expired </p>
<p>e valid counter </p>
<p>nt or </p>
<p>nce the valid </p>
<p>ounts the pulses</p>
<p>og fault, </p>
<p>e incrementing </p>
<p>s the timer </p>
<p>adjusted from </p>
<p>ve counts </p>
<p>be set. </p>
<p>number of </p>
<p>ed. </p>
<p>minimum time</p>
<p>e maximum </p>
<p>number of up </p>
<p>a valid pulse </p>
<p>e state. This </p>
<p>e watchdog is </p>
<p>o switching </p>
<p>can disable </p>
<p> </p>
<p>4412. These </p>
<p>he A4412. The</p>
<p>as occurred. </p>
<p>hat no fault has</p>
<p>registers </p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p>s </p>
<p>r </p>
<p>e </p>
<p>s </p>
<p>Note</p>
<p>whic</p>
<p>In th</p>
<p>alter</p>
<p>regis</p>
<p>infor</p>
<p>value</p>
<p>Othe</p>
<p>inclu</p>
<p>The </p>
<p>a fau</p>
<p>regis</p>
<p>thes</p>
<p>thes</p>
<p>Thes</p>
<p><b>Disa</b></p>
<p>The </p>
<p>outp</p>
<p>one </p>
<p><b>Watc</b></p>
<p>At tim</p>
<p>proc</p>
<p>“Flas</p>
<p>sequ</p>
<p>If the</p>
<p>sequ</p>
<p>Once</p>
<p>sequ</p>
<p>If VC</p>
<p>will r</p>
<p><b>Veri</b></p>
<p>On e</p>
<p>OV d</p>
<p>regis</p>
<p>chan</p>
<p>com</p>
<p>the v</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p></p>
<p> </p>
<p>Charge pu</p>
<p></p>
<p> </p>
<p>Pre-regula</p>
<p></p>
<p> </p>
<p>Over temp</p>
<p></p>
<p> </p>
<p>Watchdog</p>
<p></p>
<p> </p>
<p>Shorts on</p>
<p>e some of these</p>
<p>ch might shutdo</p>
<p>his event the on</p>
<p>rative power to </p>
<p>sters. If VCC of</p>
<p>rmation is lost a</p>
<p>es. </p>
<p>er diagnostic re</p>
<p>udes </p>
<p></p>
<p> </p>
<p>Over volta</p>
<p></p>
<p> </p>
<p>Under vol</p>
<p></p>
<p> </p>
<p>Over curre</p>
<p>diagnostic reg</p>
<p>ult has occurre</p>
<p>sters will record</p>
<p>e UV events w</p>
<p>e registers afte</p>
<p>se registers are</p>
<p><b>able Register</b></p>
<p>disable registe</p>
<p>puts. Two bits m</p>
<p>bit is high then</p>
<p><b>chdog Mode K</b></p>
<p>mes it may be </p>
<p>cessor. To do th</p>
<p>sh Mode” or “re</p>
<p>uence of key w</p>
<p>e correct word </p>
<p>uence must res</p>
<p>e flash is comp</p>
<p>uence of key w</p>
<p>CC has not bee</p>
<p>restart with the</p>
<p><b>fy Result Reg</b></p>
<p>every start up t</p>
<p>detect circuits. </p>
<p>sters to toggle </p>
<p>nges state the v</p>
<p>pletion of start </p>
<p>verify result reg</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>ump voltage </p>
<p>ator voltage </p>
<p>perature </p>
<p>g output </p>
<p>n LX pins or ope</p>
<p>e faults will cau</p>
<p>own the microp</p>
<p>nly way to read</p>
<p>the microproc</p>
<p>f the A4412 sh</p>
<p>and the registe</p>
<p>egisters store m</p>
<p>age on a partic</p>
<p>ltage on a parti</p>
<p>ent on a rail </p>
<p>isters are latch</p>
<p>ed but recovere</p>
<p>d a UV event o</p>
<p>will be reported.</p>
<p>er start up to en</p>
<p>e reset by writi</p>
<p>er provides the </p>
<p>must be set hig</p>
<p>n the 5V output</p>
<p><b>Key Register </b></p>
<p>necessary to r</p>
<p>his the user mu</p>
<p>estart. This is d</p>
<p>words to the “wa</p>
<p>sequence is no</p>
<p>start. </p>
<p>plete the proce</p>
<p>words for the wa</p>
<p>en removed fro</p>
<p>e current config</p>
<p><b>gisters </b></p>
<p>the A4412 perf</p>
<p>This test shou</p>
<p>state. If the dia</p>
<p>verify result reg</p>
<p>up the system</p>
<p>gisters to see if</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>en diode on pre</p>
<p>use the A4412 </p>
<p>processor mon</p>
<p>d the fault would</p>
<p>essor so it can</p>
<p>huts down all st</p>
<p>ers revert back </p>
<p>more detail on e</p>
<p>cular output or i</p>
<p>icular output or</p>
<p>h registers and </p>
<p>ed. So during st</p>
<p>on all outputs. O</p>
<p>. It is recomme</p>
<p>nsure full fault </p>
<p>ng a 1 to them</p>
<p>user control of</p>
<p>gh to disable an</p>
<p>ts remain on. </p>
<p>e-flash or resta</p>
<p>ust put the watc</p>
<p>done by setting</p>
<p>atchdog_mode</p>
<p>ot received the</p>
<p>ssor must send</p>
<p>atchdog to exit </p>
<p>om the A4412 t</p>
<p>uration. </p>
<p>forms a self-tes</p>
<p>uld cause the d</p>
<p>agnostic registe</p>
<p>gister will latch</p>
<p>ms microproces</p>
<p>f the self-test p</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>33</p>
<p>e-regulator </p>
<p>to shut down </p>
<p>itoring the SPI.</p>
<p>d be to have </p>
<p>n read the </p>
<p>tored register </p>
<p>to default </p>
<p>each fault, this</p>
<p>internal rail </p>
<p>r internal rail </p>
<p>will hold data i</p>
<p>tart up these </p>
<p>On first read </p>
<p>ended to reset </p>
<p>reporting. </p>
<p>. </p>
<p>f the 5V </p>
<p>n output. If only</p>
<p>art the </p>
<p>chdog into </p>
<p>g the writing a </p>
<p>e_key” register.</p>
<p>en the </p>
<p>d the restart </p>
<p>“Flash Mode”.</p>
<p>he watchdog </p>
<p>st of the UV and</p>
<p>iagnostic </p>
<p>er successfully </p>
<p>h high. Upon </p>
<p>sor can check </p>
<p>passed.</p>
<p>3 </p>
<p>. </p>
<p>f </p>
<p>y </p>
<p> </p>
<p> </p>
<p>d </p>
<h1 style="page-break-before:always; "></h1>
<p> </p>
<p> </p>
<p><b>TABLE 2</b></p>
<p>A</p>
<p><b> </b></p>
<p><b>Register </b></p>
<p>R</p>
<p>R</p>
<p>R</p>
<p>W</p>
<p><b>A44</b></p>
<p><b>Prel</b></p>
<p>Subje</p>
<p><b>2. Register Map </b></p>
<p>HEX </p>
<p>Address </p>
<p>Regis</p>
<p>Nam</p>
<p>0x00 </p>
<p>statu</p>
<p>0x01 </p>
<p>statu</p>
<p>0x02 </p>
<p>statu</p>
<p>0x03 </p>
<p>diag</p>
<p>0x04 </p>
<p>diag</p>
<p>0x05 </p>
<p>diag</p>
<p>0x06 </p>
<p>output_d</p>
<p>0x07 </p>
<p>watchdog_m</p>
<p>0x08 </p>
<p>confi</p>
<p>0x09 </p>
<p>confi</p>
<p>0x0A </p>
<p>verify_re</p>
<p>0x0B </p>
<p>verify_re</p>
<p><b>Types: </b></p>
<p>RO = Read Only </p>
<p>RW = Read or Writ</p>
<p>RW1C = Read or W</p>
<p>WO = Write Only</p>
<p><b>12</b></p>
<p><b> </b></p>
<p><b>iminary Data </b></p>
<p>ect to Change Wi</p>
<p>May20</p>
<p>th</p>
<p>, 201</p>
<p>ster </p>
<p>me </p>
<p>DEC </p>
<p>Address </p>
<p>us_0 </p>
<p>0 </p>
<p>us_1 </p>
<p>1 </p>
<p>us_2 </p>
<p>2 </p>
<p>g_0 </p>
<p>3 </p>
<p>g_1 </p>
<p>4 </p>
<p>g_2 </p>
<p>5 </p>
<p>disable </p>
<p>6 </p>
<p>mode_key </p>
<p>7 </p>
<p>g_0 </p>
<p>8 </p>
<p>g_1 </p>
<p>9 </p>
<p>esult_0 </p>
<p>10 </p>
<p>esult_1 </p>
<p>11 </p>
<p>e </p>
<p>Write 1 to clear </p>
<p><i><b>B</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>Sheet </b></p>
<p>thout Notice </p>
<p>15 </p>
<p>Type </p>
<p>Bit</p>
<p>7 </p>
<p>RO</p>
<p>FF </p>
<p>RO</p>
<p> </p>
<p>RO </p>
<p>CLK_H</p>
<p>RW1C</p>
<p>V5A_O</p>
<p>RW1C</p>
<p>VDD_O</p>
<p>RW1C</p>
<p> </p>
<p>RW </p>
<p>V5P_DIS</p>
<p>WO </p>
<p>RO </p>
<p>0 </p>
<p>RW</p>
<p>RW </p>
<p>RW1C</p>
<p>V5A_OV_</p>
<p>RW1C </p>
<p>BIST_PA</p>
<p><i><b>Buck or Buck/</b></i></p>
<p><i><b>nal Linear Reg</b></i></p>
<p>Bit </p>
<p>6 </p>
<p>POE_OK  </p>
<p>NPOR_OK </p>
<p>i </p>
<p>CLK_Lo </p>
<p>V </p>
<p>V5A_UV </p>
<p>OV </p>
<p>VDD_UV </p>
<p>LX2_OK </p>
<p>S1 </p>
<p>V5A_DIS1 </p>
<p>0 </p>
<p> </p>
<p>_OK </p>
<p>V5A_UV_OK </p>
<p>ASS </p>
<p>TSD_OK </p>
<p><i><b>/Boost Pre-Re</b></i></p>
<p><i><b>gulators, Puls</b></i></p>
<p>Bit </p>
<p>5 </p>
<p>VCC_OK </p>
<p>WD_F </p>
<p>NPOR_S </p>
<p>V5CAN_OV </p>
<p>VREG_OV </p>
<p>LX1_OK </p>
<p>V5B_DIS1 </p>
<p>V</p>
<p>0 </p>
<p>M</p>
<p>V5CAN_OV_OK </p>
<p>V5</p>
<p>VREG_OV_OK </p>
<p>V</p>
<p><i><b>egulator with </b></i></p>
<p><i><b>se Width Watc</b></i></p>
<p> </p>
<p>Allegro Mi</p>
<p>115 Northe</p>
<p>Worcester,</p>
<p>1.508.853.50</p>
<p>Bit </p>
<p>4 </p>
<p>VDD_OK </p>
<p>V5</p>
<p>TSD_OK </p>
<p>VC</p>
<p>POE_S </p>
<p>EN</p>
<p>V5CAN_UV </p>
<p>V5P</p>
<p>VREG_UV </p>
<p>3V3</p>
<p>D1_OK </p>
<p>VCC</p>
<p>V5CAN_DIS1 </p>
<p>V5P</p>
<p>Keycode Entry (Write O</p>
<p>0 </p>
<p>MAX_TIMER</p>
<p> </p>
<p>DITH_DIS </p>
<p>5CAN_UV_OK </p>
<p>V5P_</p>
<p>VREG_UV_OK </p>
<p>3V3_</p>
<p><i><b>a Synchronou</b></i></p>
<p><i><b>chdog Timer,</b></i></p>
<p>icroSystems, Inc. </p>
<p>east Cutoff </p>
<p>, MA  01615-0036  U</p>
<p>000; www.allegromicro</p>
<p>Bit </p>
<p>3 </p>
<p>Bit </p>
<p>2 </p>
<p>P_OK </p>
<p>V5B_OK</p>
<p>P_OK  </p>
<p>VREG_OK</p>
<p>NBATS </p>
<p>P_OV </p>
<p>V5P_UV</p>
<p>3_OV </p>
<p>3V3_UV</p>
<p>C_OV </p>
<p>VCC_UV</p>
<p>P_DIS0 </p>
<p>V5A_DIS0</p>
<p>Only) </p>
<p>0 </p>
<p>0 </p>
<p>VALID_COUNT</p>
<p> </p>
<p>_OV_OK </p>
<p>V5P_UV_O</p>
<p>_OV_OK </p>
<p>3V3_UV_O</p>
<p><i><b>us Buck,</b></i></p>
<p><i><b> and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>o.com </p>
<p>34 </p>
<p>Bit </p>
<p>1 </p>
<p>V5A_OK </p>
<p> </p>
<p>3V3_OK  </p>
<p>WD_STATE </p>
<p>V5B_OV </p>
<p>BUCK_OV </p>
<p>VCP_OV </p>
<p>0 </p>
<p>V5B_DIS0 </p>
<p>0 </p>
<p>MIN_TIMER</p>
<p> </p>
<p>EDGE_CO</p>
<p>K </p>
<p>V5B_OV_OK </p>
<p>K </p>
<p>BUCK_OV_OK </p>
<p>Bit </p>
<p>0 </p>
<p>V5CAN_OK </p>
<p>BUCK_OK </p>
<p>V5B_UV </p>
<p>BUCK_UV </p>
<p>VCP_UV </p>
<p>V5CAN_DIS0 </p>
<p>Unlocked </p>
<p>OUNT</p>
<p> </p>
<p>V5B_UV_OK </p>
<p>BUCK_UV_OK </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>x00. Status Re</b></p>
<p><b>D7 </b></p>
<p>FF </p>
<p>0 </p>
<p>ddress 00000 </p>
<p>ead only regist</p>
<p>ata </p>
<p>FF [D7]</p>
<p>POE_O</p>
<p>VCC_O</p>
<p>VDD_O</p>
<p>V5P_O</p>
<p>V5B_O</p>
<p>V5A_O</p>
<p>V5CAN</p>
<p> </p>
<p><b>x01. Status Re</b></p>
<p><b>D7 </b></p>
<p> </p>
<p>0 </p>
<p>ddress 00001 </p>
<p>ead only regist</p>
<p>ata </p>
<p>WD_F [</p>
<p>TSD_O</p>
<p>VCP_O</p>
<p>VREG_</p>
<p>3V3_OK</p>
<p>BUCK_</p>
<p><b>x02. Status Re</b></p>
<p><b>D7 </b></p>
<p> CLK_Hi </p>
<p>0 </p>
<p>ddress 00010 </p>
<p>ead only regist</p>
<p>ata </p>
<p>CLK_H</p>
<p>CLK_Lo</p>
<p>NPOR_</p>
<p>POE_S</p>
<p>ENBAT</p>
<p>is Low, </p>
<p>WD_sta</p>
<p> </p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>egister 0: </b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>POE_OK </p>
<p>VCC_</p>
<p>0 </p>
<p>0</p>
<p>ter </p>
<p>]: Fault flag. 0 =</p>
<p>OK [D6]: Power</p>
<p>OK [D5]: Interna</p>
<p>OK [D4]: Interna</p>
<p>K [D3]: Protect</p>
<p>K [D2]: 5V rail </p>
<p>K [D1]: 5V rail </p>
<p>N_OK [D10]: CA</p>
<p><b>egister 1: </b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p> </p>
<p>WD</p>
<p>0 </p>
<p>0</p>
<p>ter </p>
<p>[D5]: Watchdog</p>
<p>OK [D4]: Therm</p>
<p>OK [D3]: Charge</p>
<p>_OK [D2]: Pre-r</p>
<p>K [D1]: 3.3V ra</p>
<p>_OK [D0]: Sync</p>
<p><b>egister 2: </b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>CLK_Lo </p>
<p>NPO</p>
<p>0 </p>
<p>0</p>
<p>ter </p>
<p>i [D7]: indicate</p>
<p>o [D7]: indicate</p>
<p>_S [D5]: Power</p>
<p>S [D4]: Power o</p>
<p>TS [D3]: Battery</p>
<p>1 = ENBAT is </p>
<p>ate_x [D2:D0]: </p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>_OK </p>
<p>VDD_OK </p>
<p>0 </p>
<p>0 </p>
<p>= no fault, 1 = f</p>
<p>r on enable sign</p>
<p>al VCC rail is O</p>
<p>al VDD rail is O</p>
<p>ted 5V rail is O</p>
<p>B is OK, 0 = fa</p>
<p>A is OK, 0 = fa</p>
<p>AN bus 5V rail </p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>D_F </p>
<p>TSD_OK </p>
<p>0 </p>
<p>0 </p>
<p>g is active, 0 = </p>
<p>al shutdown st</p>
<p>e pump rail is O</p>
<p>regulator voltag</p>
<p>ail is OK, 0 = fa</p>
<p>chronous buck </p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>OR_S </p>
<p>POE_S </p>
<p>0 </p>
<p>0 </p>
<p>s if watchdog c</p>
<p>es if watchdog c</p>
<p>r on reset intern</p>
<p>on enable intern</p>
<p>y enable status</p>
<p>high </p>
<p>Shows the sta</p>
<p><b>WD_state_2 </b></p>
<p>0 </p>
<p>0</p>
<p> </p>
<p>0</p>
<p> </p>
<p>0</p>
<p> </p>
<p>1 </p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>V5P_OK </p>
<p>V5B</p>
<p>0 </p>
<p>fault </p>
<p>nal matches wh</p>
<p>OK, 0 = fault, 1 </p>
<p>OK, 0 = fault, 1 </p>
<p>OK, 0 = fault, 1 =</p>
<p>ault, 1 = no fau</p>
<p>ault, 1 = no fau</p>
<p>is OK, 0 = fault</p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>VCP_OK </p>
<p>VRE</p>
<p>0 </p>
<p>watchdog off o</p>
<p>tatus, 0 = over </p>
<p>OK, 0 = fault, 1</p>
<p>ge is OK, 0 = fa</p>
<p>ult, 1 = no fault</p>
<p>adjustable rail </p>
<p><b>D3 </b></p>
<p>ENBATS </p>
<p>WD_</p>
<p>0 </p>
<p>clock input is st</p>
<p>clock input is s</p>
<p>nal logic status</p>
<p>nal logic status</p>
<p>s, reports the st</p>
<p>te that the watc</p>
<p><b>WD_state_1</b></p>
<p>0</p>
<p>0</p>
<p>1</p>
<p>1</p>
<p>0</p>
<p>0</p>
<p>1</p>
<p>1</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>B_OK </p>
<p>V5A_OK</p>
<p>0 </p>
<p>0 </p>
<p>hat A4412 is d</p>
<p>= no fault </p>
<p>= no fault </p>
<p>= no fault </p>
<p>lt </p>
<p>lt </p>
<p>t, 1 = no fault </p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>EG_OK</p>
<p>3V3_OK</p>
<p>0 </p>
<p>0 </p>
<p>or no fault, 1 = </p>
<p>temperature ev</p>
<p> = no fault </p>
<p>ault, 1 = no fau</p>
<p>t </p>
<p>is OK, 0 = faul</p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>_state_2 WD_state</p>
<p>0 </p>
<p>0 </p>
<p>tuck high, 0 = C</p>
<p>stuck low, 0 = C</p>
<p>s, 0 = NPOR is </p>
<p>s, 0 = POE is Lo</p>
<p>tatus of the hig</p>
<p>chdog is curren</p>
<p><b>WD_state_0</b></p>
<p>0</p>
<p>1</p>
<p>0</p>
<p>1</p>
<p>0</p>
<p>1</p>
<p>0</p>
<p>1</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>D0 </b></p>
<p>V5CAN_OK</p>
<p>0 </p>
<p>emanding, 0 =</p>
<p><b>D0 </b></p>
<p>BUCK_OK </p>
<p>0 </p>
<p>watchdog faul</p>
<p>vent, 1 = tempe</p>
<p>ult </p>
<p>lt, 1 = no fault</p>
<p><b>D0 </b></p>
<p>e_1 WD_state_0</p>
<p>0 </p>
<p>CLK is not stuc</p>
<p>CLK is not stuc</p>
<p>Low, 1 = NPO</p>
<p>ow, 1 = POE is</p>
<p>gh voltage enab</p>
<p>ntly in, see tab</p>
<p><b>Watchdog State</b></p>
<p>Idle</p>
<p>Flash</p>
<p>Test Hunt</p>
<p>Test Lock</p>
<p>Test Complete</p>
<p>Running Hunt</p>
<p>Running</p>
<p>Watchdog</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p> fault, 1 = no fa</p>
<p>t </p>
<p>erature OK </p>
<p>ck high, 1 = clo</p>
<p>k low, 1 = cloc</p>
<p>OR is high </p>
<p>s high </p>
<p>ble pin ENBAT</p>
<p>le for the differ</p>
<p><b>e</b></p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>ault </p>
<p>ock is stuck high</p>
<p>k is stuck low</p>
<p> on the A4412,</p>
<p>rent states. </p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>35</p>
<p>h </p>
<p>, 0 = ENBAT </p>
<p>5 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p>V5</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p>BU</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p> </p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>x03. Diagnosti</b></p>
<p><b>D7 </b></p>
<p>V5A_OV </p>
<p>0 </p>
<p>ddress 00011 </p>
<p>ead register, w</p>
<p>ata </p>
<p>V5A_O</p>
<p>V5A_UV</p>
<p>V5CAN</p>
<p>V5CAN</p>
<p>V5P_O</p>
<p>V5P_UV</p>
<p>V5B_O</p>
<p>5B_UV [D0]: 5V</p>
<p><b>x04. Diagnosti</b></p>
<p><b>D7 </b></p>
<p>VDD_OV  </p>
<p>0 </p>
<p>ddress 00100 </p>
<p>ead register, w</p>
<p>ata </p>
<p>VDD_O</p>
<p>VDD_U</p>
<p>VREG_</p>
<p>VREG_</p>
<p>3V3_OV</p>
<p>3V3_UV</p>
<p>BUCK_</p>
<p>UCK_UV [D0]: </p>
<p><b>x05. Diagnosti</b></p>
<p><b>D7 </b></p>
<p> </p>
<p>0 </p>
<p>ddress 00101 </p>
<p>ead register, w</p>
<p>ata </p>
<p>LX2_OK</p>
<p>LX1_OK</p>
<p>D1_OK</p>
<p>VCC_O</p>
<p>VCC_U</p>
<p>VCP_O</p>
<p>VCP_U</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>ic Register 0: </b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>V5A_UV </p>
<p>V5CAN</p>
<p>0 </p>
<p>0</p>
<p>write 1 to clear </p>
<p>V [D7]: 5V rail </p>
<p>V [D6]: 5V rail </p>
<p>N_OV [D5]: 5V C</p>
<p>N_UV [D4]: 5V C</p>
<p>V [D3]: Protect</p>
<p>V [D2]: Protect</p>
<p>V [D1]: 5V rail </p>
<p>V rail B under v</p>
<p><b>ic Register 1: </b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>VDD_UV </p>
<p>VREG</p>
<p>0 </p>
<p>0</p>
<p>write 1 to clear </p>
<p>OV [D7]: Interna</p>
<p>UV [D6]: Interna</p>
<p>_OV [D5]: Pre-r</p>
<p>_UV [D4]: Pre-r</p>
<p>V [D3]: 3.3V ra</p>
<p>V [D2]: 3.3V ra</p>
<p>_OV [D1]: Sync</p>
<p>Synchronous </p>
<p><b>ic Register 2:</b></p>
<p> </p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>LX2_OK </p>
<p>LX1_</p>
<p>0 </p>
<p>0</p>
<p>write 1 to clear </p>
<p>K [D6]: Adjusta</p>
<p>K [D5]: Pre-reg</p>
<p>K [D4]: Pre-regu</p>
<p>OV [D3]: Interna</p>
<p>UV [D2]: Interna</p>
<p>OV [D1]: Charge</p>
<p>UV [D0]: Charge</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>N_OV  V5CAN_UV </p>
<p>0 </p>
<p>0 </p>
<p>A over voltage</p>
<p>A under voltag</p>
<p>CAN bus rail o</p>
<p>CAN bus rail u</p>
<p>ted 5V rail over</p>
<p>ted 5V rail unde</p>
<p>B over voltage</p>
<p>voltage occurre</p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>G_OV </p>
<p>VREG_UV </p>
<p>0 </p>
<p>0 </p>
<p>al VDD rail ove</p>
<p>al VDD rail und</p>
<p>regulator voltag</p>
<p>regulator voltag</p>
<p>ail over voltage </p>
<p>ail under voltage</p>
<p>chronous buck </p>
<p>buck adjustabl</p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>_OK </p>
<p>D1_OK </p>
<p>0 </p>
<p>0 </p>
<p>able synchrono</p>
<p>gulator switch n</p>
<p>ulator freewhee</p>
<p>al VCC rail ove</p>
<p>al VCC rail und</p>
<p>e pump voltage</p>
<p>e pump voltage</p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>V5P_OV </p>
<p>V5P_</p>
<p>0 </p>
<p>0</p>
<p>e occurred, 0 = </p>
<p>ge occurred, 0 =</p>
<p>ver voltage occ</p>
<p>nder voltage oc</p>
<p>r voltage occur</p>
<p>er voltage occu</p>
<p>e occurred, 0 = </p>
<p>ed, 0 = rail OK,</p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>3V3_OV </p>
<p>3V3_</p>
<p>0 </p>
<p>0</p>
<p>er voltage occu</p>
<p>er voltage occ</p>
<p>ge rail over volt</p>
<p>ge rail under vo</p>
<p>occurred, 0 = </p>
<p>e occurred, 0 =</p>
<p>adjustable volt</p>
<p>e voltage rail u</p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>VCC_OV </p>
<p>VCC</p>
<p>0 </p>
<p>ous buck switch</p>
<p>node is OK, 0 =</p>
<p>eling diode is O</p>
<p>er voltage occu</p>
<p>er voltage occ</p>
<p>e rail over volta</p>
<p>e rail under volt</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>2 </b></p>
<p><b>D1 </b></p>
<p>_UV </p>
<p>V5B_OV </p>
<p>0 </p>
<p>0 </p>
<p>rail OK, 1 = ov</p>
<p>= rail OK, 1 = u</p>
<p>curred, 0 = rail </p>
<p>ccurred, 0 = ra</p>
<p>rred, 0 = rail OK</p>
<p>urred, 0 = rail O</p>
<p>rail OK, 1 = ov</p>
<p> 1 = under volt</p>
<p><b>2 </b></p>
<p><b>D1 </b></p>
<p>_UV </p>
<p>BUCK_OV</p>
<p>0 </p>
<p>0 </p>
<p>rred, 0 = rail O</p>
<p>urred, 0 = rail O</p>
<p>tage occurred, </p>
<p>oltage occurred</p>
<p>rail OK, 1 = ov</p>
<p>= rail OK, 1 = u</p>
<p>tage rail over v</p>
<p>under voltage o</p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>C_UV </p>
<p>VCP_OV</p>
<p>0 </p>
<p>0 </p>
<p>h node is OK, 0</p>
<p>= fault on LX1, </p>
<p>OK, 0 = diode is</p>
<p>rred, 0 = rail O</p>
<p>urred, 0 = rail O</p>
<p>age occurred, 0</p>
<p>tage occurred, </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>D0 </b></p>
<p>V5B_UV </p>
<p>0 </p>
<p>ver voltage occ</p>
<p>under voltage o</p>
<p>OK, 1 = over v</p>
<p>ail OK, 1 = unde</p>
<p>K, 1 = over volt</p>
<p>OK, 1 = under v</p>
<p>ver voltage occ</p>
<p>tage occurred</p>
<p><b>D0 </b></p>
<p>BUCK_UV</p>
<p>0 </p>
<p>K, 1 = over vol</p>
<p>OK, 1 = under </p>
<p> 0 = rail OK, 1 </p>
<p>d, 0 = rail OK, 1</p>
<p>ver voltage occu</p>
<p>under voltage o</p>
<p>voltage occurre</p>
<p>occurred, 0 = ra</p>
<p><b>D0 </b></p>
<p>VCP_UV </p>
<p>0 </p>
<p>0 = fault on LX1</p>
<p>1 = LK1 is wor</p>
<p>s open circuit, 1</p>
<p>K, 1 = over vol</p>
<p>OK, 1 = under </p>
<p>0 = rail OK, 1 =</p>
<p> 0 = rail OK, 1 </p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>curred </p>
<p>occurred </p>
<p>voltage occurre</p>
<p>er voltage occu</p>
<p>tage occurred </p>
<p>voltage occurre</p>
<p>curred </p>
<p>ltage occurred </p>
<p>voltage occurre</p>
<p>= over voltage</p>
<p>1 = under volta</p>
<p>urred </p>
<p>occurred </p>
<p>d, 0 = rail OK, </p>
<p>ail OK, 1 = und</p>
<p>1, 1 = LX2 is w</p>
<p>rking correctly </p>
<p>1 = diode is wo</p>
<p>ltage occurred </p>
<p>voltage occurre</p>
<p>= over voltage o</p>
<p>= under voltag</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>ed </p>
<p>urred </p>
<p>ed </p>
<p>ed </p>
<p>e occurred </p>
<p>age occurred </p>
<p>1 = over voltag</p>
<p>er voltage occu</p>
<p>working correctl</p>
<p>orking correctly</p>
<p>ed </p>
<p>occurred </p>
<p>ge occurred </p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>36</p>
<p>ge occurred </p>
<p>urred </p>
<p>y </p>
<p>y </p>
<p>6 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>W</p>
<p>Da</p>
<p> </p>
<p><b> </b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>x06. Output Di</b></p>
<p><b>D7 </b></p>
<p>V5P_DIS1 </p>
<p>0 </p>
<p>ddress 00110 </p>
<p>ead or write reg</p>
<p>ata </p>
<p>V5P_D</p>
<p>V5A_D</p>
<p>V5B_D</p>
<p>V5CAN</p>
<p><b>x07. Watchdog</b></p>
<p><b>D7 </b></p>
<p>KEY_7 </p>
<p>0 </p>
<p>ddress 00111 </p>
<p>Write register </p>
<p>ata </p>
<p>KEY [D</p>
<p>incorrec</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>isable Registe</b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>V5P_DIS0 </p>
<p>V5A_</p>
<p>0 </p>
<p>0</p>
<p>gister </p>
<p>IS [D7:D6]: Dis</p>
<p>IS [D5:D4]: Dis</p>
<p>IS [D3:D2]: Dis</p>
<p>N_DIS [D1:D0]: </p>
<p><b>g Mode Key R</b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>KEY_6 </p>
<p>KEY</p>
<p>0 </p>
<p>0</p>
<p>D7:D0]: Three 8</p>
<p>ct word is rece</p>
<p> </p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>er: </b></p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>_DIS1 </p>
<p>V5A_DIS0 </p>
<p>0 </p>
<p>0 </p>
<p>sable protected</p>
<p>sable 5V rail A </p>
<p>sable 5V rail B </p>
<p>Disable 5V CA</p>
<p><b>Register </b></p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>Y_5 </p>
<p>KEY_4 </p>
<p>0 </p>
<p>0 </p>
<p>8 bit words mus</p>
<p>ived then the re</p>
<p><b> </b></p>
<p>WORD1 </p>
<p>WORD2 </p>
<p>WORD3 </p>
<p><b> </b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>V5B_DIS1</p>
<p>V5B</p>
<p>0 </p>
<p>d 5V output, 11</p>
<p>output, 11 = di</p>
<p>output, 11 = di</p>
<p>AN bus rail, 11 </p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>KEY_3 </p>
<p>KE</p>
<p>0 </p>
<p>st be sent in the</p>
<p>egister resets a</p>
<p><b>Flash M</b></p>
<p>0xD</p>
<p>0x3</p>
<p>0xC</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>B_DIS0 </p>
<p>V5CAN_DI</p>
<p>0 </p>
<p>0 </p>
<p> = disabled, x0</p>
<p>isabled, x0 = e</p>
<p>isabled, x0 = e</p>
<p>= disabled, x0 </p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>EY_2 </p>
<p>KEY_1</p>
<p>0 </p>
<p>0 </p>
<p>e correct order </p>
<p>and the first wo</p>
<p><b>Mode</b></p>
<p>D3 </p>
<p>3 </p>
<p>C </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>D0 </b></p>
<p>IS1 V5CAN_DIS0</p>
<p>0 </p>
<p>0 = enabled, 0x</p>
<p>nabled, 0x = e</p>
<p>nabled, 0x = e</p>
<p> = enabled, 0x </p>
<p><b>D0 </b></p>
<p>KEY_0 </p>
<p>0 </p>
<p>r to enable flash</p>
<p>ord has to be re</p>
<p><b>Restart</b></p>
<p>0xD3 </p>
<p>0x33 </p>
<p>0xCD </p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>x = enabled </p>
<p>nabled </p>
<p>nabled </p>
<p>x = enabled </p>
<p>h mode or rest</p>
<p>esent. </p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>tart the watchdo</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>37</p>
<p>og. If an </p>
<p>7 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p> </p>
<p><b> </b></p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>x08. Configura</b></p>
<p><b>D7 </b></p>
<p>0 </p>
<p>ddress 01000 </p>
<p>ead or Write re</p>
<p>ata </p>
<p>WD_MA</p>
<p>WD_MI</p>
<p><b>x09. Configura</b></p>
<p><b>D7 </b></p>
<p>  </p>
<p>0 </p>
<p>ddress 01001 </p>
<p>ead or Write re</p>
<p>ata </p>
<p>DITH_D</p>
<p>dither d</p>
<p>VALID </p>
<p> </p>
<p>EDGE [</p>
<p>value a</p>
<p>number</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>ation Register</b></p>
<p><b>D6 </b></p>
<p><b>D5 </b></p>
<p>WD_MA</p>
<p>0 </p>
<p>1 </p>
<p>egister </p>
<p>AX [D5:D3]: 3-</p>
<p><b>WD</b></p>
<p>IN [D2:D0]: 3-b</p>
<p><b>W</b></p>
<p><b>ation Register</b></p>
<p><b>D6 </b></p>
<p><b>D</b></p>
<p>  </p>
<p> </p>
<p>0 </p>
<p>0</p>
<p>egister </p>
<p>DIS [D4]: This b</p>
<p>disabled. </p>
<p>[D3:D2]: 2-bit c</p>
<p>[D1:D0]: 2-bit c</p>
<p>lso sets the mi</p>
<p>r of edge count</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>r 0: </b></p>
<p><b>D4 </b></p>
<p>X_2 WD_MAX_1 </p>
<p>0 </p>
<p>bit word to adju</p>
<p><b>D_MAX_2 </b></p>
<p><b>WD_</b></p>
<p>0 </p>
<p>f0</p>
<p> </p>
<p>0</p>
<p> </p>
<p>0</p>
<p> </p>
<p><b>1 </b></p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p>bit word to adju</p>
<p><b>D_MIN_2 </b></p>
<p><b>WD_</b></p>
<p>0 </p>
<p>0</p>
<p> </p>
<p>0</p>
<p> </p>
<p>0</p>
<p> </p>
<p><b>1 </b></p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p>1</p>
<p> </p>
<p><b>r 1: </b></p>
<p><b>5 </b></p>
<p><b>D4 </b></p>
<p>DITH_DIS </p>
<p>0 </p>
<p>0 </p>
<p>bit allows the u</p>
<p>counter to set t</p>
<p>counter to set t</p>
<p>nimum and ma</p>
<p>ts times 2ms p</p>
<p><b>EDGE_1 </b></p>
<p><b>ED</b></p>
<p><b>0 </b></p>
<p>0 </p>
<p>1 </p>
<p>1 </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>D3 </b></p>
<p>WD_MAX_0 WD</p>
<p>0 </p>
<p>ust the watchdo</p>
<p><b>_MAX_1 </b></p>
<p><b>WD_M</b></p>
<p>0 </p>
<p>0</p>
<p>0 </p>
<p>1</p>
<p>1 </p>
<p>0</p>
<p>1 </p>
<p>1</p>
<p><b>0 </b></p>
<p><b>0</b></p>
<p>0 </p>
<p>1</p>
<p>1 </p>
<p>0</p>
<p>1 </p>
<p>1</p>
<p>st the watchdo</p>
<p><b>_MIN_1 </b></p>
<p><b>WD_M</b></p>
<p>0 </p>
<p>0</p>
<p>0 </p>
<p>1</p>
<p>1 </p>
<p>0</p>
<p>1 </p>
<p>1</p>
<p><b>0 </b></p>
<p><b>0</b></p>
<p>0 </p>
<p>1</p>
<p>1 </p>
<p>0</p>
<p>1 </p>
<p>1</p>
<p><b>D3 </b></p>
<p><b>D</b></p>
<p>VALID_1 </p>
<p>VAL</p>
<p>0 </p>
<p>ser to disable t</p>
<p>the number of c</p>
<p><b>VALID_1 </b></p>
<p><b>VAL</b></p>
<p><b>0</b></p>
<p>0</p>
<p>1</p>
<p>1</p>
<p>he number of e</p>
<p>aximum nomina</p>
<p>lus the delta st</p>
<p><b>DGE_0 </b></p>
<p><b>Edge </b></p>
<p><b>Counts</b></p>
<p><b>0 </b></p>
<p><b>4</b></p>
<p>1 </p>
<p>6</p>
<p>0 </p>
<p>8</p>
<p>1 </p>
<p>10</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>D2 </b></p>
<p><b>D1</b></p>
<p>D_MIN_2 WD_MI</p>
<p>1 </p>
<p>0 </p>
<p>og maximum ti</p>
<p><b>MAX_0 </b></p>
<p><b>Maxim</b></p>
<p>0</p>
<p>+0</p>
<p>1</p>
<p>+0</p>
<p>0</p>
<p>+0</p>
<p>1</p>
<p>+0</p>
<p><b>0</b></p>
<p><b>+0</b></p>
<p>1</p>
<p>+0</p>
<p>0</p>
<p>+0</p>
<p>1</p>
<p>+0</p>
<p>og minimum tim</p>
<p><b>MIN_0 </b></p>
<p><b>Minim</b></p>
<p>0</p>
<p>‐0</p>
<p>1</p>
<p>‐0</p>
<p>0</p>
<p>‐0</p>
<p>1</p>
<p>‐0</p>
<p><b>0</b></p>
<p><b>‐0</b></p>
<p>1</p>
<p>‐0</p>
<p>0</p>
<p>‐0</p>
<p>1</p>
<p>‐0</p>
<p><b>D2 </b></p>
<p><b>D1 </b></p>
<p>LID_0 </p>
<p>EDGE_1</p>
<p>0 </p>
<p>0 </p>
<p>the dither funct</p>
<p>counts before a</p>
<p><b>LID_0 </b></p>
<p><b>Valid </b></p>
<p><b>Counts</b></p>
<p><b>0</b></p>
<p><b>2</b></p>
<p>1</p>
<p>4</p>
<p>0</p>
<p>6</p>
<p>1</p>
<p>8</p>
<p>edges to count </p>
<p>al timers. The m</p>
<p>tored in WD_M</p>
<p><b>s </b></p>
<p><b>Nominal Tim</b></p>
<p><b>8ms</b></p>
<p>12ms</p>
<p>16ms</p>
<p>20ms</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>D0 </b></p>
<p>N_1 WD_MIN_0</p>
<p>0 </p>
<p>imer set point</p>
<p><b>mum Timer </b></p>
<p>0.08ms</p>
<p>0.09ms</p>
<p>0.10ms</p>
<p>0.11ms</p>
<p><b>0.12ms</b></p>
<p>0.13ms</p>
<p>0.14ms</p>
<p>0.15ms</p>
<p>mer set point </p>
<p><b>mum Timer </b></p>
<p>0.08ms</p>
<p>0.09ms</p>
<p>0.10ms</p>
<p>0.11ms</p>
<p><b>0.12ms</b></p>
<p>0.13ms</p>
<p>0.14ms</p>
<p>0.15ms</p>
<p><b>D0 </b></p>
<p>EDGE_0 </p>
<p>0 </p>
<p>tion for the swi</p>
<p>a valid watchdo</p>
<p>t before increm</p>
<p>minimum and m</p>
<p>MIN and WD_M</p>
<p><b>mer </b></p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>WD Typical </b></p>
<p><b>Maximum Pulse</b></p>
<p>2.08ms </p>
<p>2.09ms </p>
<p>2.10ms </p>
<p>2.11ms </p>
<p><b>2.12ms </b></p>
<p>2.13ms </p>
<p>2.14ms </p>
<p>2.15ms </p>
<p><b>WD Typical </b></p>
<p><b>Minimum Pulse</b></p>
<p>1.92ms </p>
<p>1.90ms </p>
<p>1.89ms </p>
<p>1.88ms </p>
<p><b>1.86ms </b></p>
<p>1.87ms </p>
<p>1.86ms </p>
<p>1.85ms </p>
<p>itching converte</p>
<p>og signal is set</p>
<p>menting the VAL</p>
<p>maximum time</p>
<p>AX. </p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><b>e </b></p>
<p><b>e </b></p>
<p>ers, 0 = dither </p>
<p>t or reset </p>
<p>LID counter. Th</p>
<p>rs will be base</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>38</p>
<p>enabled, 1= </p>
<p>he EDGE </p>
<p>d on the </p>
<p>8 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p><b>0x</b></p>
<p> </p>
<p> </p>
<p>Ad</p>
<p>Re</p>
<p>Da</p>
<p> </p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>x0A. Verify Re</b></p>
<p><b>D7 </b></p>
<p>V5A_OV_OK </p>
<p>0 </p>
<p>ddress 01010 </p>
<p>ead register, w</p>
<p>ata </p>
<p>V5A_O</p>
<p>V5A_UV</p>
<p>V5CAN</p>
<p>V5CAN</p>
<p>3V3_OV</p>
<p>3V3_UV</p>
<p>BUCK_</p>
<p>passed</p>
<p>BUCK_</p>
<p>passed</p>
<p> </p>
<p><b>x0B. Verify Re</b></p>
<p><b>D7 </b></p>
<p> BIST_PASS </p>
<p>0 </p>
<p>ddress 01011 </p>
<p>ead register, w</p>
<p>ata </p>
<p>BIST_P</p>
<p>TSD_O</p>
<p>VREG_</p>
<p>VREG_</p>
<p>V5P_O</p>
<p>V5P_UV</p>
<p>V5B_O</p>
<p>V5B_UV</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>esult Register </b></p>
<p><b>D6 </b></p>
<p>V5A_UV_OK V5CA</p>
<p>0 </p>
<p>write 1 to clear </p>
<p>V_OK [D7]: 5V</p>
<p>V_OK [D6]: 5V</p>
<p>N_OV_OK [D5]:</p>
<p>N_UV_OK [D4]:</p>
<p>V_OK [D3]: 3.3</p>
<p>V_OK [D2]: 3.3</p>
<p>_OV_OK [D1]: S</p>
<p> </p>
<p>_UV_OK [D0]: S</p>
<p> </p>
<p><b>esult Register </b></p>
<p><b>D6 </b></p>
<p> TSD_OK </p>
<p>VREG</p>
<p>0 </p>
<p>write 1 to clear </p>
<p>PASS [D7]: Sel</p>
<p>OK [D6]: Therm</p>
<p>_OV_OK [D5]: </p>
<p>_UV_OK [D4]: P</p>
<p>V_OK [D3]: Pr</p>
<p>V_OK [D2]: Pro</p>
<p>V_OK [D1]: 5V</p>
<p>V_OK [D0]: 5V</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>0: </b></p>
<p><b>D5 </b></p>
<p>AN_OV_OK V5CAN</p>
<p>0 </p>
<p>V rail A over vo</p>
<p>V rail A under vo</p>
<p>: 5V CAN bus r</p>
<p>: 5V CAN bus r</p>
<p>3V rail over volt</p>
<p>3V rail under vo</p>
<p>Synchronous b</p>
<p>Synchronous b</p>
<p><b>1: </b></p>
<p><b>D5 </b></p>
<p><b>D4</b></p>
<p>_OV_OK </p>
<p>VREG_U</p>
<p>0 </p>
<p>0</p>
<p>f-test status, 0 </p>
<p>al shutdown ci</p>
<p>Pre-regulator v</p>
<p>Pre-regulator v</p>
<p>otected 5V rail</p>
<p>otected 5V rail </p>
<p>V rail B over vo</p>
<p>V rail B under vo</p>
<p> </p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>D4 </b></p>
<p><b>D3</b></p>
<p>N_UV_OK 3V3_OV_</p>
<p>0 </p>
<p>0 </p>
<p>ltage self-test p</p>
<p>oltage self-test</p>
<p>rail over voltag</p>
<p>rail under volta</p>
<p>tage self-test p</p>
<p>oltage self-test </p>
<p>buck adjustable</p>
<p>buck adjustable</p>
<p><b>4 </b></p>
<p><b>D3 </b></p>
<p>UV_OK</p>
<p>V5P_OV_</p>
<p>0 </p>
<p>= self-test faile</p>
<p>rcuit passed se</p>
<p>voltage rail ove</p>
<p>voltage rail und</p>
<p> over voltage s</p>
<p>under voltage </p>
<p>ltage self-test p</p>
<p>oltage self-test</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>D2 </b></p>
<p>_OK 3V3_UV_OK B</p>
<p>0 </p>
<p>passed, 0 = tes</p>
<p>t passed, 0 = te</p>
<p>e self-test pass</p>
<p>ge self-test pas</p>
<p>passed, 0 = tes</p>
<p>passed, 0 = te</p>
<p>e voltage rail ov</p>
<p>e voltage rail un</p>
<p><b>D2 </b></p>
<p>_OK </p>
<p>V5P_UV_O</p>
<p>0 </p>
<p>ed, 1 = self-test</p>
<p>elf-test, 0 = tes</p>
<p>er voltage self-t</p>
<p>er voltage self-</p>
<p>self-test passed</p>
<p>self-test passe</p>
<p>passed, 0 = tes</p>
<p>t passed, 0 = te</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>D1 </b></p>
<p>BUCK_OV_OK BUC</p>
<p>0 </p>
<p>st failed, 1 = te</p>
<p>est failed, 1 = t</p>
<p>sed, 0 = test fa</p>
<p>ssed, 0 = test f</p>
<p>st failed, 1 = tes</p>
<p>est failed, 1 = te</p>
<p>ver voltage self</p>
<p>nder voltage se</p>
<p><b>D1 </b></p>
<p>K </p>
<p>V5B_OV_OK</p>
<p>0 </p>
<p>t passed </p>
<p>st failed, 1 = tes</p>
<p>test passed, 0 =</p>
<p>-test passed, 0</p>
<p>d, 0 = test faile</p>
<p>ed, 0 = test fail</p>
<p>st failed, 1 = te</p>
<p>est failed, 1 = t</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>D0 </b></p>
<p>CK_UV_OK </p>
<p>0 </p>
<p>st passed </p>
<p>test passed </p>
<p>ailed, 1 = test p</p>
<p>failed, 1 = test </p>
<p>st passed </p>
<p>est passed </p>
<p>f-test passed, 0</p>
<p>elf-test passed,</p>
<p><b>D0 </b></p>
<p>V5B_UV_OK </p>
<p>0 </p>
<p>st passed </p>
<p>= test failed, 1 </p>
<p>0 = test failed, 1</p>
<p>d, 1 = test pass</p>
<p>ed, 1 = test pa</p>
<p>st passed </p>
<p>test passed </p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>passed </p>
<p>passed </p>
<p>0 = test failed, </p>
<p>, 0 = test failed</p>
<p>= test passed</p>
<p>1 = test passed</p>
<p>sed </p>
<p>ssed </p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>39</p>
<p>1 = test </p>
<p>d, 1 = test </p>
<p>d </p>
<p>9 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p>The</p>
<p>sele</p>
<p><b>Set</b></p>
<p>This</p>
<p>pre-</p>
<p>diod</p>
<p>will </p>
<p><b> </b></p>
<p><b>Cha</b></p>
<p>The</p>
<p>from</p>
<p>CP1</p>
<p>cera</p>
<p>ratin</p>
<p> </p>
<p><b>PW</b></p>
<p>The</p>
<p>nom</p>
<p>that</p>
<p>36V</p>
<p>to 1</p>
<p>volt</p>
<p> </p>
<p> </p>
<p> </p>
<p><b>Pre</b></p>
<p>For </p>
<p>will </p>
<p>with</p>
<p>slop</p>
<p>it’s </p>
<p>of th</p>
<p>slop</p>
<p> </p>
<p>Equ</p>
<p>outp</p>
<p>com</p>
<p>tabl</p>
<p><b>Typical Switching Frequency (MHz)</b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p>e following sect</p>
<p>ection procedu</p>
<p><b>tting up the Pr</b></p>
<p>s section discu</p>
<p>-regulator. It co</p>
<p>des, boost MOS</p>
<p>also cover soft</p>
<p><b>arge Pump Ca</b></p>
<p>e charge pump </p>
<p>m pin VCP to V</p>
<p>1 and CP2  The</p>
<p>amic capacitor</p>
<p>ng of at least 1</p>
<p><b>WM Switching F</b></p>
<p>e switching freq</p>
<p>minal. The A44</p>
<p>t starts when V</p>
<p>V the switching </p>
<p>MHz typical. T</p>
<p>tage above 18V</p>
<p><i>f</i></p>
<p><i>SW</i></p>
<p><b>Figure 9. Typi</b></p>
<p><b>e-Regulator Ou</b></p>
<p>peak current m</p>
<p>become unsta</p>
<p>hout adequate </p>
<p>pe compensatio</p>
<p>important to ca</p>
<p>he inductor cur</p>
<p>pe compensatio</p>
<p>uations 2 can b</p>
<p>put inductor for</p>
<p>mpensation can</p>
<p>e, and V</p>
<p>F</p>
<p> is th</p>
<p>1</p>
<p>1.2</p>
<p>1.4</p>
<p>1.6</p>
<p>1.8</p>
<p>2</p>
<p>2.2</p>
<p>0</p>
<p>5</p>
<p><b>yp ca S</b></p>
<p><b>tc</b></p>
<p><b>g</b></p>
<p><b>eque cy (</b></p>
<p><b>)</b></p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>tion briefly desc</p>
<p>re for the A441</p>
<p><b>re Regulator </b></p>
<p>sses the comp</p>
<p>overs the charg</p>
<p>SFET, and inp</p>
<p>t start and loop</p>
<p><b>apacitors </b></p>
<p>requires two c</p>
<p>VIN and 0.22µF</p>
<p>ese capacitors</p>
<p>, such as an X5</p>
<p>6V. </p>
<p><b>Frequency </b></p>
<p>quency of the A</p>
<p>12 includes a f</p>
<p>VIN is greater th</p>
<p>frequency will </p>
<p>The switching fr</p>
<p>V and below 36</p>
<p>18</p>
<p>2</p>
<p>.</p>
<p>1</p>
<p>4</p>
<p>.</p>
<p>3</p>
<p></p>
<p></p>
<p></p>
<p><b>ical Switching</b></p>
<p><b>Volta</b></p>
<p><b>utput Inductor</b></p>
<p>mode control it </p>
<p>able when the d</p>
<p>Slope Compen</p>
<p>on in the A4412</p>
<p>alculate an indu</p>
<p>rrent (S</p>
<p>F</p>
<p>) will w</p>
<p>on. </p>
<p>be used to calcu</p>
<p>r the buck-boos</p>
<p>n be found in th</p>
<p>e asynchronou</p>
<p>10</p>
<p>15</p>
<p><b>Input V</b></p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>cribes the com</p>
<p>2. </p>
<p>ponent selection</p>
<p>ge pump circuit</p>
<p>ut and output c</p>
<p>p compensation</p>
<p>capacitors: a 1µ</p>
<p>F connected be</p>
<p> should be a h</p>
<p>5R or X7R, wit</p>
<p>A4412 is fixed a</p>
<p>frequency foldb</p>
<p>han 18V. Betwe</p>
<p>foldback from </p>
<p>requency for a </p>
<p>6V is </p>
<p>(<i>MHz</i></p>
<p><i>VIN</i></p>
<p></p>
<p><b>g Frequency v</b></p>
<p><b>age </b></p>
<p><b>r (L1) </b></p>
<p>is well known </p>
<p>duty cycle is ab</p>
<p>nsation (S</p>
<p>E</p>
<p>).  H</p>
<p>2 is a fixed val</p>
<p>uctor value so t</p>
<p>work well with th</p>
<p>ulate a range o</p>
<p>st.  In equation</p>
<p>he electrical cha</p>
<p>us diodes forwa</p>
<p>20</p>
<p>25</p>
<p>3</p>
<p><b>Voltage (V)</b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>APP</b></p>
<p>ponent </p>
<p>n for the A4412</p>
<p>t, inductor, </p>
<p>capacitors. It </p>
<p>n. </p>
<p>µF connected </p>
<p>tween pins </p>
<p>igh-quality </p>
<p>h a voltage </p>
<p>at 2.2MHz </p>
<p>back scheme </p>
<p>een 18V and </p>
<p>2.2MHz typica</p>
<p>given input </p>
<p>)</p>
<p><i>z</i></p>
<p> </p>
<p>(1</p>
<p><b>ersus Input </b></p>
<p>that the system</p>
<p>bove 50% </p>
<p>However, the </p>
<p>ue.  Therefore,</p>
<p>the falling slope</p>
<p>he A4412’s </p>
<p>of values for the</p>
<p> 2, slope </p>
<p>aracteristic </p>
<p>ard voltage. </p>
<p>30</p>
<p>35</p>
<p>40</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>PLICATIONS</b></p>
<p><b> </b></p>
<p>2 </p>
<p>al </p>
<p>) </p>
<p> </p>
<p>m </p>
<p>, </p>
<p>e </p>
<p>e </p>
<p> </p>
<p> </p>
<p>If eq</p>
<p>valu</p>
<p>The </p>
<p>toler</p>
<p> </p>
<p>Due</p>
<p>regu</p>
<p>per f</p>
<p><b>F</b></p>
<p> </p>
<p>The </p>
<p>curr</p>
<p>equa</p>
<p>such</p>
<p>volta</p>
<p>  </p>
<p> </p>
<p>Afte</p>
<p>over</p>
<p>shou</p>
<p>shou</p>
<p>whe</p>
<p>volta</p>
<p> </p>
<p>Indu</p>
<p>buck</p>
<p> </p>
<p><b>Inductor Peak Current (A)</b></p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>S </b></p>
<p>S</p>
<p>E1</p>
<p> is in A/</p>
<p>1</p>
<p>(</p>
<p><i>E</i></p>
<p><i>S</i></p>
<p><i>VREG</i></p>
<p></p>
<p>quations 2 yield</p>
<p>ue then the nex</p>
<p> final inductor v</p>
<p>rance and 20%</p>
<p>e to topology an</p>
<p>ulator the induc</p>
<p>figure 10 below</p>
<p><b>igure 10. Typi</b></p>
<p><b>Voltage for 0.</b></p>
<p> inductor shou</p>
<p>rent during ove</p>
<p>ation 3 V</p>
<p>IN,MAX</p>
<p>h as 16V, and V</p>
<p>age. </p>
<p>4</p>
<p>1</p>
<p><i>PEAK</i></p>
<p><i>I</i></p>
<p></p>
<p>er an inductor is</p>
<p>rload and short</p>
<p>uld be monitore</p>
<p>uld sure the ind</p>
<p>en the output is</p>
<p>age and the hig</p>
<p>uctor ripple cur</p>
<p>k mode and eq</p>
<p><i>L</i></p>
<p><i>I</i></p>
<p></p>
<p>0</p>
<p>0.2</p>
<p>0.4</p>
<p>0.6</p>
<p>0.8</p>
<p>1</p>
<p>1.2</p>
<p>1.4</p>
<p>1.6</p>
<p>1.8</p>
<p>2</p>
<p>0</p>
<p>5</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p> </p>
<p>/µs, f</p>
<p>SW</p>
<p> is in kH</p>
<p>L1</p>
<p>)</p>
<p><i>F</i></p>
<p><i>V</i></p>
<p></p>
<p></p>
<p></p>
<p>d an inductor va</p>
<p>xt closest availa</p>
<p>value should a</p>
<p>% − 30% for ind</p>
<p>nd frequency s</p>
<p>ctor ripple curre</p>
<p>w. </p>
<p><b>ical Peak Indu</b></p>
<p><b>8A Output Cu</b></p>
<p>ld not saturate </p>
<p>rload. Equation</p>
<p>is the maximu</p>
<p>V</p>
<p>F</p>
<p> is the async</p>
<p>9</p>
<p>.</p>
<p>0</p>
<p>6</p>
<p>.</p>
<p>4</p>
<p><i>E</i></p>
<p><i>f</i></p>
<p><i>S</i></p>
<p><i>A</i></p>
<p></p>
<p></p>
<p>s chosen it sho</p>
<p>t circuit conditio</p>
<p>ed using a curr</p>
<p>ductor or the re</p>
<p>s shorted to gro</p>
<p>ghest expected</p>
<p>rent can be ca</p>
<p>quation 5 for bu</p>
<p><i>SW</i></p>
<p><i>IN</i></p>
<p><i>L</i></p>
<p><i>f</i></p>
<p><i>VR</i></p>
<p><i>V</i></p>
<p></p>
<p></p>
<p>(</p>
<p>1</p>
<p>10</p>
<p>15</p>
<p><b>Input V</b></p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p>Hz, and L will b</p>
<p>1</p>
<p>(</p>
<p>2</p>
<p><i>E</i></p>
<p><i>S</i></p>
<p><i>VREG</i></p>
<p></p>
<p></p>
<p>alue that is not</p>
<p>able value shou</p>
<p>llow for 10% − </p>
<p>ductor saturatio</p>
<p>witching of the</p>
<p>ent varies with </p>
<p><b>uctor Current v</b></p>
<p><b>urrent and 10u</b></p>
<p>given the peak</p>
<p>n 3 calculates t</p>
<p>m continuous i</p>
<p>chronous diode</p>
<p>(</p>
<p>(</p>
<p>,</p>
<p>1</p>
<p><i>MA</i></p>
<p><i>IN</i></p>
<p><i>SW</i></p>
<p><i>E</i></p>
<p><i>V</i></p>
<p><i>f</i></p>
<p><i>VREG</i></p>
<p></p>
<p></p>
<p></p>
<p>ould be tested d</p>
<p>ons.  The induc</p>
<p>rent probe.  A g</p>
<p>egulator are no</p>
<p>ound at maximu</p>
<p>d ambient temp</p>
<p>lculated using </p>
<p>uck-boost mode</p>
<p><i>IN</i></p>
<p><i>V</i></p>
<p><i>L</i></p>
<p><i>VREG</i></p>
<p><i>REG</i></p>
<p></p>
<p></p>
<p></p>
<p>1</p>
<p>)</p>
<p>20</p>
<p>25</p>
<p>30</p>
<p><b>Voltage (V)</b></p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>40</p>
<p>be in µH </p>
<p>)</p>
<p><i>F</i></p>
<p><i>V</i></p>
<p></p>
<p> </p>
<p>(2</p>
<p>t a standard </p>
<p>uld be used.  </p>
<p>20% of initial </p>
<p>on. </p>
<p>e A4412 pre-</p>
<p>input voltage </p>
<p><b>versus Input </b></p>
<p><b>uH Inductor </b></p>
<p>k operating </p>
<p>this current.  In</p>
<p>input voltage, </p>
<p>es forward </p>
<p>)</p>
<p>)</p>
<p><i>F</i></p>
<p><i>AX</i></p>
<p><i>F</i></p>
<p><i>V</i></p>
<p><i>V</i></p>
<p></p>
<p></p>
<p> </p>
<p>(3</p>
<p>during output </p>
<p>ctor current </p>
<p>good design </p>
<p>ot damaged </p>
<p>um input </p>
<p>perature. </p>
<p>equation 4, for</p>
<p>e. </p>
<p><i>G</i></p>
<p> </p>
<p>(4</p>
<p>0</p>
<p>35</p>
<p>40</p>
<p>0 </p>
<p>) </p>
<p> </p>
<p>n </p>
<p>) </p>
<p>) </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p> </p>
<p> </p>
<p><b>Pre</b></p>
<p>The</p>
<p>acc</p>
<p>help</p>
<p>volt</p>
<p>volt</p>
<p> </p>
<p>The</p>
<p>cap</p>
<p> </p>
<p> </p>
<p> </p>
<p>The</p>
<p>equ</p>
<p>ESR</p>
<p>ripp</p>
<p> </p>
<p> </p>
<p> </p>
<p>To r</p>
<p>cap</p>
<p>indu</p>
<p>incr</p>
<p> </p>
<p>The</p>
<p>num</p>
<p>the </p>
<p>tran</p>
<p>add</p>
<p>cap</p>
<p>outp</p>
<p> </p>
<p> </p>
<p> </p>
<p>Afte</p>
<p>from</p>
<p>on t</p>
<p>outp</p>
<p>the </p>
<p> </p>
<p>The</p>
<p>volt</p>
<p>loop</p>
<p>resu</p>
<p>How</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p><b>e-Regulator Ou</b></p>
<p>e output capaci</p>
<p>ceptable level o</p>
<p>p maintain volta</p>
<p>tage rating of th</p>
<p>tage with suffic</p>
<p>e output voltage</p>
<p>pacitors parame</p>
<p><i>V</i></p>
<p><i>O</i></p>
<p></p>
<p>e type of output</p>
<p>uation 6 are dom</p>
<p>R</p>
<p>CO</p>
<p> and ESL</p>
<p>CO</p>
<p>ple will be domi</p>
<p></p>
<p>reduce the volt</p>
<p>pacitors simply </p>
<p>uctor current rip</p>
<p>rease the switc</p>
<p>e transient resp</p>
<p>mber and type o</p>
<p>ESR of the ou</p>
<p>nsient response</p>
<p>ding more capa</p>
<p>pacitors. At the </p>
<p>put voltage will</p>
<p><i>VREG</i></p>
<p></p>
<p>er the load tran</p>
<p>m its nominal va</p>
<p>the system ban</p>
<p>put capacitance</p>
<p>output voltage</p>
<p>e speed at whic</p>
<p>tage back to its</p>
<p>p bandwidth of </p>
<p>ults in a shorte</p>
<p>wever, a higher</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>/</p>
<p><i>f</i></p>
<p><i>V</i></p>
<p><i>I</i></p>
<p><i>IN</i></p>
<p><i>B</i></p>
<p><i>B</i></p>
<p></p>
<p></p>
<p><b>utput Capacito</b></p>
<p>tors filter the o</p>
<p>of ripple voltage</p>
<p>age regulation </p>
<p>he output capa</p>
<p>ient design ma</p>
<p>e ripple (∆V</p>
<p>OUT</p>
<p>eters:  Co, ESR</p>
<p><i>f</i></p>
<p><i>I</i></p>
<p><i>L</i></p>
<p><i>V</i></p>
<p><i>R</i></p>
<p><i>V</i></p>
<p><i>E</i></p>
<p><i>I</i></p>
<p><i>V</i></p>
<p><i>SW</i></p>
<p><i>L</i></p>
<p><i>IN</i></p>
<p><i>L</i></p>
<p><i>OUT</i></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>8</p>
<p>1</p>
<p>1</p>
<p>1</p>
<p>t capacitors wil</p>
<p>minant.  For ce</p>
<p>O</p>
<p> are virtually z</p>
<p>nated by the th</p>
<p><i>VREG</i></p>
<p></p>
<p></p>
<p></p>
<p>8</p>
<p>tage ripple of a</p>
<p>increase the to</p>
<p>pple (i.e. increa</p>
<p>ching frequency</p>
<p>ponse of the reg</p>
<p>of output capac</p>
<p>tput capacitanc</p>
<p>e. The ESR can</p>
<p>acitors in paralle</p>
<p>instant of a fas</p>
<p> change by the</p>
<p><i>LOAD</i></p>
<p><i>I</i></p>
<p><i>G</i></p>
<p></p>
<p></p>
<p></p>
<p>sient occurs, th</p>
<p>alue for a short</p>
<p>ndwidth, the ou</p>
<p>e.  Eventually, </p>
<p> back to its nom</p>
<p>ch the error am</p>
<p>s set point will d</p>
<p>the system.  A</p>
<p>r time to return</p>
<p>r bandwidth sys</p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>1</p>
<p><i>L</i></p>
<p><i>f</i></p>
<p><i>D</i></p>
<p><i>SW</i></p>
<p><i>BOOST</i></p>
<p><i>N</i></p>
<p></p>
<p></p>
<p> </p>
<p><b>ors </b></p>
<p>utput voltage to</p>
<p>e. They also sto</p>
<p>during a load t</p>
<p>citors must sup</p>
<p>argin. </p>
<p>T</p>
<p>) is a function o</p>
<p>R</p>
<p>Co</p>
<p>, ESL</p>
<p>Co</p>
<p>. </p>
<p><i>Co</i></p>
<p><i>ESL</i></p>
<p><i>REG</i></p>
<p><i>ESR</i></p>
<p><i>CO</i></p>
<p><i>CO</i></p>
<p></p>
<p></p>
<p></p>
<p>l determine wh</p>
<p>eramic output c</p>
<p>zero so the outp</p>
<p>hird term of equ</p>
<p><i>Co</i></p>
<p><i>f</i></p>
<p><i>I</i></p>
<p><i>SW</i></p>
<p><i>L</i></p>
<p></p>
<p></p>
<p></p>
<p>1</p>
<p> </p>
<p>a design using c</p>
<p>otal capacitanc</p>
<p>ase the inducto</p>
<p>y. </p>
<p>gulator depend</p>
<p>citors. In gener</p>
<p>ce will result in </p>
<p>n be minimized</p>
<p>el or by using h</p>
<p>st load transien</p>
<p>e amount </p>
<p><i>CO</i></p>
<p><i>E</i></p>
<p><i>dt</i></p>
<p><i>di</i></p>
<p><i>ESR</i></p>
<p></p>
<p>he output volta</p>
<p>t time. This tim</p>
<p>utput inductor v</p>
<p>the error ampl</p>
<p>minal value. </p>
<p>mplifier will bring</p>
<p>depend mainly </p>
<p>A higher bandw</p>
<p>n to the nomina</p>
<p>stem may be m</p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p>(5</p>
<p>o provide an </p>
<p>ore energy to </p>
<p>transient.  The </p>
<p>pport the outpu</p>
<p>of the output </p>
<p><i>O</i></p>
<p></p>
<p> </p>
<p>(6</p>
<p>hich terms of </p>
<p>capacitors the </p>
<p>put voltage </p>
<p>uation 6. </p>
<p>(7</p>
<p>ceramic output</p>
<p>e, reduce the </p>
<p>or value), or </p>
<p>ds on the </p>
<p>ral, minimizing </p>
<p>a better </p>
<p>d by simply </p>
<p>higher quality </p>
<p>nt (di/dt), the </p>
<p><i>CO</i></p>
<p><i>ESL</i></p>
<p> </p>
<p>(8</p>
<p>age will deviate </p>
<p>me will depend </p>
<p>value, and </p>
<p>ifier will bring </p>
<p>g the output </p>
<p>on the closed-</p>
<p>width usually </p>
<p>al voltage.  </p>
<p>more difficult to</p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>5) </p>
<p>ut </p>
<p>6) </p>
<p>7) </p>
<p>t </p>
<p>8) </p>
<p>-</p>
<p> </p>
<p>obta</p>
<p>com</p>
<p>deta</p>
<p>shee</p>
<p> </p>
<p><b>Cera</b></p>
<p>The </p>
<p>the V</p>
<p>Equ</p>
<p>capa</p>
<p> </p>
<p> </p>
<p>Whe</p>
<p>regu</p>
<p> </p>
<p>Whe</p>
<p>outp</p>
<p>VRE</p>
<p>I</p>
<p>SYNC</p>
<p>of th</p>
<p> </p>
<p>A go</p>
<p>capa</p>
<p>the c</p>
<p>capa</p>
<p>vers</p>
<p>capa</p>
<p>sma</p>
<p>affor</p>
<p> </p>
<p>Also</p>
<p>add </p>
<p>anod</p>
<p> </p>
<p><b>Buc</b></p>
<p>The </p>
<p>occu</p>
<p>3 ca</p>
<p> </p>
<p>The </p>
<p>occu</p>
<p>D</p>
<p>BUC</p>
<p> </p>
<p> </p>
<p>Whe</p>
<p> </p>
<p><b>Boo</b></p>
<p>The </p>
<p>VIN </p>
<p>their</p>
<p>resp</p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p>ain acceptable </p>
<p>mpensation com</p>
<p>ail in the Comp</p>
<p>et. </p>
<p><b>amic Input Ca</b></p>
<p> ceramic input </p>
<p>V</p>
<p>IN</p>
<p> pin to a rela</p>
<p>ation 9 can be </p>
<p>acitance, </p>
<p><i>C</i></p>
<p>ere I</p>
<p>VREG,MAX</p>
<p> is </p>
<p>ulator, </p>
<p><i>I</i></p>
<p><i>I</i></p>
<p><i>LINEAR</i></p>
<p><i>MAX</i></p>
<p><i>VREG</i>,</p>
<p></p>
<p></p>
<p>ere I</p>
<p>LINEAR</p>
<p> is the</p>
<p>put currents, I</p>
<p>AU</p>
<p>EG output to po</p>
<p>C_BUCK</p>
<p> and V</p>
<p>SY</p>
<p>he synchronous</p>
<p>ood design sho</p>
<p>acitor – as the </p>
<p>capacitance va</p>
<p>acitors should </p>
<p>sus both DC bia</p>
<p>acitors, the DC</p>
<p>aller case sizes</p>
<p>rdable case siz</p>
<p>o for improved </p>
<p>smaller sized </p>
<p>de. Use a 0.1u</p>
<p><b>ck-Boost Asyn</b></p>
<p> highest peak c</p>
<p>urs during over</p>
<p>an be used to c</p>
<p> highest averag</p>
<p>urs when VIN i</p>
<p>CK</p>
<p>=minimum (1</p>
<p>ere I</p>
<p>VREG,MAX</p>
<p> is </p>
<p><b>ost MOSFET (Q</b></p>
<p> RMS current i</p>
<p>is at its minimu</p>
<p>r maximum dut</p>
<p>pectively), </p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>gain and phas</p>
<p>mponents (R</p>
<p>Z</p>
<p>, C</p>
<p>ensation Comp</p>
<p><b>apacitors </b></p>
<p>capacitor(s) m</p>
<p>atively low volt</p>
<p> used to calcul</p>
<p><i>f</i></p>
<p><i>I</i></p>
<p><i>C</i></p>
<p><i>M</i></p>
<p><i>VREG</i></p>
<p><i>IN</i></p>
<p>90</p>
<p>.</p>
<p>0</p>
<p>,</p>
<p></p>
<p></p>
<p>the maximum </p>
<p><i>V</i></p>
<p><i>I</i></p>
<p><i>S</i></p>
<p><i>AUX</i></p>
<p>7</p>
<p>.</p>
<p>6</p>
<p></p>
<p></p>
<p></p>
<p>e sum of all the</p>
<p>UX</p>
<p> is any extra </p>
<p>ower other dev</p>
<p>YNC_BUCK</p>
<p> are the</p>
<p>s buck convert</p>
<p>ould consider th</p>
<p>applied voltage</p>
<p>alue decreases</p>
<p>be the primary</p>
<p>as and tempera</p>
<p>C bias effect is e</p>
<p>s so a good des</p>
<p>ze. </p>
<p>noise performa</p>
<p>capacitors clos</p>
<p>uF, 0603 capac</p>
<p><b>nchronous Dio</b></p>
<p>current in the a</p>
<p>rload and is lim</p>
<p>calculate this cu</p>
<p>ge current in th</p>
<p>s at its maximu</p>
<p>10%), </p>
<p><i>AVG</i></p>
<p><i>I</i></p>
<p>9</p>
<p>.</p>
<p>0</p>
<p></p>
<p></p>
<p>calculated usi</p>
<p><b>Q1) </b></p>
<p>in the boost MO</p>
<p>um and both th</p>
<p>ty cycles (appr</p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p>e margins.  Se</p>
<p>C</p>
<p>Z</p>
<p>, C</p>
<p>P</p>
<p>) are dis</p>
<p>ponents sectio</p>
<p>must limit the vo</p>
<p>tage during ma</p>
<p>late the minimu</p>
<p><i>mV</i></p>
<p><i>f</i></p>
<p><i>SW</i></p>
<p><i>MAX</i></p>
<p>50</p>
<p>25</p>
<p>.</p>
<p>0</p>
<p></p>
<p></p>
<p>current from th</p>
<p><i>V</i></p>
<p><i>I</i></p>
<p><i>BUCK</i></p>
<p><i>SYNC</i></p>
<p><i>BUCK</i></p>
<p><i>SYNC</i></p>
<p>_</p>
<p>_</p>
<p></p>
<p>e internal linea</p>
<p>current drawn </p>
<p>vices external to</p>
<p>e output curren</p>
<p>ter. </p>
<p>he dc-bias effe</p>
<p>e approaches t</p>
<p>s.  The X5R an</p>
<p>y choices due to</p>
<p>ature.  For all c</p>
<p>even more pro</p>
<p>sign will use th</p>
<p>ance it is recom</p>
<p>se to the input </p>
<p>citor </p>
<p><b>ode (D1) </b></p>
<p>asynchronous d</p>
<p>mited by the A4</p>
<p>urrent. </p>
<p>he asynchrono</p>
<p>um, D</p>
<p>BOOST</p>
<p>=0%</p>
<p><i>MAX</i></p>
<p><i>VREG</i></p>
<p><i>I</i></p>
<p>,</p>
<p></p>
<p>ng equation 10</p>
<p>OSFET (Q1) oc</p>
<p>he buck and bo</p>
<p>roximately 64%</p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>41</p>
<p>election of the </p>
<p>cussed in more</p>
<p>n of this data </p>
<p>oltage ripple at </p>
<p>aximum load.  </p>
<p>um input </p>
<p> </p>
<p>(9</p>
<p>he pre-</p>
<p><i>mA</i></p>
<p>20</p>
<p></p>
<p>  (10</p>
<p>r regulators </p>
<p>from the </p>
<p>o the A4412. </p>
<p>nt and voltage </p>
<p>ect on a cerami</p>
<p>the rated value</p>
<p>d X7R type </p>
<p>o their stability </p>
<p>ceramic </p>
<p>onounced on </p>
<p>e largest </p>
<p>mmended to </p>
<p>pin and the D1</p>
<p>diode (D1) </p>
<p>412. Equation </p>
<p>us diode </p>
<p>%, and </p>
<p>(11</p>
<p>0. </p>
<p>ccurs when </p>
<p>oost operate at </p>
<p>% and 58%, </p>
<p>1 </p>
<p>e </p>
<p>) </p>
<p>) </p>
<p>c </p>
<p>e, </p>
<p> </p>
<p>) </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p> </p>
<p>Whe</p>
<p>resp</p>
<p><b> </b></p>
<p><b>Boo</b></p>
<p>In b</p>
<p>How</p>
<p>may</p>
<p>the </p>
<p>sim</p>
<p> </p>
<p><b>Pre</b></p>
<p>The</p>
<p>by t</p>
<p> </p>
<p>If th</p>
<p>star</p>
<p>puls</p>
<p>the </p>
<p>add</p>
<p>(I</p>
<p>CO</p>
<p>thre</p>
<p> </p>
<p> </p>
<p>To a</p>
<p>time</p>
<p> </p>
<p> </p>
<p> </p>
<p>Wh</p>
<p>e</p>
<p>cap</p>
<p>the </p>
<p>I</p>
<p>CO</p>
<p> </p>
<p>and</p>
<p>trigg</p>
<p>0.1A</p>
<p> </p>
<p>The</p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p></p>
<p>,</p>
<p>1</p>
<p><i>BOOST</i></p>
<p><i>RMS</i></p>
<p><i>Q</i></p>
<p><i>D</i></p>
<p><i>I</i></p>
<p>ere I</p>
<p>PK,B/B</p>
<p> and ∆</p>
<p>pectively. </p>
<p><b>ost Diode (D2)</b></p>
<p>buck mode this </p>
<p>wever, in buck </p>
<p>y increase quite</p>
<p>value calculate</p>
<p>ply the output c</p>
<p><b>e-Regulator So</b></p>
<p>e soft start time</p>
<p>the value of the</p>
<p>he A4412 is sta</p>
<p>rt time may cau</p>
<p>se over current</p>
<p>full load curren</p>
<p>ditional current </p>
<p>O</p>
<p>=C</p>
<p>O</p>
<p> x V</p>
<p>OUT</p>
<p> / t</p>
<p>S</p>
<p>eshold, as show</p>
<p><b>Figure 11:</b></p>
<p>avoid prematur</p>
<p>e, t</p>
<p>SS1</p>
<p>, should b</p>
<p>ere V</p>
<p>OUT</p>
<p> is the</p>
<p>pacitance, I</p>
<p>CO</p>
<p> is</p>
<p>output capacit</p>
<p>&lt; 0.3A).  Highe</p>
<p>d lower values o</p>
<p>gered.  We rec</p>
<p>A and increasin</p>
<p>en C</p>
<p>SS1</p>
<p> can be </p>
<p>I</p>
<p>LIM</p>
<p>I</p>
<p>LOAD</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>/</p>
<p>,</p>
<p><i>B</i></p>
<p><i>B</i></p>
<p><i>PK</i></p>
<p><i>T</i></p>
<p><i>I</i></p>
<p> </p>
<p>∆I</p>
<p>B/B</p>
<p> are derive</p>
<p><b>) </b></p>
<p>diode will simp</p>
<p>boost mode th</p>
<p>e a bit. The A4</p>
<p>ed using equat</p>
<p>current </p>
<p><b>oft Start and H</b></p>
<p>e of the buck-bo</p>
<p>e capacitance a</p>
<p>arting into a ver</p>
<p>use the regulato</p>
<p>t threshold. Thi</p>
<p>nt, the inductor</p>
<p>required to cha</p>
<p>SS</p>
<p>) is higher tha</p>
<p>wn in figure 11.</p>
<p> </p>
<p><b> Output curre</b></p>
<p>rely triggering h</p>
<p>be calculated a</p>
<p><i>SS</i></p>
<p><i>VRE</i></p>
<p><i>t</i></p>
<p></p>
<p>1</p>
<p>e output voltage</p>
<p>s the amount o</p>
<p>ance during so</p>
<p>er values of I</p>
<p>CO</p>
<p>of I</p>
<p>CO</p>
<p> insure th</p>
<p>commend starti</p>
<p>ng it only if the </p>
<p>selected base</p>
<p>M</p>
<p> </p>
<p>D</p>
<p> </p>
<p>t</p>
<p>SS</p>
<p> </p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>2</p>
<p>2</p>
<p>/<i> B</i></p>
<p><i>B</i></p>
<p><i>I</i></p>
<p>ed using equat</p>
<p>ply conduct the</p>
<p>e peak current</p>
<p>4412 limits the p</p>
<p>tion 4. The ave</p>
<p><b>Hiccup Mode T</b></p>
<p>oost converter </p>
<p>at the soft start</p>
<p>ry heavy load a</p>
<p>or to exceed th</p>
<p>is occurs becau</p>
<p>r ripple current,</p>
<p>arge the output</p>
<p>an the pulse-by</p>
<p>. </p>
<p><b>nt (I</b></p>
<p><b>CO</b></p>
<p><b>) during</b></p>
<p>hiccup mode th</p>
<p>according to eq</p>
<p><i>CO</i></p>
<p><i>I</i></p>
<p><i>Co</i></p>
<p><i>EG</i></p>
<p></p>
<p> </p>
<p>e, C</p>
<p>OUT</p>
<p> is the o</p>
<p>f current allowe</p>
<p>oft start (recom</p>
<p>O</p>
<p> result in faste</p>
<p>at hiccup mode</p>
<p>ng the design w</p>
<p>soft start time </p>
<p>d on equation </p>
<p>Outp</p>
<p>capac</p>
<p>curren</p>
<p>} </p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>12</p>
<p>/<i> B</i></p>
<p><i>B</i></p>
<p><i>I</i></p>
<p> </p>
<p>(12</p>
<p>ions 3 and 5, </p>
<p>e output current</p>
<p>ts in this diode </p>
<p>peak current to</p>
<p>rage current is</p>
<p><b>Timing (C</b></p>
<p><b>SS1</b></p>
<p><b>) </b></p>
<p>is determined </p>
<p>t pin, C</p>
<p>SS1</p>
<p>. </p>
<p>a very fast soft </p>
<p>he pulse-by-</p>
<p>use the total of</p>
<p> and the </p>
<p>t capacitors </p>
<p>y-pulse current</p>
<p> </p>
<p><b>g startup </b></p>
<p>he soft start </p>
<p>quation 13, </p>
<p>(13</p>
<p>output </p>
<p>ed to charge </p>
<p>mend 0.1A &lt; </p>
<p>r soft start time</p>
<p>e is not falsely </p>
<p>with an I</p>
<p>CO</p>
<p> of </p>
<p>is too slow.  </p>
<p>14, </p>
<p>put </p>
<p>citor </p>
<p>nt, I</p>
<p>CO</p>
<p> </p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>2) </p>
<p>t.  </p>
<p>o </p>
<p> </p>
<p>f </p>
<p>t </p>
<p>3) </p>
<p>e </p>
<p>If a n</p>
<p>next</p>
<p> </p>
<p>The </p>
<p>char</p>
<p>swit</p>
<p>soft </p>
<p>(VSS</p>
<p>usin</p>
<p> </p>
<p> </p>
<p>Whe</p>
<p>sets</p>
<p>pin c</p>
<p>disc</p>
<p>attem</p>
<p> </p>
<p><b>Pre-</b></p>
<p>Alth</p>
<p>inpu</p>
<p>look</p>
<p>equa</p>
<p>com</p>
<p> </p>
<p>First</p>
<p>our f</p>
<p>cros</p>
<p>Sinc</p>
<p>limit</p>
<p>cros</p>
<p>syst</p>
<p>The </p>
<p>over</p>
<p>simp</p>
<p> </p>
<p> </p>
<p>The </p>
<p>loca</p>
<p>no lo</p>
<p>to m</p>
<p>capa</p>
<p> </p>
<p>Dete</p>
<p>requ</p>
<p>is lo</p>
<p>follo</p>
<p> </p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p>non-standard c</p>
<p>t larger value s</p>
<p> voltage at the </p>
<p>rged by the sof</p>
<p>ching will not b</p>
<p>start pin must </p>
<p>S1</p>
<p>OFFS</p>
<p>). The s</p>
<p>ng equation 13,</p>
<p><i>SS</i></p>
<p><i>t</i></p>
<p>,</p>
<p>1</p>
<p>en the A4412 is</p>
<p>s the hiccup pe</p>
<p>charges the so</p>
<p>charges the sam</p>
<p>mpts. </p>
<p><b>-Regulator Co</b></p>
<p>ough the A441</p>
<p>ut voltages it st</p>
<p>king at the cont</p>
<p>ations can be u</p>
<p>mponents. </p>
<p>tly we need to </p>
<p>final system. W</p>
<p>ss over is really</p>
<p>ce we are using</p>
<p>ted to the amou</p>
<p>ss over frequen</p>
<p>tem phase will </p>
<p> R</p>
<p>Z</p>
<p> selection is</p>
<p>r frequency and</p>
<p>plified equation</p>
<p><i>R</i></p>
<p> series capacit</p>
<p>ation of the com</p>
<p>ower than ¼ th</p>
<p>minimum value.</p>
<p>acitor value. </p>
<p>ermine if the se</p>
<p>uired. It is requ</p>
<p>ocated at less th</p>
<p>owing relationsh</p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>1</p>
<p><i>SS</i></p>
<p><i>ISS</i></p>
<p><i>C</i></p>
<p></p>
<p>capacitor value</p>
<p>should be used</p>
<p>soft start pin w</p>
<p>ft start current,</p>
<p>begin instantly </p>
<p>rise above the</p>
<p>oft start delay </p>
<p>, </p>
<p></p>
<p><i>SS</i></p>
<p><i>DELAY</i></p>
<p><i>C</i></p>
<p>1</p>
<p>,</p>
<p>s in hiccup mod</p>
<p>riod.  During a </p>
<p>oft start capacit</p>
<p>me capacitor w</p>
<p><b>ompensation C</b></p>
<p>12 can operate </p>
<p>ill can be cons</p>
<p>trol loop. With t</p>
<p>used to calcula</p>
<p>select the targ</p>
<p>While we are sw</p>
<p>y governed by t</p>
<p>g a type II com</p>
<p>unt of phase w</p>
<p>ncy, f</p>
<p>C</p>
<p>, in the re</p>
<p>drop off at high</p>
<p>s based on the</p>
<p>d can be calcu</p>
<p>n. </p>
<p>36</p>
<p>.</p>
<p>13</p>
<p><i>POWE</i></p>
<p><i>Z</i></p>
<p><i>gm</i></p>
<p><i>R</i></p>
<p></p>
<p></p>
<p></p>
<p>tor, C</p>
<p>Z</p>
<p>, along w</p>
<p>mpensation zer</p>
<p>he cross over fr</p>
<p> Equation 17 c</p>
<p><i>Z</i></p>
<p><i>C</i></p>
<p></p>
<p></p>
<p></p>
<p>2</p>
<p>econd compen</p>
<p>ired if the </p>
<p><i>ESR</i></p>
<p>han half of the </p>
<p>hip is valid: </p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p>8</p>
<p>.</p>
<p>0</p>
<p>1</p>
<p>1</p>
<p><i>SS</i></p>
<p><i>SU</i></p>
<p><i>t</i></p>
<p><i>S</i></p>
<p></p>
<p>e for C</p>
<p>SS1</p>
<p> is cal</p>
<p>. </p>
<p>will start from 0V</p>
<p> ISS1</p>
<p>SU</p>
<p>.  Howe</p>
<p>because the vo</p>
<p>e soft start offse</p>
<p>(t</p>
<p>SS1,DELAY</p>
<p>) can</p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p><i>SU</i></p>
<p><i>OFFS</i></p>
<p><i>ISS</i></p>
<p><i>VSS</i></p>
<p>1</p>
<p>1</p>
<p>de, the soft sta</p>
<p>startup attemp</p>
<p>tor with ISS1</p>
<p>SU</p>
<p>with ISS1</p>
<p>HIC</p>
<p> bet</p>
<p><b>Components (</b></p>
<p>in Buck-Boost</p>
<p>idered a buck c</p>
<p>that said the fo</p>
<p>ate the compen</p>
<p>et cross over f</p>
<p>witching at ove</p>
<p>the required ph</p>
<p>mpensation sche</p>
<p>we can add. Hen</p>
<p>egion of 55kHz</p>
<p>her cross over </p>
<p> gain required </p>
<p>lated by the fo</p>
<p>1</p>
<p>1</p>
<p><i>EA</i></p>
<p><i>WER</i></p>
<p><i>C</i></p>
<p><i>gm</i></p>
<p><i>Co</i></p>
<p><i>f</i></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>with the resistor</p>
<p>ro. This zero sh</p>
<p>requency and s</p>
<p>can be used to </p>
<p><i>C</i></p>
<p><i>Z</i></p>
<p><i>f</i></p>
<p><i>R</i></p>
<p></p>
<p>4</p>
<p>sation capacito</p>
<p><i>R</i></p>
<p> zero of the ou</p>
<p>switching freq</p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>42</p>
<p>(14</p>
<p>lculated, the </p>
<p>V and will be </p>
<p>ever, PWM </p>
<p>oltage at the </p>
<p>et voltage </p>
<p>n be calculated </p>
<p></p>
<p></p>
<p></p>
<p></p>
<p> </p>
<p>(15</p>
<p>art capacitor </p>
<p>pt, the soft star</p>
<p>and </p>
<p>tween startup </p>
<p><b>(R</b></p>
<p><b>Z</b></p>
<p><b>, C</b></p>
<p><b>Z</b></p>
<p><b>, C</b></p>
<p><b>P</b></p>
<p><b>) </b></p>
<p>t mode at low </p>
<p>converter when</p>
<p>ollowing </p>
<p>nsation </p>
<p>requency for </p>
<p>r 2MHz the </p>
<p>hase margin. </p>
<p>eme we are </p>
<p>nce we select a</p>
<p>z. The total </p>
<p>frequencies. </p>
<p>at the cross </p>
<p>llowing </p>
<p>(16</p>
<p>r, R</p>
<p>Z</p>
<p>, set the </p>
<p>hould be placed</p>
<p>should be kept </p>
<p>estimate this </p>
<p>(17</p>
<p>or (C</p>
<p>P</p>
<p>) is </p>
<p>utput capacitor </p>
<p>uency or the </p>
<p>2 </p>
<p>) </p>
<p>) </p>
<p>t </p>
<p>n </p>
<p>a </p>
<p>) </p>
<p>d </p>
<p>) </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p> </p>
<p>If th</p>
<p>cap</p>
<p>zero</p>
<p> </p>
<p> </p>
<p> </p>
<p>Fina</p>
<p>con</p>
<p>red </p>
<p>sho</p>
<p>sim</p>
<p>con</p>
<p>ban</p>
<p>71.5</p>
<p> </p>
<p><b>Fig</b></p>
<p><b>Syn</b></p>
<p>Sim</p>
<p>buc</p>
<p>boo</p>
<p> </p>
<p><b>Set</b></p>
<p>If th</p>
<p>the </p>
<p>nom</p>
<p>to p</p>
<p> </p>
<p>The</p>
<p>This</p>
<p>grou</p>
<p>belo</p>
<p> </p>
<p>‐8</p>
<p>‐6</p>
<p>‐4</p>
<p>‐2</p>
<p>2</p>
<p>4</p>
<p>6</p>
<p>8</p>
<p><b>Gain ‐ dB</b></p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p>his is the case, </p>
<p>pacitor (C</p>
<p>P</p>
<p>) to s</p>
<p>o. Determine th</p>
<p>ally, we take a </p>
<p>ntrol-to-output a</p>
<p>curves shown </p>
<p>ows that the ma</p>
<p>ply the sum of </p>
<p>ntrol to output re</p>
<p>ndwidth of this s</p>
<p>5 degrees, and</p>
<p><b>gure 12:  Bode</b></p>
<p><b>R</b></p>
<p><b>Z</b></p>
<p><b> = </b></p>
<p><b>Lo =</b></p>
<p><b>nchronous Bu</b></p>
<p>milar design me</p>
<p>ck, however the</p>
<p>ost operation an</p>
<p><b>tting the Outpu</b></p>
<p>he output of the</p>
<p>FB pin then th</p>
<p>minal. The OV p</p>
<p>provide open fe</p>
<p>e A4412 also a</p>
<p>s is achieved b</p>
<p>und and conne</p>
<p>ow. </p>
<p>80</p>
<p>60</p>
<p>40</p>
<p>20</p>
<p>0</p>
<p>20</p>
<p>40</p>
<p>60</p>
<p>80</p>
<p>0.1</p>
<p>Total Gain</p>
<p>C to O Gain</p>
<p>E/A Phase</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>2</p>
<p>1</p>
<p><i>ES</i></p>
<p><i>Co</i></p>
<p></p>
<p></p>
<p></p>
<p>then add the s</p>
<p>set the pole f</p>
<p>P3</p>
<p> </p>
<p>he C</p>
<p>P</p>
<p> value by </p>
<p><i>OU</i></p>
<p><i>P</i></p>
<p><i>C</i></p>
<p><i>C</i></p>
<p></p>
<p>look at the com</p>
<p>and the compen</p>
<p>in figure 12. C</p>
<p>agnitude and ph</p>
<p>the error amp </p>
<p>esponse (green</p>
<p>system (fc) is 5</p>
<p>d the gain marg</p>
<p> </p>
<p><b>e plot of the co</b></p>
<p><b>8.25k</b></p>
<p><b>Ω</b></p>
<p><b>, C</b></p>
<p><b>Z</b></p>
<p><b> = 2</b></p>
<p><b>= 10uH, Co = 2</b></p>
<p> </p>
<p><b>uck Componen</b></p>
<p>ethods can be u</p>
<p>e complexity of </p>
<p>nd removed. </p>
<p><b>ut Voltage, RF</b></p>
<p>e synchronous </p>
<p>e output will be</p>
<p>pin should also</p>
<p>eedback protec</p>
<p>llows the user t</p>
<p>by adding a res</p>
<p>ecting the cente</p>
<p>1</p>
<p>10</p>
<p><b>Frequenc</b></p>
<p><b>Total Sy</b></p>
<p>E/A Gain</p>
<p>Total Phase</p>
<p>C to O Phase</p>
<p><b>f</b></p>
<p><b>Z</b></p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>2</p>
<p><i>SW</i></p>
<p><i>CO</i></p>
<p><i>f</i></p>
<p><i>SR</i></p>
<p></p>
<p> </p>
<p>second compen</p>
<p>at the location </p>
<p>the equation: </p>
<p><i>Z</i></p>
<p><i>UT</i></p>
<p><i>R</i></p>
<p><i>ESR</i></p>
<p></p>
<p> </p>
<p>mbined bode pl</p>
<p>nsated error am</p>
<p>Careful examina</p>
<p>hase of the ent</p>
<p>response (blue</p>
<p>n). As shown in</p>
<p>50kHz, the pha</p>
<p>gin is 30dB. </p>
<p><b>omplete syste</b></p>
<p><b>2.2nF, C</b></p>
<p><b>P</b></p>
<p><b> = 10</b></p>
<p><b>x 10uF Ceram</b></p>
<p><b>nt Selection </b></p>
<p>used for the syn</p>
<p>variable input </p>
<p><b>FB1 and RFB2</b></p>
<p>buck is connec</p>
<p>e regulated to V</p>
<p>o be connected</p>
<p>ction. </p>
<p>to program the</p>
<p>istor divider fro</p>
<p>er point to FB, s</p>
<p>100</p>
<p><b>cy ‐ Hz</b></p>
<p><b>ystem</b></p>
<p><b>2</b></p>
<p><b>=8.8kHz </b></p>
<p><b>f</b></p>
<p><b>P</b></p>
<p><b>f</b></p>
<p><b>c</b></p>
<p><b>=50kHz </b></p>
<p><b>PM=71.5° </b></p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p>(18</p>
<p>nsation </p>
<p>of the </p>
<p><i>ESR</i></p>
<p> </p>
<p>(19</p>
<p>lot of both the </p>
<p>mp – see the </p>
<p>ation of this plo</p>
<p>tire system are</p>
<p>e) and the </p>
<p>n figure 12, the</p>
<p>se margin is </p>
<p><b>em (red curve)</b></p>
<p><b>pF </b></p>
<p><b>mic </b></p>
<p>nchronous </p>
<p>voltage and </p>
<p><b>2 </b></p>
<p>cted directly to </p>
<p>VFB or 1.305V </p>
<p>d to the output </p>
<p>e output voltage</p>
<p>om its output to</p>
<p>see figure 15 </p>
<p>‐180</p>
<p>‐135</p>
<p>‐90</p>
<p>‐45</p>
<p>0</p>
<p>45</p>
<p>90</p>
<p>135</p>
<p>180</p>
<p>1000</p>
<p><b>Phase ‐</b></p>
<p><b>P3</b></p>
<p><b>≈2MHz </b></p>
<p><b>GM=30dB</b></p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>8) </p>
<p>9) </p>
<p>ot </p>
<p>e </p>
<p>e </p>
<p> </p>
<p><b>) </b></p>
<p>e. </p>
<p>o </p>
<p><b>F</b></p>
<p> </p>
<p>The </p>
<p>equa</p>
<p> </p>
<p><b>Syn</b></p>
<p>Equ</p>
<p>outp</p>
<p>equa</p>
<p>elec</p>
<p> </p>
<p> </p>
<p>If eq</p>
<p>valu</p>
<p>The </p>
<p>toler</p>
<p><b>Fi</b></p>
<p><b>V</b></p>
<p> </p>
<p>The </p>
<p>over</p>
<p>  </p>
<p><b>Phase ‐ °</b></p>
<p><b>Inductor Peak Current (A)</b></p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p><b>Figure 13: Prog</b></p>
<p> resistors can b</p>
<p>ation, set R</p>
<p>FB2</p>
<p>1</p>
<p><i>FB</i></p>
<p><i>R</i></p>
<p><i>R</i></p>
<p></p>
<p><b>nchronous Buc</b></p>
<p>ation 21 can b</p>
<p>put inductor for </p>
<p>ation 21, slope</p>
<p>ctrical characte</p>
<p>S</p>
<p>E2</p>
<p> is in A/</p>
<p>,</p>
<p><i>E</i></p>
<p><i>SYNC</i></p>
<p><i>S</i></p>
<p><i>V</i></p>
<p>quation 21 yield</p>
<p>ue then the nex</p>
<p> final inductor v</p>
<p>rance and 20%</p>
<p><b>igure 14: Typi</b></p>
<p><b>Voltage for 0.1</b></p>
<p> inductor shou</p>
<p>rload according</p>
<p>LX2</p>
<p>FB</p>
<p>OV</p>
<p><b>A4412</b></p>
<p>0</p>
<p>0.05</p>
<p>0.1</p>
<p>0.15</p>
<p>0.2</p>
<p>0.25</p>
<p>0.3</p>
<p>0</p>
<p>5</p>
<p>VSYNC</p>
<p>VSYNC</p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>graming the A</b></p>
<p><b>Outp</b></p>
<p>be selected ba</p>
<p>= R</p>
<p>OV2</p>
<p> = 10k</p>
<p>Ω</p>
<p>_</p>
<p>1</p>
<p><i>FB</i></p>
<p><i>SYNC</i></p>
<p><i>OV</i></p>
<p><i>V</i></p>
<p><i>V</i></p>
<p><i>R</i></p>
<p></p>
<p><b>ck Output Ind</b></p>
<p>e used to calcu</p>
<p>r the synchrono</p>
<p>e compensation</p>
<p>ristic table </p>
<p> </p>
<p>/µs, f</p>
<p>SW</p>
<p> is in kH</p>
<p>2</p>
<p>,</p>
<p>L2</p>
<p><i>E</i></p>
<p><i>BUCK</i></p>
<p></p>
<p></p>
<p>ds an inductor </p>
<p>xt closest availa</p>
<p>value should a</p>
<p>% − 30% for ind</p>
<p><b>ical Peak Indu</b></p>
<p><b>18A Output Cu</b></p>
<p>ld not saturate </p>
<p>g to equation 2</p>
<p>L2</p>
<p>R</p>
<p>O</p>
<p>R</p>
<p>O</p>
<p>10</p>
<p>15</p>
<p><b>Input V</b></p>
<p>C_BUCK=1.3V</p>
<p>C_BUCK=3.3V</p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p><b>A4412 Synchro</b></p>
<p><b>put </b></p>
<p>ased on the follo</p>
<p>Ω</p>
<p> </p>
<p>2</p>
<p>_</p>
<p><i>FB</i></p>
<p><i>FB</i></p>
<p><i>BUCK</i></p>
<p><i>R</i></p>
<p></p>
<p><b>ductor (L2) </b></p>
<p>ulate a range o</p>
<p>ous buck regula</p>
<p>n can be found </p>
<p>Hz, and L will b</p>
<p>2</p>
<p>,</p>
<p>2</p>
<p><i>E</i></p>
<p><i>BUC</i></p>
<p><i>SYNC</i></p>
<p><i>S</i></p>
<p><i>V</i></p>
<p></p>
<p>value that is no</p>
<p>able value shou</p>
<p>llow for 10% − </p>
<p>ductor saturatio</p>
<p><b>uctor Current v</b></p>
<p><b>urrent and 10u</b></p>
<p>given the peak</p>
<p>22. </p>
<p>V</p>
<p>S</p>
<p>R</p>
<p>FB1</p>
<p>R</p>
<p>FB2</p>
<p>OV1</p>
<p>OV2</p>
<p>20</p>
<p>25</p>
<p>3</p>
<p><b>Voltage (V)</b></p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>43</p>
<p> </p>
<p><b>onous Buck </b></p>
<p>owing </p>
<p>2</p>
<p><i>FB</i></p>
<p><i>R</i></p>
<p></p>
<p> </p>
<p>(20</p>
<p>of values for the</p>
<p>ator.  In </p>
<p> in the </p>
<p>be in µH </p>
<p><i>CK</i></p>
<p> </p>
<p>(21</p>
<p>ot a standard </p>
<p>uld be used.  </p>
<p>20% of initial </p>
<p>on. </p>
<p><b>versus Input </b></p>
<p><b>uH Inductor </b></p>
<p>k current at </p>
<p>SYNC_BUCK</p>
<p>Co</p>
<p>0</p>
<p>35</p>
<p>40</p>
<p>3 </p>
<p>) </p>
<p>e </p>
<p>) </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p> </p>
<p>Afte</p>
<p>sho</p>
<p>mon</p>
<p>sure</p>
<p>outp</p>
<p>high</p>
<p> </p>
<p>Onc</p>
<p>calc</p>
<p>  </p>
<p> </p>
<p><b>Syn</b></p>
<p>Sim</p>
<p>the </p>
<p>use</p>
<p>cap</p>
<p> </p>
<p> </p>
<p> </p>
<p><b>Syn</b></p>
<p>Aga</p>
<p>be u</p>
<p> </p>
<p>For </p>
<p>f</p>
<p>C</p>
<p>, i</p>
<p>gain</p>
<p>calc</p>
<p> </p>
<p> </p>
<p> </p>
<p>The</p>
<p>loca</p>
<p>no l</p>
<p>to m</p>
<p>cap</p>
<p> </p>
<p> </p>
<p>Det</p>
<p>requ</p>
<p>is lo</p>
<p>follo</p>
<p> </p>
<p> </p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p><i>I</i></p>
<p><i>PEAK</i></p>
<p>er an inductor is</p>
<p>ort circuit condit</p>
<p>nitored using a</p>
<p>e the inductor o</p>
<p>put is shorted t</p>
<p>hest expected a</p>
<p>ce inductor valu</p>
<p>culated </p>
<p><i>I</i></p>
<p><i>L</i></p>
<p></p>
<p></p>
<p>(</p>
<p>2</p>
<p><b>nchronous Bu</b></p>
<p>milar criteria as </p>
<p>output capacit</p>
<p>ed so for a give</p>
<p>pacitor value ca</p>
<p><i>Co</i></p>
<p><b>nchronous Bu</b></p>
<p>ain similar tech</p>
<p>used to compe</p>
<p>the synchrono</p>
<p>n the region of</p>
<p>n required at th</p>
<p>culated by the f</p>
<p><i>Z</i></p>
<p><i>R</i></p>
<p></p>
<p>e series capacit</p>
<p>ation of the com</p>
<p>ower than ¼ th</p>
<p>minimum value</p>
<p>pacitor value. </p>
<p>termine if the se</p>
<p>uired. It is requ</p>
<p>ocated at less t</p>
<p>owing relations</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><i>S</i></p>
<p><i>A</i></p>
<p><i>K</i></p>
<p></p>
<p></p>
<p>0</p>
<p>4</p>
<p>.</p>
<p>2</p>
<p>2</p>
<p>s chosen it sho</p>
<p>tions.  The indu</p>
<p>a current probe.</p>
<p>or the regulator</p>
<p>to ground at ma</p>
<p>ambient tempe</p>
<p>ue is known the</p>
<p><i>f</i></p>
<p><i>V</i></p>
<p><i>VREG</i></p>
<p><i>SW</i></p>
<p><i>SYN</i></p>
<p></p>
<p></p>
<p>(</p>
<p><b>uck Output Ca</b></p>
<p>the pre-regulat</p>
<p>ors. Ceramic o</p>
<p>n output voltag</p>
<p>an be calculate</p>
<p><i>SW</i></p>
<p><i>f</i></p>
<p><i>o</i></p>
<p>8</p>
<p></p>
<p></p>
<p></p>
<p></p>
<p><b>uck Compensa</b></p>
<p>niques as used</p>
<p>ensate the sync</p>
<p>ous buck we se</p>
<p>f 50kHz. The R</p>
<p>he cross over fr</p>
<p>following simpl</p>
<p>_</p>
<p><i>P</i></p>
<p><i>FB</i></p>
<p><i>BUCK</i></p>
<p><i>SYNC</i></p>
<p><i>gm</i></p>
<p><i>V</i></p>
<p><i>V</i></p>
<p></p>
<p></p>
<p>tor, CZ, along w</p>
<p>mpensation zer</p>
<p>he cross over f</p>
<p>. Equation 26 c</p>
<p><i>Z</i></p>
<p><i>C</i></p>
<p></p>
<p></p>
<p></p>
<p>2</p>
<p>econd compen</p>
<p>uired if the </p>
<p><i>ESR</i></p>
<p>than half of the</p>
<p>hip is valid: </p>
<p>2</p>
<p>1</p>
<p><i>ES</i></p>
<p><i>Co</i></p>
<p></p>
<p></p>
<p></p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><i>VR</i></p>
<p><i>f</i></p>
<p><i>V</i></p>
<p><i>S</i></p>
<p><i>SW</i></p>
<p><i>BU</i></p>
<p><i>SYNC</i></p>
<p><i>E</i></p>
<p></p>
<p></p>
<p></p>
<p>9</p>
<p>.</p>
<p>,</p>
<p>2</p>
<p>ould be tested d</p>
<p>uctor current sh</p>
<p>.  A good desig</p>
<p>r are not dama</p>
<p>aximum input v</p>
<p>erature. </p>
<p>e ripple current</p>
<p><i>VREG</i></p>
<p><i>L</i></p>
<p><i>V</i></p>
<p><i>SYN</i></p>
<p><i>BUCK</i></p>
<p><i>NC</i></p>
<p></p>
<p></p>
<p>2</p>
<p>)</p>
<p>,</p>
<p><b>pacitors </b></p>
<p>tor can be used</p>
<p>output capacito</p>
<p>ge ripple the mi</p>
<p>d using equatio</p>
<p><i>BUCK</i></p>
<p><i>SYNC</i></p>
<p><i>L</i></p>
<p><i>V</i></p>
<p><i>I</i></p>
<p>,</p>
<p>2</p>
<p></p>
<p></p>
<p> </p>
<p><b>ation Compon</b></p>
<p>d with the pre-r</p>
<p>chronous buck.</p>
<p>elect a cross ov</p>
<p>R</p>
<p>Z</p>
<p> selection is b</p>
<p>requency and c</p>
<p>ified equation. </p>
<p>2</p>
<p>2</p>
<p><i>EA</i></p>
<p><i>POWER</i></p>
<p><i>C</i></p>
<p><i>gm</i></p>
<p><i>C</i></p>
<p><i>f</i></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p>with the resisto</p>
<p>ro. This zero sh</p>
<p>requency and s</p>
<p>can be used to </p>
<p><i>C</i></p>
<p><i>Z</i></p>
<p><i>f</i></p>
<p><i>R</i></p>
<p></p>
<p></p>
<p>4</p>
<p> </p>
<p>nsation capacito</p>
<p><i>R</i></p>
<p> zero of the ou</p>
<p> switching freq</p>
<p>2</p>
<p><i>SW</i></p>
<p><i>CO</i></p>
<p><i>f</i></p>
<p><i>SR</i></p>
<p></p>
<p> </p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p><i>REG</i></p>
<p><i>UCK</i></p>
<p> </p>
<p>(22</p>
<p>during output </p>
<p>hould be </p>
<p>gn should be </p>
<p>aged when the </p>
<p>voltage and the</p>
<p>t can be </p>
<p><i>SYNC</i></p>
<p><i>YNC</i>,</p>
<p> </p>
<p>(23</p>
<p>d in selecting </p>
<p>rs should be </p>
<p>inimum output </p>
<p>on 25. </p>
<p>(24</p>
<p><b>ents </b></p>
<p>regulator can </p>
<p> </p>
<p>ver frequency, </p>
<p>based on the </p>
<p>can be </p>
<p>2</p>
<p><i>A</i></p>
<p><i>Co</i></p>
<p> </p>
<p>(25</p>
<p>or, RZ, set the </p>
<p>hould be placed</p>
<p>should be kept</p>
<p>estimate this </p>
<p>(26</p>
<p>or (C</p>
<p>P</p>
<p>) is </p>
<p>utput capacitor </p>
<p>uency or the </p>
<p>(27</p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>2) </p>
<p>e </p>
<p>3) </p>
<p>4) </p>
<p>5) </p>
<p>d </p>
<p>t </p>
<p>6) </p>
<p>7) </p>
<p>If thi</p>
<p>capa</p>
<p>zero</p>
<p> </p>
<p> </p>
<p>Fina</p>
<p>cont</p>
<p>red </p>
<p>(fc) </p>
<p>&gt;30d</p>
<p> </p>
<p><b>Fig</b></p>
<p><b> </b></p>
<p><b>Syn</b></p>
<p>The </p>
<p>the v</p>
<p> </p>
<p>If the</p>
<p>start</p>
<p>puls</p>
<p>hicc</p>
<p>acco</p>
<p> </p>
<p> </p>
<p>Whe</p>
<p>capa</p>
<p>the o</p>
<p>I</p>
<p>CO</p>
<p> &lt;</p>
<p>time</p>
<p>false</p>
<p>I</p>
<p>CO</p>
<p> o</p>
<p>slow</p>
<p> </p>
<p>The</p>
<p>‐80</p>
<p>‐60</p>
<p>‐40</p>
<p>‐20</p>
<p>0</p>
<p>20</p>
<p>40</p>
<p>60</p>
<p>80</p>
<p><b>Gain ‐ dB</b></p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p>is is the case, t</p>
<p>acitor (C</p>
<p>P</p>
<p>) to s</p>
<p>o. Determine th</p>
<p>ally, we take a </p>
<p>trol-to-output a</p>
<p>curves shown </p>
<p>is 51kHz, the p</p>
<p>dB. </p>
<p><b>gure 15: Bode </b></p>
<p><b>R</b></p>
<p><b>Z</b></p>
<p><b> = 2</b></p>
<p><b>Lo </b></p>
<p><b>nchronous Buc</b></p>
<p> soft start time </p>
<p>value of the ca</p>
<p>e A4412 is sta</p>
<p>t time may cau</p>
<p>se over current </p>
<p>cup mode the s</p>
<p>ording to equat</p>
<p>ere V</p>
<p>OUT</p>
<p> is the </p>
<p>acitance, I</p>
<p>CO</p>
<p> is</p>
<p>output capacita</p>
<p>&lt; 30mA).  High</p>
<p>e and lower val</p>
<p>ely triggered.  W</p>
<p>of 20mA and in</p>
<p>w.  </p>
<p>n C</p>
<p>SS1</p>
<p> can be </p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0</p>
<p>0.1</p>
<p>1</p>
<p>Total Gain</p>
<p>C to O Gain</p>
<p>E/A Phase</p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p>then add the se</p>
<p>et the pole f</p>
<p>P3</p>
<p> </p>
<p>he C</p>
<p>P</p>
<p> value by </p>
<p><i>OUT</i></p>
<p><i>P</i></p>
<p><i>C</i></p>
<p><i>C</i></p>
<p></p>
<p>look at the com</p>
<p>and the compen</p>
<p>in figure 15. Th</p>
<p>phase margin is</p>
<p> </p>
<p><b>plot of the Co</b></p>
<p><b>2.74k</b></p>
<p><b>Ω</b></p>
<p><b>, C</b></p>
<p><b>Z</b></p>
<p><b> = 4</b></p>
<p><b>= 10uH, Co = </b></p>
<p><b>ck Soft Start a</b></p>
<p>of the synchro</p>
<p>apacitance at th</p>
<p>rting into a very</p>
<p>use the regulato</p>
<p>threshold. To </p>
<p>soft start time, t</p>
<p>tion 30,</p>
<p><b> </b></p>
<p><i>SYNC</i></p>
<p><i>SS</i></p>
<p><i>V</i></p>
<p><i>t</i></p>
<p></p>
<p>_</p>
<p>2</p>
<p>output voltage</p>
<p>s the amount of</p>
<p>ance during so</p>
<p>her values of I</p>
<p>C</p>
<p>ues of I</p>
<p>CO</p>
<p> insu</p>
<p>We recommen</p>
<p>ncreasing it onl</p>
<p>selected based</p>
<p>1</p>
<p>10</p>
<p><b>Frequency</b></p>
<p><b>Total Sys</b></p>
<p>E/A Gain</p>
<p>Total Phase</p>
<p>C to O Phase</p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p>econd compen</p>
<p>at the location </p>
<p>the equation:</p>
<p><i>Z</i></p>
<p><i>UT</i></p>
<p><i>R</i></p>
<p><i>ESR</i></p>
<p></p>
<p> </p>
<p>mbined bode pl</p>
<p>nsated error am</p>
<p>he bandwidth o</p>
<p>s 75°, and the </p>
<p><b>omplete Syste</b></p>
<p><b>4.7nF, C</b></p>
<p><b>P</b></p>
<p><b> = 10p</b></p>
<p><b>10uF Ceramic</b></p>
<p><b>and Hiccup Mo</b></p>
<p>onous buck is d</p>
<p>he soft start pin</p>
<p>y heavy load a</p>
<p>or to exceed th</p>
<p>avoid prematu</p>
<p>t</p>
<p>SS2</p>
<p>, should be </p>
<p><i>CO</i></p>
<p><i>BUCK</i></p>
<p><i>I</i></p>
<p><i>Co</i></p>
<p></p>
<p>e, Co is the out</p>
<p>f current allowe</p>
<p>oft start (recomm</p>
<p>CO</p>
<p> result in faste</p>
<p>re that hiccup </p>
<p>d starting the d</p>
<p>y if the soft sta</p>
<p>d on equation 3</p>
<p>100</p>
<p><b>y ‐ Hz</b></p>
<p><b>stem</b></p>
<p><b>f</b></p>
<p><b>c</b></p>
<p><b>=51k</b></p>
<p><b>PM=75° </b></p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>44</p>
<p>nsation </p>
<p>of the </p>
<p><i>ESR</i></p>
<p> </p>
<p>(28</p>
<p>ot of both the </p>
<p>mp – see the </p>
<p>of this system </p>
<p>gain margin is </p>
<p><b>em (red curve)</b></p>
<p><b>pF </b></p>
<p><b>c </b></p>
<p><b>ode Timing </b></p>
<p>determined by </p>
<p>n, C</p>
<p>SS2</p>
<p>. </p>
<p>a very fast soft </p>
<p>he pulse-by-</p>
<p>rely triggering </p>
<p>calculated </p>
<p>(29</p>
<p>put </p>
<p>ed to charge </p>
<p>mend 20mA &lt; </p>
<p>er soft start </p>
<p>mode is not </p>
<p>design with an </p>
<p>art time is too </p>
<p>30, </p>
<p>‐180</p>
<p>‐135</p>
<p>‐90</p>
<p>‐45</p>
<p>0</p>
<p>45</p>
<p>90</p>
<p>135</p>
<p>180</p>
<p>1000</p>
<p><b>Phase ‐ °</b></p>
<p><b>kHz </b></p>
<p><b>GM&gt;30dB</b></p>
<p>4 </p>
<p>) </p>
<p> </p>
<p><b> </b></p>
<p>) </p>
<p><b>Ph</b></p>
<p><b>°</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p> </p>
<p> </p>
<p> </p>
<p>If a </p>
<p>nex</p>
<p> </p>
<p>The</p>
<p>cha</p>
<p>swit</p>
<p>soft</p>
<p>(VS</p>
<p>usin</p>
<p> </p>
<p> </p>
<p> </p>
<p>Whe</p>
<p>sets</p>
<p>pin </p>
<p>disc</p>
<p>atte</p>
<p> </p>
<p><b>Line</b></p>
<p>The</p>
<p>ens</p>
<p>betw</p>
<p>reco</p>
<p> </p>
<p>Also</p>
<p>can</p>
<p>cau</p>
<p>reco</p>
<p>spik</p>
<p> </p>
<p><b>Inte</b></p>
<p>The</p>
<p>usin</p>
<p>this</p>
<p> </p>
<p><b>Sig</b></p>
<p>The</p>
<p>ENB</p>
<p>resi</p>
<p>and</p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p>non-standard c</p>
<p>xt larger value s</p>
<p>e voltage at the</p>
<p>arged by the so</p>
<p>tching will not b</p>
<p>t start pin must </p>
<p>SS2</p>
<p>OFFS</p>
<p>). The s</p>
<p>ng equation 31</p>
<p><i>SS</i></p>
<p><i>t</i></p>
<p>2</p>
<p>en the A4412 i</p>
<p>s the hiccup pe</p>
<p>charges the so</p>
<p>charges the sa</p>
<p>empts. </p>
<p><b>ear Regulator</b></p>
<p>e five linear reg</p>
<p>sure stable ope</p>
<p>ween 1μF and </p>
<p>ommended. </p>
<p>o, since the V5</p>
<p>n include long c</p>
<p>se negative sp</p>
<p>ommended to u</p>
<p>ke. A MSS1P5 </p>
<p><b>ernal Bias, (VC</b></p>
<p>e internal bias v</p>
<p>ng a 1μF ceram</p>
<p> pin as a sourc</p>
<p><b>nal Pins, (NPO</b></p>
<p>e A4412 has m</p>
<p>BATS are open</p>
<p>istors. The DIA</p>
<p>d do not require</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>1</p>
<p><i>SS</i></p>
<p><i>ISS</i></p>
<p><i>C</i></p>
<p></p>
<p>capacitor value</p>
<p>should be used</p>
<p>e soft start pin w</p>
<p>oft start current,</p>
<p>begin instantly </p>
<p>rise above the</p>
<p>soft start delay </p>
<p>, </p>
<p></p>
<p><i>SS</i></p>
<p><i>DELAY</i></p>
<p><i>C</i></p>
<p>2</p>
<p>,</p>
<p>s in hiccup mo</p>
<p>eriod.  During a</p>
<p>oft start capacit</p>
<p>me capacitor w</p>
<p><b>rs </b></p>
<p>gulators only re</p>
<p>ration. The cap</p>
<p>15μF. A 2.2μF</p>
<p>5P is used to po</p>
<p>cables. The ind</p>
<p>pikes on the V5</p>
<p>use a small dio</p>
<p>is recommend</p>
<p><b>CC) </b></p>
<p>voltage should </p>
<p>mic capacitor. It</p>
<p>ce. </p>
<p><b>OR, ENBATs, </b></p>
<p>any signal leve</p>
<p>n drain outputs</p>
<p>AG and POE sig</p>
<p>e external pull u</p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>8</p>
<p>.</p>
<p>0</p>
<p>1</p>
<p>1</p>
<p><i>SS</i></p>
<p><i>SU</i></p>
<p><i>t</i></p>
<p><i>S</i></p>
<p></p>
<p> </p>
<p>e for C</p>
<p>SS1</p>
<p> is ca</p>
<p>d. </p>
<p>will start from 0</p>
<p>, ISS2</p>
<p>SU</p>
<p>.  Howe</p>
<p>because the v</p>
<p>e soft start offse</p>
<p>(t</p>
<p>SS2,DELAY</p>
<p>) can</p>
<p></p>
<p></p>
<p></p>
<p></p>
<p></p>
<p><i>SU</i></p>
<p><i>OFFS</i></p>
<p><i>ISS</i></p>
<p><i>VSS</i></p>
<p>2</p>
<p>2</p>
<p>ode, the soft sta</p>
<p>a startup attemp</p>
<p>tor with ISS1</p>
<p>SU</p>
<p>with ISS1</p>
<p>HIC</p>
<p> bet</p>
<p>quire an ceram</p>
<p>pacitor any be </p>
<p>F capacitor per </p>
<p>ower remote ci</p>
<p>uctance of thes</p>
<p>5P pin if a short</p>
<p>ode to clamp th</p>
<p>ed. </p>
<p>be decoupled </p>
<p>t is not recomm</p>
<p><b>FFn, POE, DIA</b></p>
<p>el pins. The NP</p>
<p> and require ex</p>
<p>gnals are push</p>
<p>up resistors. </p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p>(30</p>
<p>lculated, the </p>
<p>0V and will be </p>
<p>ever, PWM </p>
<p>oltage at the </p>
<p>et voltage </p>
<p>n be calculated </p>
<p></p>
<p></p>
<p></p>
<p></p>
<p><i>S</i></p>
<p> </p>
<p>(31</p>
<p>art capacitor </p>
<p>pt, the soft star</p>
<p>U</p>
<p> and </p>
<p>tween startup </p>
<p>mic capacitor to</p>
<p>any value </p>
<p>regulator is </p>
<p>rcuitry it’s load</p>
<p>se cables may </p>
<p>t occurs. It is </p>
<p>his negative </p>
<p>at the VCC pin</p>
<p>mended to use </p>
<p><b>AG) </b></p>
<p>POR, FFn and </p>
<p>xternal pull up </p>
<p>-pull outputs </p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>0) </p>
<p>) </p>
<p>rt </p>
<p>o </p>
<p> </p>
<p>n </p>
<p><b>PCB</b></p>
<p>The </p>
<p>poss</p>
<p>(040</p>
<p>large</p>
<p>VIN</p>
<p>capa</p>
<p> </p>
<p>The </p>
<p>LX1</p>
<p>laye</p>
<p>The </p>
<p>sing</p>
<p>mult</p>
<p> </p>
<p> </p>
<p>The </p>
<p>to th</p>
<p>relat</p>
<p> </p>
<p>The </p>
<p>loca</p>
<p>cera</p>
<p> </p>
<p> </p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p><b>B Layout Guid</b></p>
<p> input ceramic </p>
<p>sible to the VIN</p>
<p>02, 0603) must</p>
<p>er capacitors s</p>
<p>pin. There mu</p>
<p>acitors and the</p>
<p> pre-regulator </p>
<p>, and asynchro</p>
<p>er. This loop sh</p>
<p> snubber (RN1</p>
<p>gle star point gr</p>
<p>tiple vias is rec</p>
<p> pre-regulator o</p>
<p>he LX1 pins. Th</p>
<p>tively wide and</p>
<p> pre-regulators</p>
<p>ated near the V</p>
<p>amic capacitors</p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>delines </b></p>
<p>capacitors mu</p>
<p>N pins. In gene</p>
<p>t be placed ver</p>
<p>should be place</p>
<p>ust not be any v</p>
<p>e VIN pins. </p>
<p>input ceramic c</p>
<p>onous diode (D</p>
<p>hould be as sma</p>
<p>1 and CN1) sho</p>
<p>round connecte</p>
<p>commended. </p>
<p>output inductor</p>
<p>he LX1 trace w</p>
<p>d preferably on </p>
<p>s output ceram</p>
<p>VREG pin. Ther</p>
<p>s as close as p</p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p>st be located a</p>
<p>ral, the smaller</p>
<p>ry close to the V</p>
<p>ed within 0.5 in</p>
<p>vias between th</p>
<p>capacitors, A44</p>
<p>D1), must be ro</p>
<p>all as possible,</p>
<p>ould be placed </p>
<p>ed to the groun</p>
<p>r (L1) should b</p>
<p>widths (to L1, D</p>
<p>the same laye</p>
<p>ic capacitors s</p>
<p>re must be 1 or</p>
<p>possible to the V</p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>45</p>
<p>as close as </p>
<p>r capacitors </p>
<p>VIN pin. The </p>
<p>nches of the </p>
<p>he input </p>
<p>412 VIN and </p>
<p>uted on one </p>
<p>, see below. </p>
<p>close to D1. A</p>
<p>nd plane using </p>
<p> </p>
<p>e located close</p>
<p>1) should be </p>
<p>er as the IC. </p>
<p>hould be </p>
<p>r 2 smaller </p>
<p>VREG pin. </p>
<p> </p>
<p>5 </p>
<p> </p>
<p>e </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p>The</p>
<p>the </p>
<p>indu</p>
<p>sam</p>
<p> </p>
<p>The</p>
<p>mus</p>
<p>be l</p>
<p>RFB</p>
<p>A in</p>
<p> </p>
<p> </p>
<p>The</p>
<p>pos</p>
<p> </p>
<p> </p>
<p>The</p>
<p>and</p>
<p>outp</p>
<p>clos</p>
<p> </p>
<p> </p>
<p>The</p>
<p>VCC</p>
<p> </p>
<p>The</p>
<p>mus</p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p>e synchronous </p>
<p>LX2 pins. The </p>
<p>uctor (L2) shou</p>
<p>me layer as the </p>
<p>e two synchron</p>
<p>st be located n</p>
<p>ocated near th</p>
<p>B1) must conne</p>
<p>n figure below g</p>
<p>e two charge pu</p>
<p>ssible to VCP a</p>
<p>e ceramic capa</p>
<p>d V5CAN) must</p>
<p>put must have </p>
<p>se to its pin to l</p>
<p>e VCC bypass c</p>
<p>C pin. </p>
<p>e COMP netwo</p>
<p>st be located ve</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>buck output ind</p>
<p>trace from the</p>
<p>uld be relatively</p>
<p>IC. </p>
<p>ous buck feedb</p>
<p>ear the FB pin.</p>
<p>he load. The ou</p>
<p>ect at the load </p>
<p>goes to load. </p>
<p>ump capacitors</p>
<p>and CP1/CP2. </p>
<p>citors for the L</p>
<p>t be placed nea</p>
<p>a 1 A/40 V Sch</p>
<p>imit negative v</p>
<p>capacitor must</p>
<p>rk for both buc</p>
<p>ery close to the</p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>ductor should b</p>
<p> LX2 pins to th</p>
<p>y wide and pref</p>
<p>back resistors </p>
<p>. The output ca</p>
<p>utput voltage se</p>
<p>for the best reg</p>
<p>s must be place</p>
<p>DOs (3V3, V5A</p>
<p>ar their output p</p>
<p>hottky diode (D</p>
<p>voltages. </p>
<p>t be placed ver</p>
<p>ck regulators (C</p>
<p>e COMPx pin. </p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p>be located nea</p>
<p>e output </p>
<p>ferably on the </p>
<p>(RFB1, RFB2) </p>
<p>apacitors shoul</p>
<p>ense trace (to </p>
<p>gulation, trace </p>
<p> </p>
<p>ed as close as </p>
<p> </p>
<p>A, V5B, V5P, </p>
<p>pins. The V5P </p>
<p>D3) located very</p>
<p> </p>
<p>y close to the</p>
<p>CZx, RZx, CPx)</p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>r </p>
<p>d </p>
<p>y </p>
<p>) </p>
<p> </p>
<p>The </p>
<p>plan</p>
<p> </p>
<p> </p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p> thermal pad u</p>
<p>ne(s) with multi</p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p> </p>
<p>under the A441</p>
<p>ple vias. </p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p>2 must connec</p>
<p> </p>
<p> </p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>46</p>
<p> </p>
<p> </p>
<p> </p>
<p>ct to the ground</p>
<p>6 </p>
<p>d </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p>The</p>
<p>plac</p>
<p>to a</p>
<p>byp</p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Ch</p>
<p>May</p>
<p>e boost MOSFE</p>
<p>ced very close </p>
<p>a polygon on th</p>
<p>pass capacitors</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p>ET (Q1) and th</p>
<p>to each other. </p>
<p>e bottom layer</p>
<p>s from D2 anod</p>
<p> </p>
<p><i><b>Buc</b></i></p>
<p><i><b>5 Interna</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p>e boost diode (</p>
<p>Q1 should hav</p>
<p>r. Also, there sh</p>
<p>e to Q1 source</p>
<p><i><b>ck or Buck</b></i></p>
<p><i><b>l Linear Re</b></i></p>
<p>(D2) must be </p>
<p>ve thermal vias</p>
<p>hould be “local”</p>
<p>e. </p>
<p> </p>
<p><i><b>k/Boost Pre</b></i></p>
<p><i><b>egulators, </b></i></p>
<p>s </p>
<p>” </p>
<p><i><b>re-Regulato</b></i></p>
<p><i><b>Pulse Wid</b></i></p>
<p> </p>
<p><i><b>or with a S</b></i></p>
<p><i><b>dth Watchd</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeas</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><i><b>Synchronou</b></i></p>
<p><i><b>dog Timer, </b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>MA  01615-0036 </p>
<p>0; www.allegromic</p>
<p> </p>
<p><i><b>us Buck,</b></i></p>
<p><i><b>and SPI</b></i></p>
<p> </p>
<p> USA </p>
<p>cro.com </p>
<p>47</p>
<p> </p>
<p>7 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>FFn, DIAG</b></p>
<p><b>VREG, E</b></p>
<p><b>COMP</b></p>
<p><b>n</b></p>
<p>SDO</p>
<p>9V</p>
<p>9V</p>
<p>PIN</p>
<p>50k</p>
<p>V</p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>INPUT/O</b></p>
<p><b>G, NPOR, 3V</b></p>
<p><b>ENB, ENBAT</b></p>
<p><b>P1, COMP2, S</b></p>
<p><b>nERROR, VC</b></p>
<p><b>LX2</b></p>
<p><b>SDO</b></p>
<p>9V</p>
<p>50Ω </p>
<p><b>STRn Input</b></p>
<p>9V</p>
<p>2k</p>
<p>k</p>
<p>VDD</p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>OUTPUT STR</b></p>
<p><b>V3, V5A, V5B,</b></p>
<p><b>T, ENBATS, F</b></p>
<p><b>SS1, SS2, W</b></p>
<p><b>CC, LG, POE</b></p>
<p><b>2</b></p>
<p>9V</p>
<p>PIN</p>
<p>VDD</p>
<p>LX2</p>
<p>VRE</p>
<p>5</p>
<p><b>t</b></p>
<p>VDD</p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p><b>RUCTURES (</b></p>
<p> </p>
<p><b>, V5CAN, </b></p>
<p><b>FB, OV, </b></p>
<p><b>D_IN, </b></p>
<p><b>V5P</b></p>
<p>9V</p>
<p>PIN</p>
<p>2</p>
<p>EG</p>
<p>5</p>
<p>2V</p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><b>(to be confirm</b></p>
<p><b>VCP, </b></p>
<p><b>L</b></p>
<p><b>SDI, S</b></p>
<p>58V</p>
<p>2</p>
<p>50k</p>
<p>52V</p>
<p>V5P</p>
<p>A</p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><b>med) </b></p>
<p><b>CP1, CP2</b></p>
<p><b>LX1</b></p>
<p><b>CK</b></p>
<p><b>AGND, PG</b></p>
<p>9V</p>
<p>V</p>
<p>2k</p>
<p>k</p>
<p>AGND</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p> </p>
<p><b>ND</b></p>
<p>CP1</p>
<p>CP2</p>
<p>VCP</p>
<p>VDD</p>
<p>LX1</p>
<p>VIN</p>
<p>PGND</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>48</p>
<p>8 </p>
<h1 style="page-break-before:always; "></h1>
<p><b>A4</b></p>
<p> </p>
<p><b>P</b></p>
<p>S</p>
<p> </p>
<p><b>PA</b></p>
<p> </p>
<p><b>4412</b></p>
<p><b> </b></p>
<p><b>Preliminary</b></p>
<p>Subject to Cha</p>
<p>May</p>
<p><b>ACKAGE INF</b></p>
<p><b>y Data She</b></p>
<p>ange Without</p>
<p>y20</p>
<p>th</p>
<p>, 2015 </p>
<p><b>FORMATION</b></p>
<p><i><b>Bu</b></i></p>
<p><i><b>5 Intern</b></i></p>
<p><b>eet </b></p>
<p>t Notice </p>
<p><b>N – (LV) eTSS</b></p>
<p><i><b>uck or Buc</b></i></p>
<p><i><b>al Linear R</b></i></p>
<p><b>SOP-38 </b></p>
<p><i><b>ck/Boost P</b></i></p>
<p><i><b>Regulators</b></i></p>
<p> </p>
<p><i><b>Pre-Regulat</b></i></p>
<p><i><b>s, Pulse Wi</b></i></p>
<p> </p>
<p><i><b>tor with a S</b></i></p>
<p><i><b>idth Watch</b></i></p>
<p>Allegro Micro</p>
<p>115 Northeast</p>
<p>Worcester, M</p>
<p>1.508.853.5000</p>
<p><i><b>Synchrono</b></i></p>
<p><i><b>hdog Timer</b></i></p>
<p>oSystems, Inc. </p>
<p>t Cutoff </p>
<p>A  01615-0036  </p>
<p>0; www.allegromic</p>
<p><i><b>ous Buck,</b></i></p>
<p><i><b>r, and SPI</b></i></p>
<p> </p>
<p>USA </p>
<p>cro.com </p>
<p>49</p>
<p>9 </p>
</body>
</html>
{% endraw %}