Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 21 16:50:55 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Dezign1_wrapper_control_sets_placed.rpt
| Design       : Dezign1_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    76 |
| Unused register locations in slices containing registers |   209 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             213 |           80 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             321 |          133 |
| Yes          | No                    | No                     |             272 |           74 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             717 |          214 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                              Enable Signal                                                                                             |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                     |                1 |              1 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                              |                1 |              1 |
| ~Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                             |                1 |              1 |
| ~Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                       |                                                                                                                                                     |                1 |              2 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        |                                                                                                                                                     |                2 |              2 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                         |                2 |              3 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | Dezign1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  Dezign1_i/ClockDivider_0/U0/divided_clock                 |                                                                                                                                                                                                        |                                                                                                                                                     |                1 |              4 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
| ~Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                2 |              4 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | Dezign1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                     |                2 |              4 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | Dezign1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                1 |              5 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                1 |              5 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0                                                                                                                                                           |                                                                                                                                                     |                2 |              5 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                     |                2 |              6 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                     |                                                                                                                                                     |                2 |              6 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | Dezign1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                2 |              6 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                         |                                                                                                                                                     |                1 |              6 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                2 |              8 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                     |                1 |              8 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/BinToBCD16_0/U0/get_outputs                                                                                                                                                                  | btnCpuReset_IBUF                                                                                                                                    |                2 |              8 |
| ~Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                     |                3 |              8 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                     |                3 |              8 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                     |                7 |              8 |
|  Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                     |                1 |              8 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                     |                2 |              8 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                     |                2 |              8 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | Dezign1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              8 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                          |                                                                                                                                                     |                4 |             10 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | btnCpuReset_IBUF                                                                                                                                    |                4 |             10 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             11 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                     |                4 |             16 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[12]                                                                                                                                                      |                                                                                                                                                     |                2 |             16 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                6 |             16 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             20 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                4 |             23 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                4 |             23 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               10 |             29 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                     |                6 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                8 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                           | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                7 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                5 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               12 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                9 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               11 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               13 |             32 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                     |                9 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |                6 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                     |                9 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                     |               10 |             33 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               21 |             43 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | Dezign1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                     |               11 |             47 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                   |               19 |             64 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                     |               11 |             75 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               28 |             79 |
|  Dezign1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        |                                                                                                                                                     |               30 |             88 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                                     |               16 |            128 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               63 |            140 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        |                                                                                                                                                     |               53 |            141 |
|  Dezign1_i/clk_wiz_1/inst/clk_out1                         | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | Dezign1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               73 |            218 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     3 |
| 6      |                     4 |
| 8      |                    11 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                    31 |
+--------+-----------------------+


