# intrinsic delay at Load=0.1p

GATE and 3.2  Y = ( A * B );
  PIN A NONINV 0.05 0.9494 0.2200 3.1600 0.1200 2.00
  PIN B NONINV 0.05 0.9494 0.2200 3.1600 0.1200 2.00

GATE buf  2.4 Y = A;
 PIN A NONINV 0.02 1.0 0.14 3.1800 0.09 2.9000

GATE not   1.6 Y = ! A;
 PIN A INV 0.04 1.0 0.07 3.1800 0.09 2.9000

GATE or  3.2 Y = (A + B);
 PIN A NONINV 0.09 1.0 0.85 2.97 0.74 2.91
 PIN B NONINV 0.09 1.0 0.85 2.97 0.74 2.91

GATE xor  5.6 Y = ((!A * B) + (A * !B));
 PIN A UNKNOWN 0.09 1.0 0.85 2.97 0.74 2.91
 PIN B UNKNOWN 0.09 1.0 0.85 2.97 0.74 2.91

GATE xnor  5.6 Y = !((!A * B) + (A * !B));
 PIN A UNKNOWN 0.09 1.0 0.85 2.97 0.74 2.91
 PIN B UNKNOWN 0.09 1.0 0.85 2.97 0.74 2.91

GATE nand 2.4 Y = ! (A * B);
  PIN A INV 0.05 0.9494 0.2200 3.1600 0.1200 2.00
  PIN B INV 0.05 0.9494 0.2200 3.1600 0.1200 2.00

GATE nand3 3.2 Y = ! (A * B * C);
 PIN A INV 0.05 0.9494 0.2200 3.1600 0.1200 2.00
 PIN B INV 0.05 0.9494 0.2200 3.1600 0.1200 2.00
 PIN C INV 0.05 0.9494 0.2200 3.1600 0.1200 2.00

GATE nor  2.4  Y = ! (A + B);
 PIN A INV 0.06 1.0 0.2100 2.9200 0.3200 2.9500
 PIN B INV 0.06 1.0 0.2100 2.9200 0.3200 2.9500

GATE nor3  6.4  Y = ! (A + B + C);
 PIN A INV 0.06 1.0 0.2100 2.9200 0.3200 2.9500
 PIN B INV 0.06 1.0 0.2100 2.9200 0.3200 2.9500
 PIN C INV 0.06 1.0 0.2100 2.9200 0.3200 2.9500

GATE LOGIC0	0	O=CONST0;
GATE LOGIC1	0	O=CONST1;

