// Seed: 3767139334
module module_0 (
    input uwire id_0
);
  assign id_2 = 1;
  wire id_3;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input wor id_11
);
  module_0 modCall_1 (id_8);
  assign id_7  = id_4;
  assign id_10 = 1;
  always $display(id_4, id_4);
  always id_2 <= 1;
endmodule
