{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570429702448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570429702449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 00:28:22 2019 " "Processing started: Mon Oct  7 00:28:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570429702449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570429702449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete -c Complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off Complete -c Complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570429702449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570429702658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "3 3 " "Parallel compilation is enabled and will use 3 of the 3 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570429702659 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complete.v 1 1 " "Using design file Complete.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complete " "Found entity 1: Complete" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete " "Elaborating entity \"Complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570429711568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Complete.v(71) " "Verilog HDL assignment warning at Complete.v(71): truncated value with size 32 to match size of target (10)" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711569 "|Complete"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DesignBlock1.v(33) " "Verilog HDL information at DesignBlock1.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "DesignBlock1.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock1.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1570429711572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DesignBlock1.v 1 1 " "Using design file DesignBlock1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DesignBlock1 " "Found entity 1: DesignBlock1" {  } { { "DesignBlock1.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesignBlock1 DesignBlock1:db1 " "Elaborating entity \"DesignBlock1\" for hierarchy \"DesignBlock1:db1\"" {  } { { "Complete.v" "db1" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "HexNumbers.v 1 1 " "Using design file HexNumbers.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexNumbers " "Found entity 1: HexNumbers" {  } { { "HexNumbers.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/HexNumbers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexNumbers DesignBlock1:db1\|HexNumbers:first_zero " "Elaborating entity \"HexNumbers\" for hierarchy \"DesignBlock1:db1\|HexNumbers:first_zero\"" {  } { { "DesignBlock1.v" "first_zero" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DesignBlock2.v 1 1 " "Using design file DesignBlock2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DesignBlock2 " "Found entity 1: DesignBlock2" {  } { { "DesignBlock2.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesignBlock2 DesignBlock2:db2 " "Elaborating entity \"DesignBlock2\" for hierarchy \"DesignBlock2:db2\"" {  } { { "Complete.v" "db2" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DesignBlock2.v(27) " "Verilog HDL assignment warning at DesignBlock2.v(27): truncated value with size 32 to match size of target (4)" {  } { { "DesignBlock2.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711581 "|Complete|DesignBlock2:db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DesignBlock2.v(35) " "Verilog HDL assignment warning at DesignBlock2.v(35): truncated value with size 32 to match size of target (4)" {  } { { "DesignBlock2.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711581 "|Complete|DesignBlock2:db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DesignBlock2.v(43) " "Verilog HDL assignment warning at DesignBlock2.v(43): truncated value with size 32 to match size of target (4)" {  } { { "DesignBlock2.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711581 "|Complete|DesignBlock2:db2"}
{ "Warning" "WSGN_SEARCH_FILE" "FourBitAdder.v 1 1 " "Using design file FourBitAdder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/FourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder DesignBlock2:db2\|FourBitAdder:adder " "Elaborating entity \"FourBitAdder\" for hierarchy \"DesignBlock2:db2\|FourBitAdder:adder\"" {  } { { "DesignBlock2.v" "adder" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FullAdder.v 1 1 " "Using design file FullAdder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder DesignBlock2:db2\|FourBitAdder:adder\|FullAdder:adder1 " "Elaborating entity \"FullAdder\" for hierarchy \"DesignBlock2:db2\|FourBitAdder:adder\|FullAdder:adder1\"" {  } { { "FourBitAdder.v" "adder1" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/FourBitAdder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DesignBlock3.v 1 1 " "Using design file DesignBlock3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DesignBlock3 " "Found entity 1: DesignBlock3" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570429711589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570429711589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesignBlock3 DesignBlock3:db3 " "Elaborating entity \"DesignBlock3\" for hierarchy \"DesignBlock3:db3\"" {  } { { "Complete.v" "db3" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429711589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DesignBlock3.v(16) " "Verilog HDL assignment warning at DesignBlock3.v(16): truncated value with size 32 to match size of target (1)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711590 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DesignBlock3.v(28) " "Verilog HDL assignment warning at DesignBlock3.v(28): truncated value with size 32 to match size of target (4)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711591 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DesignBlock3.v(29) " "Verilog HDL assignment warning at DesignBlock3.v(29): truncated value with size 32 to match size of target (4)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711591 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DesignBlock3.v(34) " "Verilog HDL assignment warning at DesignBlock3.v(34): truncated value with size 32 to match size of target (1)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711591 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DesignBlock3.v(35) " "Verilog HDL assignment warning at DesignBlock3.v(35): truncated value with size 32 to match size of target (1)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711591 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DesignBlock3.v(36) " "Verilog HDL assignment warning at DesignBlock3.v(36): truncated value with size 32 to match size of target (1)" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570429711591 "|Complete|DesignBlock3:db3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] DesignBlock3.v(5) " "Output port \"LEDR\[9..3\]\" at DesignBlock3.v(5) has no driver" {  } { { "DesignBlock3.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/DesignBlock3.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570429711592 "|Complete|DesignBlock3:db3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570429712031 "|Complete|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570429712031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570429712089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.map.smsg " "Generated suppressed messages file /home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570429712437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570429712516 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570429712516 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570429712558 "|Complete|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570429712558 "|Complete|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "Complete.v" "" { Text "/home/dafna/DE10/Lab1/DesignBlock4/Complete/Complete.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570429712558 "|Complete|MAX10_CLK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570429712558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570429712558 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570429712558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570429712558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570429712558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570429712565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 00:28:32 2019 " "Processing ended: Mon Oct  7 00:28:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570429712565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570429712565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570429712565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570429712565 ""}
