{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714962224606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714962224607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 23:23:44 2024 " "Processing started: Sun May  5 23:23:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714962224607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962224607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eq01-Ex03FPGA -c Eq01-Ex03FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eq01-Ex03FPGA -c Eq01-Ex03FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962224608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714962225021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714962225022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq01-Ex03FPGA_un_controle.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_un_controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238041 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq01-Ex03FPGA_un_controle.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_un_controle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-LogicFunction " "Found design unit 1: toplevel-LogicFunction" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238043 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-integration " "Found design unit 1: ROM_PC_UC-integration" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238046 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits-a_reg8bits " "Found design unit 1: reg16bits-a_reg8bits" {  } { { "Eq01-Ex03FPGA_reg16bits.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_reg16bits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238048 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "Eq01-Ex03FPGA_reg16bits.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_reg16bits.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_ramdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_ramdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "Eq01-Ex03FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ramdisp.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238051 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "Eq01-Ex03FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ramdisp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-counting " "Found design unit 1: program_counter-counting" {  } { { "Eq01-EX03FPGA_program_counter.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_program_counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238053 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq01-EX03FPGA_program_counter.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_program_counter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-Tflpping " "Found design unit 1: maq_estados-Tflpping" {  } { { "Eq01-EX03FPGA_maq_estados.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_maq_estados.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238055 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq01-EX03FPGA_maq_estados.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_maq_estados.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavior " "Found design unit 1: hex7seg-Behavior" {  } { { "Eq01-Ex03FPGA_Hex.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_Hex.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238057 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "Eq01-Ex03FPGA_Hex.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_Hex.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex03fpga_conteudo_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex03fpga_conteudo_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq01-EX03FPGA_conteudo_rom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_conteudo_rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238059 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq01-EX03FPGA_conteudo_rom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_conteudo_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714962238059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962238059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714962238107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_out Eq01-Ex03FPGA_toplevel.vhd(79) " "Verilog HDL or VHDL warning at Eq01-Ex03FPGA_toplevel.vhd(79): object \"ram_out\" assigned a value but never read" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714962238111 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramDisp ramDisp:RAMeDISP " "Elaborating entity \"ramDisp\" for hierarchy \"ramDisp:RAMeDISP\"" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "RAMeDISP" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg ramDisp:RAMeDISP\|hex7seg:H0 " "Elaborating entity \"hex7seg\" for hierarchy \"ramDisp:RAMeDISP\|hex7seg:H0\"" {  } { { "Eq01-Ex03FPGA_ramdisp.vhd" "H0" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ramdisp.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PC_UC ROM_PC_UC:ROMeCOUNT " "Elaborating entity \"ROM_PC_UC\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\"" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "ROMeCOUNT" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_estados ROM_PC_UC:ROMeCOUNT\|maq_estados:feDe " "Elaborating entity \"maq_estados\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\|maq_estados:feDe\"" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "feDe" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter ROM_PC_UC:ROMeCOUNT\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\|program_counter:pc\"" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "pc" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits ROM_PC_UC:ROMeCOUNT\|program_counter:pc\|reg16bits:count " "Elaborating entity \"reg16bits\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\|program_counter:pc\|reg16bits:count\"" {  } { { "Eq01-EX03FPGA_program_counter.vhd" "count" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-EX03FPGA_program_counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ROM_PC_UC:ROMeCOUNT\|rom:r0m " "Elaborating entity \"rom\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\|rom:r0m\"" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "r0m" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_controle ROM_PC_UC:ROMeCOUNT\|un_controle:uctl " "Elaborating entity \"un_controle\" for hierarchy \"ROM_PC_UC:ROMeCOUNT\|un_controle:uctl\"" {  } { { "Eq01-Ex03FPGA_ROM_PC_UC.vhd" "uctl" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_ROM_PC_UC.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962238178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[1\] GND " "Pin \"HEX1_HW\[1\]\" is stuck at GND" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX1_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[2\] GND " "Pin \"HEX1_HW\[2\]\" is stuck at GND" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX1_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_HW\[6\] VCC " "Pin \"HEX1_HW\[6\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX1_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[0\] VCC " "Pin \"HEX2_HW\[0\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[1\] VCC " "Pin \"HEX2_HW\[1\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[2\] VCC " "Pin \"HEX2_HW\[2\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[3\] VCC " "Pin \"HEX2_HW\[3\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[4\] VCC " "Pin \"HEX2_HW\[4\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[5\] VCC " "Pin \"HEX2_HW\[5\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_HW\[6\] VCC " "Pin \"HEX2_HW\[6\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX2_HW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[0\] VCC " "Pin \"HEX3_HW\[0\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[1\] VCC " "Pin \"HEX3_HW\[1\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[2\] VCC " "Pin \"HEX3_HW\[2\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[3\] VCC " "Pin \"HEX3_HW\[3\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[4\] VCC " "Pin \"HEX3_HW\[4\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[5\] VCC " "Pin \"HEX3_HW\[5\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_HW\[6\] VCC " "Pin \"HEX3_HW\[6\]\" is stuck at VCC" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714962239122 "|toplevel|HEX3_HW[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714962239122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714962239280 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714962240295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714962240845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714962240845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1_HW " "No output dependent on input pin \"KEY1_HW\"" {  } { { "Eq01-Ex03FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/Lab 7/Eq01-Ex03FPGA_toplevel.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714962241014 "|toplevel|KEY1_HW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714962241014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714962241016 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714962241016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714962241016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714962241016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714962241068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 23:24:01 2024 " "Processing ended: Sun May  5 23:24:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714962241068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714962241068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714962241068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714962241068 ""}
