Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri Mar 06 14:35:20 2015
| Host              : LZY-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file OSC_top_timing_summary_routed.rpt -rpx OSC_top_timing_summary_routed.rpx
| Design            : OSC_top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line170/u_debounce/inst/cclk_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line170/u_debounce/inst/delay1_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line170/u_debounce/inst/delay2_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line170/u_debounce/inst/delay3_reg[0]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: u_CalFre/clk1Hz_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep/CLKARDCLK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep__0/CLKARDCLK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: u_ram/vopp_reg_rep_rep/CLKARDCLK (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_xadc/inst/MEASURED_AUX2_reg[15]/C (HIGH)

 There are 234 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1746 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 11 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.292      -33.049                     21                  199        0.054        0.000                      0                  199        3.000        0.000                       0                   120  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
mclk              {0.000 5.000}      10.000          100.000         
  clk_out1_clock  {0.000 5.000}      10.000          100.000         
  clk_out2_clock  {0.000 20.000}     40.000          25.000          
  clk_out3_clock  {0.000 40.000}     80.000          12.500          
  clk_out4_clock  {0.000 20.000}     40.000          25.000          
  clk_out5_clock  {0.000 10.000}     20.000          50.000          
  clk_out6_clock  {0.000 6.667}      13.333          75.000          
  clk_out7_clock  {0.000 5.000}      10.000          100.000         
  clkfbout_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clock        4.922        0.000                      0                  145        0.187        0.000                      0                  145        4.500        0.000                       0                    70  
  clk_out2_clock       35.708        0.000                      0                   33        0.242        0.000                      0                   33       19.500        0.000                       0                    25  
  clk_out3_clock       75.069        0.000                      0                   21        1.029        0.000                      0                   21       39.500        0.000                       0                    13  
  clk_out4_clock       35.081        0.000                      0                   21        1.029        0.000                      0                   21       19.500        0.000                       0                    13  
  clk_out5_clock       15.092        0.000                      0                   21        1.029        0.000                      0                   21        9.500        0.000                       0                    13  
  clk_out6_clock        8.432        0.000                      0                   21        1.029        0.000                      0                   21        6.167        0.000                       0                    13  
  clk_out7_clock        5.102        0.000                      0                   21        1.029        0.000                      0                   21        4.500        0.000                       0                    13  
  clkfbout_clock                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clock  clk_out3_clock       34.484        0.000                      0                   21        0.374        0.000                      0                   21  
clk_out5_clock  clk_out3_clock       14.270        0.000                      0                   21        0.131        0.000                      0                   21  
clk_out6_clock  clk_out3_clock        8.321        0.000                      0                   21        0.205        0.000                      0                   21  
clk_out7_clock  clk_out3_clock        5.231        0.000                      0                   21        0.121        0.000                      0                   21  
clk_out3_clock  clk_out4_clock       34.423        0.000                      0                   21        0.366        0.000                      0                   21  
clk_out5_clock  clk_out4_clock       14.252        0.000                      0                   21        0.137        0.000                      0                   21  
clk_out6_clock  clk_out4_clock        8.303        0.000                      0                   21        0.210        0.000                      0                   21  
clk_out7_clock  clk_out4_clock        5.213        0.000                      0                   21        0.126        0.000                      0                   21  
clk_out3_clock  clk_out5_clock       13.817        0.000                      0                   21        0.282        0.000                      0                   21  
clk_out4_clock  clk_out5_clock       13.859        0.000                      0                   21        0.295        0.000                      0                   21  
clk_out6_clock  clk_out5_clock        1.041        0.000                      0                   21        0.138        0.000                      0                   21  
clk_out7_clock  clk_out5_clock        4.618        0.000                      0                   21        0.054        0.000                      0                   21  
clk_out3_clock  clk_out6_clock        7.350        0.000                      0                   21        0.577        0.000                      0                   21  
clk_out4_clock  clk_out6_clock        7.393        0.000                      0                   21        0.590        0.000                      0                   21  
clk_out5_clock  clk_out6_clock        0.524        0.000                      0                   21        0.359        0.000                      0                   21  
clk_out7_clock  clk_out6_clock       -1.843      -23.621                     21                   21        0.355        0.000                      0                   21  
clk_out3_clock  clk_out7_clock        3.811        0.000                      0                   21        0.674        0.000                      0                   21  
clk_out4_clock  clk_out7_clock        3.854        0.000                      0                   21        0.687        0.000                      0                   21  
clk_out5_clock  clk_out7_clock        3.651        0.000                      0                   21        0.456        0.000                      0                   21  
clk_out6_clock  clk_out7_clock       -2.292      -33.049                     21                   21        0.536        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.952ns (20.936%)  route 3.595ns (79.064%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.239     3.654    u_CalFre/clear
    SLICE_X5Y61          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.504     8.508    u_CalFre/clk100
    SLICE_X5Y61                                                       r  u_CalFre/clk_1Hz_cnt_reg[0]/C
                         clock pessimism              0.575     9.083    
                         clock uncertainty           -0.077     9.006    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429     8.577    u_CalFre/clk_1Hz_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.952ns (20.936%)  route 3.595ns (79.064%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.239     3.654    u_CalFre/clear
    SLICE_X5Y61          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.504     8.508    u_CalFre/clk100
    SLICE_X5Y61                                                       r  u_CalFre/clk_1Hz_cnt_reg[1]/C
                         clock pessimism              0.575     9.083    
                         clock uncertainty           -0.077     9.006    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429     8.577    u_CalFre/clk_1Hz_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.952ns (20.936%)  route 3.595ns (79.064%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.239     3.654    u_CalFre/clear
    SLICE_X5Y61          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.504     8.508    u_CalFre/clk100
    SLICE_X5Y61                                                       r  u_CalFre/clk_1Hz_cnt_reg[2]/C
                         clock pessimism              0.575     9.083    
                         clock uncertainty           -0.077     9.006    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429     8.577    u_CalFre/clk_1Hz_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.952ns (20.936%)  route 3.595ns (79.064%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.239     3.654    u_CalFre/clear
    SLICE_X5Y61          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.504     8.508    u_CalFre/clk100
    SLICE_X5Y61                                                       r  u_CalFre/clk_1Hz_cnt_reg[3]/C
                         clock pessimism              0.575     9.083    
                         clock uncertainty           -0.077     9.006    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429     8.577    u_CalFre/clk_1Hz_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.605%)  route 3.454ns (78.395%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.098     3.513    u_CalFre/clear
    SLICE_X5Y62          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.503     8.507    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[4]/C
                         clock pessimism              0.600     9.107    
                         clock uncertainty           -0.077     9.030    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     8.601    u_CalFre/clk_1Hz_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.605%)  route 3.454ns (78.395%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.098     3.513    u_CalFre/clear
    SLICE_X5Y62          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.503     8.507    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
                         clock pessimism              0.600     9.107    
                         clock uncertainty           -0.077     9.030    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     8.601    u_CalFre/clk_1Hz_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.605%)  route 3.454ns (78.395%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.098     3.513    u_CalFre/clear
    SLICE_X5Y62          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.503     8.507    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[6]/C
                         clock pessimism              0.600     9.107    
                         clock uncertainty           -0.077     9.030    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     8.601    u_CalFre/clk_1Hz_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.605%)  route 3.454ns (78.395%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.098     3.513    u_CalFre/clear
    SLICE_X5Y62          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.503     8.507    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[7]/C
                         clock pessimism              0.600     9.107    
                         clock uncertainty           -0.077     9.030    
    SLICE_X5Y62          FDRE (Setup_fdre_C_R)       -0.429     8.601    u_CalFre/clk_1Hz_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.076ns (22.895%)  route 3.624ns (77.105%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          1.267     3.683    u_CalFre/clear
    SLICE_X9Y67          LUT2 (Prop_lut2_I0_O)        0.124     3.807 r  u_CalFre/clk1Hz_i_1/O
                         net (fo=1, routed)           0.000     3.807    u_CalFre/n_0_clk1Hz_i_1
    SLICE_X9Y67          FDRE                                         r  u_CalFre/clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.432     8.436    u_CalFre/clk100
    SLICE_X9Y67                                                       r  u_CalFre/clk1Hz_reg/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.077     8.921    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031     8.952    u_CalFre/clk1Hz_reg
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clock rise@10.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.952ns (22.339%)  route 3.310ns (77.661%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.619    -0.893    u_CalFre/clk100
    SLICE_X5Y62                                                       r  u_CalFre/clk_1Hz_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  u_CalFre/clk_1Hz_cnt_reg[5]/Q
                         net (fo=2, routed)           0.875     0.438    u_CalFre/clk_1Hz_cnt_reg[5]
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  u_CalFre/clk_1Hz_cnt[0]_i_11/O
                         net (fo=1, routed)           0.647     1.209    u_CalFre/n_0_clk_1Hz_cnt[0]_i_11
    SLICE_X4Y63          LUT5 (Prop_lut5_I4_O)        0.124     1.333 r  u_CalFre/clk_1Hz_cnt[0]_i_9/O
                         net (fo=1, routed)           0.417     1.750    u_CalFre/n_0_clk_1Hz_cnt[0]_i_9
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124     1.874 r  u_CalFre/clk_1Hz_cnt[0]_i_4/O
                         net (fo=1, routed)           0.417     2.292    u_CalFre/n_0_clk_1Hz_cnt[0]_i_4
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  u_CalFre/clk_1Hz_cnt[0]_i_1/O
                         net (fo=28, routed)          0.953     3.369    u_CalFre/clear
    SLICE_X5Y67          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          1.499     8.503    u_CalFre/clk100
    SLICE_X5Y67                                                       r  u_CalFre/clk_1Hz_cnt_reg[24]/C
                         clock pessimism              0.575     9.078    
                         clock uncertainty           -0.077     9.001    
    SLICE_X5Y67          FDRE (Setup_fdre_C_R)       -0.429     8.572    u_CalFre/clk_1Hz_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.946%)  route 0.135ns (42.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X31Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.135    -0.357    u_xadc/inst/n_0_FSM_sequential_state_reg[0]
    SLICE_X30Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.312 r  u_xadc/inst/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    u_xadc/inst/n_0_FSM_sequential_state[3]_i_1
    SLICE_X30Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X30Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121    -0.499    u_xadc/inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line170/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/u_debounce/inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.559    -0.622    nolabel_line170/u_debounce/inst/clk
    SLICE_X28Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  nolabel_line170/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.351    nolabel_line170/u_debounce/inst/cnt_reg__0[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I0_O)        0.048    -0.303 r  nolabel_line170/u_debounce/inst/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    nolabel_line170/u_debounce/inst/n_0_cnt[2]_i_1
    SLICE_X29Y36         FDRE                                         r  nolabel_line170/u_debounce/inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.828    -0.862    nolabel_line170/u_debounce/inst/clk
    SLICE_X29Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[2]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.107    -0.502    nolabel_line170/u_debounce/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line170/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/u_debounce/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.559    -0.622    nolabel_line170/u_debounce/inst/clk
    SLICE_X28Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  nolabel_line170/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.131    -0.350    nolabel_line170/u_debounce/inst/cnt_reg__0[0]
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.049    -0.301 r  nolabel_line170/u_debounce/inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    nolabel_line170/u_debounce/inst/p_0_in[4]
    SLICE_X29Y36         FDRE                                         r  nolabel_line170/u_debounce/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.828    -0.862    nolabel_line170/u_debounce/inst/clk
    SLICE_X29Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[4]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.107    -0.502    nolabel_line170/u_debounce/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X31Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.155    -0.338    u_xadc/inst/n_0_FSM_sequential_state_reg[1]
    SLICE_X30Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.293 r  u_xadc/inst/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.293    u_xadc/inst/n_0_FSM_sequential_state[4]_i_2
    SLICE_X30Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X30Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120    -0.500    u_xadc/inst/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X31Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  u_xadc/inst/FSM_sequential_state_reg[1]/Q
                         net (fo=23, routed)          0.159    -0.334    u_xadc/inst/n_0_FSM_sequential_state_reg[1]
    SLICE_X30Y75         LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  u_xadc/inst/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    u_xadc/inst/n_0_FSM_sequential_state[2]_i_1
    SLICE_X30Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X30Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121    -0.499    u_xadc/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line170/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/u_debounce/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.559    -0.622    nolabel_line170/u_debounce/inst/clk
    SLICE_X28Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  nolabel_line170/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.131    -0.350    nolabel_line170/u_debounce/inst/cnt_reg__0[0]
    SLICE_X29Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.305 r  nolabel_line170/u_debounce/inst/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    nolabel_line170/u_debounce/inst/p_0_in[3]
    SLICE_X29Y36         FDRE                                         r  nolabel_line170/u_debounce/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.828    -0.862    nolabel_line170/u_debounce/inst/clk
    SLICE_X29Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[3]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.092    -0.517    nolabel_line170/u_debounce/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line170/u_debounce/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/u_debounce/inst/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.559    -0.622    nolabel_line170/u_debounce/inst/clk
    SLICE_X28Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  nolabel_line170/u_debounce/inst/cnt_reg[0]/Q
                         net (fo=7, routed)           0.130    -0.351    nolabel_line170/u_debounce/inst/cnt_reg__0[0]
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.306 r  nolabel_line170/u_debounce/inst/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    nolabel_line170/u_debounce/inst/p_0_in[1]
    SLICE_X29Y36         FDRE                                         r  nolabel_line170/u_debounce/inst/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.828    -0.862    nolabel_line170/u_debounce/inst/clk
    SLICE_X29Y36                                                      r  nolabel_line170/u_debounce/inst/cnt_reg[1]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.091    -0.518    nolabel_line170/u_debounce/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.554%)  route 0.120ns (36.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X30Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  u_xadc/inst/FSM_sequential_state_reg[3]/Q
                         net (fo=22, routed)          0.120    -0.349    u_xadc/inst/n_0_FSM_sequential_state_reg[3]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  u_xadc/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    u_xadc/inst/n_0_FSM_sequential_state[1]_i_1
    SLICE_X31Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X31Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.091    -0.529    u_xadc/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_xadc/inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_xadc/inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.548    -0.633    u_xadc/inst/clk100
    SLICE_X30Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  u_xadc/inst/FSM_sequential_state_reg[4]/Q
                         net (fo=24, routed)          0.153    -0.316    u_xadc/inst/n_0_FSM_sequential_state_reg[4]
    SLICE_X31Y75         LUT6 (Prop_lut6_I4_O)        0.045    -0.271 r  u_xadc/inst/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    u_xadc/inst/n_0_FSM_sequential_state[0]_i_1
    SLICE_X31Y75         FDRE                                         r  u_xadc/inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.813    -0.876    u_xadc/inst/clk100
    SLICE_X31Y75                                                      r  u_xadc/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.256    -0.620    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.092    -0.528    u_xadc/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_CalFre/clk_1Hz_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_CalFre/clk_1Hz_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587    -0.594    u_CalFre/clk100
    SLICE_X5Y64                                                       r  u_CalFre/clk_1Hz_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_CalFre/clk_1Hz_cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.336    u_CalFre/clk_1Hz_cnt_reg[15]
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.228 r  u_CalFre/clk_1Hz_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.228    u_CalFre/n_4_clk_1Hz_cnt_reg[12]_i_1
    SLICE_X5Y64          FDRE                                         r  u_CalFre/clk_1Hz_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout1_buf/O
                         net (fo=68, routed)          0.856    -0.833    u_CalFre/clk100
    SLICE_X5Y64                                                       r  u_CalFre/clk_1Hz_cnt_reg[15]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.105    -0.489    u_CalFre/clk_1Hz_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     XADC/DCLK           n/a            4.000     10.000  6.000    XADC_X0Y0        u_xadc/inst/u_xadc/inst/DCLK                        
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y1    nolabel_line170/u_clock/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y35     nolabel_line170/u_debounce/inst/cclk_reg/C          
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X28Y36     nolabel_line170/u_debounce/inst/cnt_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[1]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[2]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[3]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[4]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[5]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[20]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[21]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[22]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[23]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y67      u_CalFre/clk_1Hz_cnt_reg[24]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y67      u_CalFre/clk_1Hz_cnt_reg[25]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y67      u_CalFre/clk_1Hz_cnt_reg[26]/C                      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X29Y35     nolabel_line170/u_debounce/inst/cclk_reg/C          
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X28Y36     nolabel_line170/u_debounce/inst/cnt_reg[0]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X29Y36     nolabel_line170/u_debounce/inst/cnt_reg[1]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y65      u_CalFre/clk_1Hz_cnt_reg[16]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y65      u_CalFre/clk_1Hz_cnt_reg[17]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y65      u_CalFre/clk_1Hz_cnt_reg[18]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y65      u_CalFre/clk_1Hz_cnt_reg[19]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[20]/C                      
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[20]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[21]/C                      
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[21]/C                      
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[22]/C                      
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X5Y66      u_CalFre/clk_1Hz_cnt_reg[22]/C                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.678ns (39.428%)  route 2.578ns (60.572%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  u_vga/inst/pixel_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.019    u_vga/inst/n_0_pixel_cnt_reg[4]_i_1
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.353 r  u_vga/inst/pixel_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.353    u_vga/inst/n_6_pixel_cnt_reg[8]_i_1
    SLICE_X3Y72          FDCE                                         r  u_vga/inst/pixel_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.495    38.499    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[9]/C
                         clock pessimism              0.598    39.097    
                         clock uncertainty           -0.098    38.999    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.062    39.061    u_vga/inst/pixel_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -3.353    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.802ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.564ns (37.761%)  route 2.578ns (62.239%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.239 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.239    u_vga/inst/n_6_pixel_cnt_reg[4]_i_1
    SLICE_X3Y71          FDCE                                         r  u_vga/inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.497    38.501    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[5]/C
                         clock pessimism              0.576    39.077    
                         clock uncertainty           -0.098    38.979    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.062    39.041    u_vga/inst/pixel_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                 35.802    

Slack (MET) :             35.803ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.583ns (38.045%)  route 2.578ns (61.955%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  u_vga/inst/pixel_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.019    u_vga/inst/n_0_pixel_cnt_reg[4]_i_1
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.258 r  u_vga/inst/pixel_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.258    u_vga/inst/n_5_pixel_cnt_reg[8]_i_1
    SLICE_X3Y72          FDCE                                         r  u_vga/inst/pixel_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.495    38.499    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
                         clock pessimism              0.598    39.097    
                         clock uncertainty           -0.098    38.999    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.062    39.061    u_vga/inst/pixel_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 35.803    

Slack (MET) :             35.819ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.567ns (37.806%)  route 2.578ns (62.194%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.019 r  u_vga/inst/pixel_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.019    u_vga/inst/n_0_pixel_cnt_reg[4]_i_1
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.242 r  u_vga/inst/pixel_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.242    u_vga/inst/n_7_pixel_cnt_reg[8]_i_1
    SLICE_X3Y72          FDCE                                         r  u_vga/inst/pixel_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.495    38.499    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[8]/C
                         clock pessimism              0.598    39.097    
                         clock uncertainty           -0.098    38.999    
    SLICE_X3Y72          FDCE (Setup_fdce_C_D)        0.062    39.061    u_vga/inst/pixel_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 35.819    

Slack (MET) :             35.825ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.541ns (37.413%)  route 2.578ns (62.587%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     3.216 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.216    u_vga/inst/n_4_pixel_cnt_reg[4]_i_1
    SLICE_X3Y71          FDCE                                         r  u_vga/inst/pixel_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.497    38.501    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[7]/C
                         clock pessimism              0.576    39.077    
                         clock uncertainty           -0.098    38.979    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.062    39.041    u_vga/inst/pixel_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 35.825    

Slack (MET) :             35.897ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.469ns (36.300%)  route 2.578ns (63.700%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.144 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.144    u_vga/inst/n_5_pixel_cnt_reg[4]_i_1
    SLICE_X3Y71          FDCE                                         r  u_vga/inst/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.497    38.501    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[6]/C
                         clock pessimism              0.576    39.077    
                         clock uncertainty           -0.098    38.979    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.062    39.041    u_vga/inst/pixel_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                 35.897    

Slack (MET) :             35.913ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.453ns (36.047%)  route 2.578ns (63.953%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.905 r  u_vga/inst/pixel_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.905    u_vga/inst/n_0_pixel_cnt_reg[0]_i_1
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.128 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.128    u_vga/inst/n_7_pixel_cnt_reg[4]_i_1
    SLICE_X3Y71          FDCE                                         r  u_vga/inst/pixel_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.497    38.501    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[4]/C
                         clock pessimism              0.576    39.077    
                         clock uncertainty           -0.098    38.979    
    SLICE_X3Y71          FDCE (Setup_fdce_C_D)        0.062    39.041    u_vga/inst/pixel_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.041    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 35.913    

Slack (MET) :             35.987ns  (required time - arrival time)
  Source:                 u_vga/inst/line_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/vsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.956ns (25.470%)  route 2.797ns (74.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.615    -0.897    u_vga/inst/vga_pclk
    SLICE_X1Y68                                                       r  u_vga/inst/line_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  u_vga/inst/line_cnt_reg[5]/Q
                         net (fo=14, routed)          0.978     0.537    u_vga/inst/line_cnt_reg__0[5]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.152     0.689 r  u_vga/inst/vsync_i_2/O
                         net (fo=10, routed)          0.865     1.554    u_vga/inst/n_0_vsync_i_2
    SLICE_X0Y68          LUT5 (Prop_lut5_I3_O)        0.348     1.902 r  u_vga/inst/vsync_i_1/O
                         net (fo=1, routed)           0.955     2.856    u_vga/inst/n_0_vsync_i_1
    SLICE_X0Y48          FDPE                                         r  u_vga/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.520    38.525    u_vga/inst/vga_pclk
    SLICE_X0Y48                                                       r  u_vga/inst/vsync_reg/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.910    
    SLICE_X0Y48          FDPE (Setup_fdpe_C_D)       -0.067    38.843    u_vga/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                 35.987    

Slack (MET) :             36.048ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 1.319ns (33.848%)  route 2.578ns (66.152%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          1.085     1.776    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT6 (Prop_lut6_I1_O)        0.124     1.900 r  u_vga/inst/pixel_cnt[0]_i_2/O
                         net (fo=1, routed)           0.479     2.379    u_vga/inst/n_0_pixel_cnt[0]_i_2
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     2.994 r  u_vga/inst/pixel_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.994    u_vga/inst/n_4_pixel_cnt_reg[0]_i_1
    SLICE_X3Y70          FDCE                                         r  u_vga/inst/pixel_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.498    38.502    u_vga/inst/vga_pclk
    SLICE_X3Y70                                                       r  u_vga/inst/pixel_cnt_reg[3]/C
                         clock pessimism              0.576    39.078    
                         clock uncertainty           -0.098    38.980    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)        0.062    39.042    u_vga/inst/pixel_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                 36.048    

Slack (MET) :             36.068ns  (required time - arrival time)
  Source:                 u_vga/inst/pixel_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clock rise@40.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.704ns (19.296%)  route 2.945ns (80.704%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.609    -0.903    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.456    -0.447 f  u_vga/inst/pixel_cnt_reg[10]/Q
                         net (fo=24, routed)          1.013     0.566    u_vga/inst/pixel_cnt_reg[10]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.124     0.690 r  u_vga/inst/line_cnt[9]_i_3/O
                         net (fo=12, routed)          0.923     1.614    u_vga/inst/n_0_line_cnt[9]_i_3
    SLICE_X1Y70          LUT4 (Prop_lut4_I0_O)        0.124     1.738 r  u_vga/inst/line_cnt[9]_i_1/O
                         net (fo=10, routed)          1.008     2.746    u_vga/inst/n_0_line_cnt[9]_i_1
    SLICE_X2Y67          FDCE                                         r  u_vga/inst/line_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          1.501    38.505    u_vga/inst/vga_pclk
    SLICE_X2Y67                                                       r  u_vga/inst/line_cnt_reg[9]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.098    38.983    
    SLICE_X2Y67          FDCE (Setup_fdce_C_CE)      -0.169    38.814    u_vga/inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                 36.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.119%)  route 0.139ns (39.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.586    -0.595    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  u_vga/inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.293    u_vga/inst/line_cnt_reg__0[0]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  u_vga/inst/line_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    u_vga/inst/n_0_line_cnt[1]_i_1
    SLICE_X1Y68          FDCE                                         r  u_vga/inst/line_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.835    u_vga/inst/vga_pclk
    SLICE_X1Y68                                                       r  u_vga/inst/line_cnt_reg[1]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.092    -0.489    u_vga/inst/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.648%)  route 0.147ns (41.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.586    -0.595    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  u_vga/inst/line_cnt_reg[7]/Q
                         net (fo=15, routed)          0.147    -0.284    u_vga/inst/line_cnt_reg__0[7]
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  u_vga/inst/line_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    u_vga/inst/n_0_line_cnt[5]_i_1
    SLICE_X1Y68          FDCE                                         r  u_vga/inst/line_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.835    u_vga/inst/vga_pclk
    SLICE_X1Y68                                                       r  u_vga/inst/line_cnt_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.091    -0.490    u_vga/inst/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.007%)  route 0.158ns (45.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.585    -0.596    u_vga/inst/vga_pclk
    SLICE_X1Y69                                                       r  u_vga/inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  u_vga/inst/line_cnt_reg[4]/Q
                         net (fo=10, routed)          0.158    -0.297    u_vga/inst/line_cnt_reg__0[4]
    SLICE_X1Y69          LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  u_vga/inst/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    u_vga/inst/n_0_line_cnt[3]_i_1
    SLICE_X1Y69          FDCE                                         r  u_vga/inst/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.854    -0.836    u_vga/inst/vga_pclk
    SLICE_X1Y69                                                       r  u_vga/inst/line_cnt_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.091    -0.505    u_vga/inst/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.586    -0.595    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  u_vga/inst/line_cnt_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.258    u_vga/inst/line_cnt_reg__0[0]
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  u_vga/inst/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u_vga/inst/n_0_line_cnt[0]_i_1
    SLICE_X2Y68          FDCE                                         r  u_vga/inst/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.835    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[0]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.121    -0.474    u_vga/inst/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_vga/inst/pixel_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/hsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.980%)  route 0.228ns (55.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.583    -0.598    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  u_vga/inst/pixel_cnt_reg[5]/Q
                         net (fo=4, routed)           0.228    -0.230    u_vga/inst/pixel_cnt_reg[5]
    SLICE_X2Y70          LUT6 (Prop_lut6_I3_O)        0.045    -0.185 r  u_vga/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.185    u_vga/inst/p_0_in
    SLICE_X2Y70          FDPE                                         r  u_vga/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.853    -0.837    u_vga/inst/vga_pclk
    SLICE_X2Y70                                                       r  u_vga/inst/hsync_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X2Y70          FDPE (Hold_fdpe_C_D)         0.121    -0.462    u_vga/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.586    -0.595    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  u_vga/inst/line_cnt_reg[6]/Q
                         net (fo=20, routed)          0.198    -0.233    u_vga/inst/line_cnt_reg__0[6]
    SLICE_X2Y68          LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  u_vga/inst/line_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    u_vga/inst/n_0_line_cnt[7]_i_1
    SLICE_X2Y68          FDCE                                         r  u_vga/inst/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.835    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[7]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.121    -0.474    u_vga/inst/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.586    -0.595    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  u_vga/inst/line_cnt_reg[6]/Q
                         net (fo=20, routed)          0.198    -0.233    u_vga/inst/line_cnt_reg__0[6]
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  u_vga/inst/line_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    u_vga/inst/n_0_line_cnt[6]_i_1
    SLICE_X2Y68          FDCE                                         r  u_vga/inst/line_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.835    u_vga/inst/vga_pclk
    SLICE_X2Y68                                                       r  u_vga/inst/line_cnt_reg[6]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.120    -0.475    u_vga/inst/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.272%)  route 0.224ns (51.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.587    -0.594    u_vga/inst/vga_pclk
    SLICE_X2Y67                                                       r  u_vga/inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u_vga/inst/line_cnt_reg[9]/Q
                         net (fo=21, routed)          0.224    -0.206    u_vga/inst/line_cnt_reg__0[9]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  u_vga/inst/line_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    u_vga/inst/n_0_line_cnt[9]_i_2
    SLICE_X2Y67          FDCE                                         r  u_vga/inst/line_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.855    -0.834    u_vga/inst/vga_pclk
    SLICE_X2Y67                                                       r  u_vga/inst/line_cnt_reg[9]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.120    -0.474    u_vga/inst/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_vga/inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/line_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.527%)  route 0.262ns (58.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.585    -0.596    u_vga/inst/vga_pclk
    SLICE_X1Y69                                                       r  u_vga/inst/line_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  u_vga/inst/line_cnt_reg[4]/Q
                         net (fo=10, routed)          0.262    -0.193    u_vga/inst/line_cnt_reg__0[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  u_vga/inst/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    u_vga/inst/n_0_line_cnt[2]_i_1
    SLICE_X2Y69          FDCE                                         r  u_vga/inst/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.854    -0.836    u_vga/inst/vga_pclk
    SLICE_X2Y69                                                       r  u_vga/inst/line_cnt_reg[2]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.120    -0.462    u_vga/inst/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_vga/inst/pixel_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/inst/pixel_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.251ns (57.414%)  route 0.186ns (42.586%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.583    -0.598    u_vga/inst/vga_pclk
    SLICE_X3Y72                                                       r  u_vga/inst/pixel_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  u_vga/inst/pixel_cnt_reg[9]/Q
                         net (fo=24, routed)          0.186    -0.271    u_vga/inst/pixel_cnt_reg[9]
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.045    -0.226 r  u_vga/inst/pixel_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.226    u_vga/inst/n_0_pixel_cnt[4]_i_4
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.161 r  u_vga/inst/pixel_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.161    u_vga/inst/n_6_pixel_cnt_reg[4]_i_1
    SLICE_X3Y71          FDCE                                         r  u_vga/inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout2_buf/O
                         net (fo=23, routed)          0.851    -0.838    u_vga/inst/vga_pclk
    SLICE_X3Y71                                                       r  u_vga/inst/pixel_cnt_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.105    -0.479    u_vga/inst/pixel_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform:           { 0 20 }
Period:             40.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y2    nolabel_line170/u_clock/inst/clkout2_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDPE/C              n/a            1.000     40.000  39.000   SLICE_X2Y70      u_vga/inst/hsync_reg/C                              
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X2Y68      u_vga/inst/line_cnt_reg[0]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X1Y68      u_vga/inst/line_cnt_reg[1]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X2Y69      u_vga/inst/line_cnt_reg[2]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X1Y69      u_vga/inst/line_cnt_reg[3]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X1Y69      u_vga/inst/line_cnt_reg[4]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X1Y68      u_vga/inst/line_cnt_reg[5]/C                        
Min Period        n/a     FDCE/C              n/a            1.000     40.000  39.000   SLICE_X2Y68      u_vga/inst/line_cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Slow    FDPE/C              n/a            0.500     20.000  19.500   SLICE_X2Y70      u_vga/inst/hsync_reg/C                              
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y69      u_vga/inst/line_cnt_reg[2]/C                        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y69      u_vga/inst/line_cnt_reg[2]/C                        
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[3]/C                        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[3]/C                        
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[4]/C                        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[4]/C                        
Low Pulse Width   Fast    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y67      u_vga/inst/line_cnt_reg[9]/C                        
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X3Y70      u_vga/inst/pixel_cnt_reg[0]/C                       
Low Pulse Width   Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X3Y72      u_vga/inst/pixel_cnt_reg[10]/C                      
High Pulse Width  Slow    FDPE/C              n/a            0.500     20.000  19.500   SLICE_X2Y70      u_vga/inst/hsync_reg/C                              
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y68      u_vga/inst/line_cnt_reg[0]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y68      u_vga/inst/line_cnt_reg[1]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y69      u_vga/inst/line_cnt_reg[2]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[3]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y69      u_vga/inst/line_cnt_reg[4]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X1Y68      u_vga/inst/line_cnt_reg[5]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y68      u_vga/inst/line_cnt_reg[6]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y68      u_vga/inst/line_cnt_reg[7]/C                        
High Pulse Width  Slow    FDCE/C              n/a            0.500     20.000  19.500   SLICE_X2Y68      u_vga/inst/line_cnt_reg[8]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       75.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.069ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              1.001    81.494    
                         clock uncertainty           -0.111    81.383    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.859    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.859    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 75.069    

Slack (MET) :             75.069ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              1.001    81.494    
                         clock uncertainty           -0.111    81.383    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.859    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.859    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 75.069    

Slack (MET) :             75.069ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              1.001    81.494    
                         clock uncertainty           -0.111    81.383    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.859    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.859    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 75.069    

Slack (MET) :             75.069ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              1.001    81.494    
                         clock uncertainty           -0.111    81.383    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.859    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         80.859    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 75.069    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    

Slack (MET) :             75.477ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out3_clock rise@80.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              1.023    81.516    
                         clock uncertainty           -0.111    81.405    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.976    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.976    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 75.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.329    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.428 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.085     0.278    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.398    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.409 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.072     0.265    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.372    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.404    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.200    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.115     0.316    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.408    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.412 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.072     0.265    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.356    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.315    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.414 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.072     0.265    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.357    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.374    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.473 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.085     0.278    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.399    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.430    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.475 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.475    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.085     0.278    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.399    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.429 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.435    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.480    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.072     0.265    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.386    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.072     0.265    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.247    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.072     0.265    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.247    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  1.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock
Waveform:           { 0 40 }
Period:             80.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     80.000  77.845   BUFGCTRL_X0Y5    nolabel_line170/u_clock/inst/clkout3_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     80.000  78.751   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2  
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   80.000  133.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     40.000  39.500   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.081ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              1.001    41.464    
                         clock uncertainty           -0.098    41.366    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.842    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 35.081    

Slack (MET) :             35.081ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              1.001    41.464    
                         clock uncertainty           -0.098    41.366    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.842    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 35.081    

Slack (MET) :             35.081ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              1.001    41.464    
                         clock uncertainty           -0.098    41.366    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.842    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 35.081    

Slack (MET) :             35.081ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              1.001    41.464    
                         clock uncertainty           -0.098    41.366    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.842    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.842    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 35.081    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    1.023ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              1.023    41.486    
                         clock uncertainty           -0.098    41.388    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.959    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 35.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.330    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.429 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.079     0.279    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.399    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.410 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.410    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.066     0.266    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.373    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.405    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.450 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.450    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.207    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.109     0.316    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.408    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.413 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.066     0.266    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.357    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.316    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.415 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.415    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.066     0.266    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.358    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.375    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.474 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.079     0.279    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.400    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.431    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.079     0.279    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.400    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.430 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.436    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.066     0.266    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.387    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.066     0.266    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.248    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.066     0.266    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.248    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  1.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clock
Waveform:           { 0 20 }
Period:             40.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y6    nolabel_line170/u_clock/inst/clkout4_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3  
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.821ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              1.821    21.678    
                         clock uncertainty           -0.087    21.591    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    21.067    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.821ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              1.821    21.678    
                         clock uncertainty           -0.087    21.591    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    21.067    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.821ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              1.821    21.678    
                         clock uncertainty           -0.087    21.591    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    21.067    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.821ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              1.821    21.678    
                         clock uncertainty           -0.087    21.591    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    21.067    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    1.843ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              1.843    21.700    
                         clock uncertainty           -0.087    21.613    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    21.184    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 15.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.087    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.186 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism             -0.247     0.037    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.157    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.168 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.131    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.163    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.208    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.291    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism             -0.217     0.074    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.166    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.171 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.115    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.074    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.173 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.173    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.116    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.133    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.232 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism             -0.247     0.037    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.158    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.189    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.234    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism             -0.247     0.037    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.158    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.188 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.193    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.145    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.006    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism             -0.260     0.024    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.006    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  1.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y3    nolabel_line170/u_clock/inst/clkout5_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4  
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     20.000  19.000   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clock
  To Clock:  clk_out6_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.256    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.903    14.293    
                         clock uncertainty           -0.081    14.212    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.688    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.256    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.903    14.293    
                         clock uncertainty           -0.081    14.212    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.688    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.256    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.903    14.293    
                         clock uncertainty           -0.081    14.212    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.688    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.903ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.256    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.903    14.293    
                         clock uncertainty           -0.081    14.212    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.688    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.925ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    -0.804    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.680 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    -0.047    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.077 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.982    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.401 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.533    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.832 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.817    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.941 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.965    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.925    14.315    
                         clock uncertainty           -0.081    14.234    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.805    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  8.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.161    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.260 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.260    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.121     0.110    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.230    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.241 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.108     0.097    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.204    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.004ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.236    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.281    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.004    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.151     0.147    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.239    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.244 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.244    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.108     0.097    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.188    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.147    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.246 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.108     0.097    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.189    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.206    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.305 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.121     0.110    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.231    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.262    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.307    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.121     0.110    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.231    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.261 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.267    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.108     0.097    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.218    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.108     0.097    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.079    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.108     0.097    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.079    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  1.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clock
Waveform:           { 0 6.66667 }
Period:             13.333
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     13.333  11.178   BUFGCTRL_X0Y7    nolabel_line170/u_clock/inst/clkout6_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249     13.333  12.084   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5  
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     13.333  12.333   SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   13.333  200.027  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     6.667   6.167    SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clock
  To Clock:  clk_out7_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.866    10.717    
                         clock uncertainty           -0.077    10.640    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    10.116    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.866    10.717    
                         clock uncertainty           -0.077    10.640    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    10.116    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.866    10.717    
                         clock uncertainty           -0.077    10.640    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    10.116    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.866    10.717    
                         clock uncertainty           -0.077    10.640    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    10.116    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    -0.290    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    -0.166 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     0.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     2.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     2.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     3.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     4.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.888    10.739    
                         clock uncertainty           -0.077    10.662    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    10.233    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.077    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.176 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.134     0.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.146    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.157 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.121     0.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.120    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.152    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.197 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.197    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.101    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.164     0.063    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.155    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.160 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.160    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.121     0.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.104    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.063    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.162 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.162    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.121     0.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.105    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.122    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.221 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.221    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.134     0.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.147    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.178    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.134     0.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.147    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.177 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.183    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.228 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.228    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.121     0.013    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.134    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.121     0.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.005    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.121     0.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018    -0.005    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  1.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                 
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y8    nolabel_line170/u_clock/inst/clkout7_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y46     nolabel_line170/clk_AD_reg/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[0]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[1]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y45     nolabel_line170/cnt_reg[2]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[3]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[4]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y45     nolabel_line170/cnt_reg[5]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[6]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X35Y45     nolabel_line170/cnt_reg[7]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X34Y45     nolabel_line170/cnt_reg[8]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y4    nolabel_line170/u_clock/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.484ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    45.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -45.760    
  -------------------------------------------------------------------
                         slack                                 34.484    

Slack (MET) :             34.484ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    45.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -45.760    
  -------------------------------------------------------------------
                         slack                                 34.484    

Slack (MET) :             34.484ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    45.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -45.760    
  -------------------------------------------------------------------
                         slack                                 34.484    

Slack (MET) :             34.484ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    45.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -45.760    
  -------------------------------------------------------------------
                         slack                                 34.484    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    

Slack (MET) :             34.892ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock rise@80.000ns - clk_out4_clock rise@40.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 41.486 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    35.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    37.392    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    37.488 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    39.700    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    39.824 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    40.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    40.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    41.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    41.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    43.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    43.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    44.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    45.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                 34.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.330    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.429 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.055    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.410 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.410    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.029    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.405    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.450 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.450    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.200    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.741    
                         clock uncertainty            0.231     0.972    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.064    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.413 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.013    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.316    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.415 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.415    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.014    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.375    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.474 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.431    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.430 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.436    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.043    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    65.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -65.974    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    65.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -65.974    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    65.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -65.974    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    65.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -65.974    
  -------------------------------------------------------------------
                         slack                                 14.270    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    

Slack (MET) :             14.678ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock rise@80.000ns - clk_out5_clock rise@60.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 61.700 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     60.000    60.000 r  
    W5                                                0.000    60.000 r  mclk
                         net (fo=0)                   0.000    60.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    61.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    62.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    55.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    57.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    57.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    59.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    60.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    60.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    60.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    61.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    62.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    63.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    63.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    64.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    64.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    65.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -65.683    
  -------------------------------------------------------------------
                         slack                                 14.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.087    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.186 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.055    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.168 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.029    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.163    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.208    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.200    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.741    
                         clock uncertainty            0.231     0.972    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.064    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.171 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.013    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.074    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.173 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.173    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.014    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.133    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.232 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.189    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.234    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.188 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.193    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.043    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    71.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -71.923    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    71.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -71.923    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    71.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -71.923    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    71.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -71.923    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_clock rise@80.000ns - clk_out6_clock rise@66.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 67.649 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     66.667    66.667 r  
    W5                                                0.000    66.667 r  mclk
                         net (fo=0)                   0.000    66.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    68.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    69.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    62.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    64.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    64.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    65.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    65.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    66.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    66.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    67.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    68.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    69.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    69.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    70.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    70.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    71.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -71.632    
  -------------------------------------------------------------------
                         slack                                  8.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.161    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.260 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.260    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.055    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.241 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.029    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.236    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.281    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.200    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.741    
                         clock uncertainty            0.231     0.972    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.064    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.244 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.244    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.013    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.147    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.246 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.014    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.206    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.305 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.262    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.307    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.261 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.267    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.043    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    75.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -75.013    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    75.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -75.013    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    75.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -75.013    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    75.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    80.999    
                         clock uncertainty           -0.231    80.768    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    80.244    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         80.244    
                         arrival time                         -75.013    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@80.000ns - clk_out7_clock rise@70.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 80.494 - 80.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 70.739 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     70.000    70.000 r  
    W5                                                0.000    70.000 r  mclk
                         net (fo=0)                   0.000    70.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    71.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    72.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    65.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    67.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    67.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    69.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    69.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    70.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    71.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    72.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    72.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    73.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    74.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  mclk
                         net (fo=0)                   0.000    80.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.218    75.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    76.914    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    77.005 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.993    78.998    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.100    79.098 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    79.618    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    79.718 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    80.494    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    81.021    
                         clock uncertainty           -0.231    80.790    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    80.361    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         80.361    
                         arrival time                         -74.722    
  -------------------------------------------------------------------
                         slack                                  5.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.077    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.176 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.055    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.157 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.029    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.152    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.197 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.197    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.200    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.741    
                         clock uncertainty            0.231     0.972    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.064    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.160 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.160    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.013    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.063    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.162 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.162    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.014    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.122    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.221 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.221    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.178    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.704    
                         clock uncertainty            0.231     0.935    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.056    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.177 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.183    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.228 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.228    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.043    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.193ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           1.093    -0.597    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.056    -0.541 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.231 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.193    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.691    
                         clock uncertainty            0.231     0.922    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.904    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.423ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.231    40.738    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.214    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 34.423    

Slack (MET) :             34.423ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.231    40.738    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.214    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 34.423    

Slack (MET) :             34.423ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.231    40.738    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.214    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 34.423    

Slack (MET) :             34.423ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.231    40.738    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.214    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.214    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 34.423    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out4_clock rise@40.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.231    40.760    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.331    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.331    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 34.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.329    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.428 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.231     0.942    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.062    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.409 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.036    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.404    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.207    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.748    
                         clock uncertainty            0.231     0.979    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.071    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.412 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.020    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.315    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.414 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.021    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.374    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.473 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.231     0.942    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.063    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.430    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.475 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.475    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.231     0.942    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.063    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.429 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.435    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.480    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.911    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.231     0.929    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.911    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.252ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                 14.252    

Slack (MET) :             14.252ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                 14.252    

Slack (MET) :             14.252ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                 14.252    

Slack (MET) :             14.252ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                 14.252    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clock rise@40.000ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                 14.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.087    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.186 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.049    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.168 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.023    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.163    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.208    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.207    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.748    
                         clock uncertainty            0.218     0.966    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.058    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.171 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.007    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.074    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.173 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.173    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.008    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.133    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.232 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.189    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.234    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.188 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.193    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.037    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack        8.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out4_clock rise@40.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                  8.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.161    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.260 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.260    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.049    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.241 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.023    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.236    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.281    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.207    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.748    
                         clock uncertainty            0.218     0.966    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.058    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.244 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.244    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.007    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.147    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.246 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.008    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.206    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.305 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.262    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.307    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.261 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.267    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.037    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clock
  To Clock:  clk_out4_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    35.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -35.013    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    35.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -35.013    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    35.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -35.013    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    35.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    40.969    
                         clock uncertainty           -0.218    40.750    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    40.226    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.226    
                         arrival time                         -35.013    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clock rise@40.000ns - clk_out7_clock rise@30.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.463ns = ( 40.463 - 40.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 30.739 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961    25.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661    27.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    27.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222    29.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    30.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    31.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    32.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    32.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    33.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    34.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  mclk
                         net (fo=0)                   0.000    40.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.218    35.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    37.005 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.963    38.968    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.100    39.068 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    39.588    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    39.688 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    40.463    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    40.991    
                         clock uncertainty           -0.218    40.772    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    40.343    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.343    
                         arrival time                         -34.722    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.077    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.176 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.049    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.157 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.023    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.152    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.197 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.197    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.207    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.748    
                         clock uncertainty            0.218     0.966    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.058    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.160 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.160    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.007    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.063    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.162 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.162    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.008    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.122    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.221 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.221    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.178    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.711    
                         clock uncertainty            0.218     0.929    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.050    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.177 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.183    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.228 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.228    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.037    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out4_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.200ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           1.099    -0.590    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.056    -0.534 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.280    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.224 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.200    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.698    
                         clock uncertainty            0.218     0.916    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.898    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.231    20.131    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.607    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.607    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.231    20.131    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.607    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.607    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.231    20.131    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.607    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.607    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             13.817ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.231    20.131    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.607    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.607    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 13.817    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.231    20.153    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.724    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 14.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.329    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.428 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.231     1.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.146    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.409 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.120    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.404    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.291    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.832    
                         clock uncertainty            0.231     1.063    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.155    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.412 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.104    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.315    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.414 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.105    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.374    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.473 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.231     1.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.147    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.430    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.475 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.475    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.231     1.026    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.147    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.429 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.435    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.480    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.134    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.995    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.231     1.013    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.995    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.354    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack       13.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.218    20.144    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.620    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.218    20.144    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.620    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.218    20.144    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.620    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             13.859ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.218    20.144    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.620    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 13.859    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    

Slack (MET) :             14.267ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_clock rise@20.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.218    20.166    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.737    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 14.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.330    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.429 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.218     1.013    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.133    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.410 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.410    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.107    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.405    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.450 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.450    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.291    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.832    
                         clock uncertainty            0.218     1.050    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.142    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.413 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.091    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.316    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.415 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.415    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.092    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.375    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.474 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.218     1.013    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.134    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.431    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.218     1.013    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.134    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.430 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.436    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.121    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.982    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.218     1.000    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.982    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    18.590    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    18.590    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    18.590    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    18.590    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -18.590    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out5_clock rise@20.000ns - clk_out6_clock rise@13.333ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 14.315 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.025    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961     9.064 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    10.725    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    10.821 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    12.530    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    12.654 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    13.287    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    14.315    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    14.734 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    15.866    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    16.165 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    17.151    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    17.275 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    18.299    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.161    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.260 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.260    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.122    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.241 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.096    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.236    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.281    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.291    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.832    
                         clock uncertainty            0.207     1.039    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.131    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.244 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.244    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.080    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.147    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.246 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.081    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.206    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.305 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.123    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.262    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.307    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.123    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.261 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.267    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.110    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.971    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.685ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.971    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clock
  To Clock:  clk_out5_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    20.362    
                         clock uncertainty           -0.207    20.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    19.631    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         19.631    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out5_clock rise@20.000ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.143ns = ( 19.857 - 20.000 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.218    15.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    16.914    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.005 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.977    18.981    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.100    19.081 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    19.857    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    20.384    
                         clock uncertainty           -0.207    20.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    19.748    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  5.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.077    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.176 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.122    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.157 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.096    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.291ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.152    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.197 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.197    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431     0.291    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.832    
                         clock uncertainty            0.207     1.039    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.131    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.160 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.160    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.080    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.063    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.162 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.162    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.081    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.122    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.221 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.221    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.123    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.178    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.795    
                         clock uncertainty            0.207     1.002    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.123    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.177 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.183    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.228 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.228    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.110    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.971    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           1.183    -0.506    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.056    -0.450 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.196    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.140 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424     0.284    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.782    
                         clock uncertainty            0.207     0.989    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.971    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out6_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.231    13.665    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.141    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.231    13.665    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.141    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.231    13.665    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.141    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.231    13.665    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.141    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.231    13.687    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.258    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  7.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.329    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.428 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.231     0.731    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.851    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.409 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.825    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.004ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.404    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.004    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.537    
                         clock uncertainty            0.231     0.768    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.860    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.412 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.809    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.315    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.414 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.810    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.374    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.473 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.231     0.731    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.852    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.430    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.475 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.475    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.231     0.731    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.852    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.429 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.435    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.480    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.839    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.700    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.231     0.718    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.700    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.649    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out6_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.218    13.678    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.154    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.218    13.678    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.154    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.218    13.678    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.154    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.218    13.678    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.154    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out6_clock rise@13.333ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.218    13.700    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.271    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.271    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  7.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.330    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.429 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.218     0.718    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.838    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.410 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.410    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.812    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.004ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.405    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.450 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.450    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.004    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.537    
                         clock uncertainty            0.218     0.755    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.847    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.413 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.796    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.316    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.415 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.415    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.797    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.375    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.474 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.218     0.718    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.839    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.431    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.218     0.718    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.839    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.430 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.436    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.826    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.687    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.218     0.705    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.687    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.662    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out6_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    27.229    
                         clock uncertainty           -0.207    27.022    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    26.498    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.498    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    27.229    
                         clock uncertainty           -0.207    27.022    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    26.498    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.498    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    27.229    
                         clock uncertainty           -0.207    27.022    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    26.498    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         26.498    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    25.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    27.229    
                         clock uncertainty           -0.207    27.022    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    26.498    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         26.498    
                         arrival time                         -25.974    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out6_clock rise@26.667ns - clk_out5_clock rise@20.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 26.724 - 26.667 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 21.700 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk
                         net (fo=0)                   0.000    20.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    15.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    17.392    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.488 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    19.914    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124    20.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    20.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    20.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    21.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    22.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    23.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    23.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    24.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    24.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    25.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.055 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.217    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218    21.999 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    23.580    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.671 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    25.228    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    25.328 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    25.848    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    25.948 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    26.724    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    27.251    
                         clock uncertainty           -0.207    27.044    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    26.615    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.615    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.087    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.186 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.207     0.707    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.827    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.168 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.801    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.004ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.163    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.208    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.004    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.537    
                         clock uncertainty            0.207     0.744    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.836    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.171 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.785    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.074    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.173 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.173    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.786    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.133    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.232 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.207     0.707    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.828    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.189    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.234    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.207     0.707    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.828    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.188 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.193    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.815    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.676    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.207     0.694    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.676    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clock
  To Clock:  clk_out6_clock

Setup :           21  Failing Endpoints,  Worst Slack       -1.843ns,  Total Violation      -23.621ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.201    13.695    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.171    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.201    13.695    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.171    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.201    13.695    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.171    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.843ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    15.013    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    13.896    
                         clock uncertainty           -0.201    13.695    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    13.171    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                 -1.843    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out6_clock rise@13.333ns - clk_out7_clock rise@10.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.057ns = ( 13.391 - 13.333 ) 
    Source Clock Delay      (SCD):    0.739ns = ( 10.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.961     5.731 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.661     7.392    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     7.488 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           2.222     9.710    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.834 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    10.739    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    11.158 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    12.290    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    12.589 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    13.574    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.698 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    14.722    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  mclk
                         net (fo=0)                   0.000    13.333    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.721 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.883    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.218     8.666 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.581    10.247    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    10.338 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.557    11.895    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.100    11.995 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.520    12.515    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.100    12.615 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    13.391    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    13.918    
                         clock uncertainty           -0.201    13.717    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    13.288    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -1.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.077    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.176 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.176    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.201     0.701    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.821    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.157 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.157    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.795    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.004ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.152    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.197 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.197    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.004    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.537    
                         clock uncertainty            0.201     0.738    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.830    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.061    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.160 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.160    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.779    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.063    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.162 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.162    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.780    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.141 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.122    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.221 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.221    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.201     0.701    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.822    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.178    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.223    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.500    
                         clock uncertainty            0.201     0.701    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.822    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.177 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.183    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.228 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.228    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.809    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.670    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out6_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clock rise@0.000ns - clk_out7_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.011ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           0.782    -0.399    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.013    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.154 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.662    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.096    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.888    -0.801    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.056    -0.745 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.254    -0.491    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.056    -0.435 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.011    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.487    
                         clock uncertainty            0.201     0.688    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.670    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out7_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.231    10.126    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.602    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.231    10.126    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.602    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.231    10.126    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.602    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.791    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.231    10.126    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.602    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           2.242    -0.270    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.124    -0.146 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.487    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.611 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.516    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.935 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.067    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.366 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.351    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.475 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.500    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.231    10.148    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.719    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.719    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  4.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.329    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.428 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.231     0.634    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.754    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.409 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.409    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.728    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.404    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.449    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.101    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.440    
                         clock uncertainty            0.231     0.671    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.763    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.313    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.412 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.712    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.315    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.414 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.414    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.713    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.393 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.374    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.473 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.473    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.231     0.634    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.755    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.430    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.475 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.475    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.231     0.634    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.755    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.429 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.435    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.480 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.480    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.742    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.603    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out3_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout3_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_2_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.265    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.914    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.231     0.621    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.603    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.746    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clock
  To Clock:  clk_out7_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.218    10.138    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.614    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.218    10.138    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.614    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.218    10.138    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.614    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.760    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.218    10.138    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.614    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           2.212    -0.300    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.124    -0.176 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.457    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.581 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.486    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     1.905 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.037    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.336 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.321    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.445 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.469    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.218    10.160    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.731    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  4.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.330    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.429 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.218     0.621    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.741    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.410 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.410    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.715    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.405    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.450 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.450    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.101    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.440    
                         clock uncertainty            0.218     0.658    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.750    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.314    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.413 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.413    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.699    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.316    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.415 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.415    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.700    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.375    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.474 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.474    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.218     0.621    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.742    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.431    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.476    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.218     0.621    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.742    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.430 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.436    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.729    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.590    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out4_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out4_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout4_buf/O
                         net (fo=1, routed)           0.780    -0.401    nolabel_line170/n_3_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.356 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.146    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.101 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.266    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.915    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.960 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.349    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.218     0.608    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.590    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.759    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clock
  To Clock:  clk_out7_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.207    10.149    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.625    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.207    10.149    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.625    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.207    10.149    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.625    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315     5.974    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    10.357    
                         clock uncertainty           -0.207    10.149    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524     9.625    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.625    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out7_clock rise@10.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 9.851 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.961    -4.269 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -2.608    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           2.426    -0.086    nolabel_line170/n_4_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.038 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633     0.671    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124     0.795 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905     1.700    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     2.119 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132     3.251    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299     3.550 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985     4.535    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.659 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024     5.683    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk
                         net (fo=0)                   0.000    10.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218     5.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581     6.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     7.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971     8.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100     9.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776     9.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    10.379    
                         clock uncertainty           -0.207    10.171    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429     9.742    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                  4.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.087    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.186 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.207     0.610    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.730    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.168 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.168    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.704    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.163    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.208 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.208    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.101    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.440    
                         clock uncertainty            0.207     0.647    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.739    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.072    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.171 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.171    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.688    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.074    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.173 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.173    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.689    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.152 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.133    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.232 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.232    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.207     0.610    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.731    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.189    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.234 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.234    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.207     0.610    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.731    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.188 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.193    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.238    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.718    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.579    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out5_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.024ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out5_clock
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout5_buf/O
                         net (fo=2, routed)           0.793    -0.388    nolabel_line170/n_4_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.343 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.024    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.165 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.673    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.718 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.107    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.207     0.597    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.579    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clock
  To Clock:  clk_out7_clock

Setup :           21  Failing Endpoints,  Worst Slack       -2.292ns,  Total Violation      -33.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.505    30.357    
                         clock uncertainty           -0.201    30.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    29.631    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.631    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.505    30.357    
                         clock uncertainty           -0.201    30.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    29.631    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.631    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.505    30.357    
                         clock uncertainty           -0.201    30.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    29.631    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.631    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        4.274ns  (logic 0.842ns (19.698%)  route 3.432ns (80.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.315    31.923    nolabel_line170/clear
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.505    30.357    
                         clock uncertainty           -0.201    30.155    
    SLICE_X34Y45         FDRE (Setup_fdre_C_R)       -0.524    29.631    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.631    
                         arrival time                         -31.923    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out7_clock rise@30.000ns - clk_out6_clock rise@26.667ns)
  Data Path Delay:        3.983ns  (logic 0.842ns (21.137%)  route 3.141ns (78.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.149ns = ( 29.851 - 30.000 ) 
    Source Clock Delay      (SCD):    0.982ns = ( 27.649 - 26.667 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                     26.667    26.667 r  
    W5                                                0.000    26.667 r  mclk
                         net (fo=0)                   0.000    26.667    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.125 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.358    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.961    22.397 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.661    24.059    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    24.155 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           1.708    25.863    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.124    25.987 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.633    26.620    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    26.744 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.905    27.649    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    28.068 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           1.132    29.200    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.299    29.499 f  nolabel_line170/cnt[9]_i_4/O
                         net (fo=1, routed)           0.985    30.484    nolabel_line170/n_0_cnt[9]_i_4
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124    30.608 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          1.024    31.632    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  mclk
                         net (fo=0)                   0.000    30.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.550    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -7.218    25.332 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.581    26.914    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    27.005 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.971    28.976    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.100    29.076 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.776    29.851    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[7]/C
                         clock pessimism              0.527    30.379    
                         clock uncertainty           -0.201    30.177    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    29.748    nolabel_line170/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 -1.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.527%)  route 0.935ns (80.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.935     1.161    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.260 r  nolabel_line170/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.260    nolabel_line170/p_0_in[5]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[5]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.201     0.604    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     0.724    nolabel_line170/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.582%)  route 0.920ns (80.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.096     1.241 r  nolabel_line170/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line170/p_0_in[1]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     0.698    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/clk_AD_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.231ns (19.507%)  route 0.953ns (80.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.101ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.445     1.236    nolabel_line170/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.281 r  nolabel_line170/clk_AD_i_1/O
                         net (fo=1, routed)           0.000     1.281    nolabel_line170/n_0_clk_AD_i_1
    SLICE_X35Y46         FDRE                                         r  nolabel_line170/clk_AD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.431    -0.101    nolabel_line170/DCLK
    SLICE_X35Y46                                                      r  nolabel_line170/clk_AD_reg/C
                         clock pessimism              0.541     0.440    
                         clock uncertainty            0.201     0.641    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.733    nolabel_line170/clk_AD_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.227ns (19.793%)  route 0.920ns (80.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.920     1.145    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.099     1.244 r  nolabel_line170/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.244    nolabel_line170/p_0_in[4]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.682    nolabel_line170/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.758%)  route 0.922ns (80.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.922     1.147    nolabel_line170/cnt_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I1_O)        0.099     1.246 r  nolabel_line170/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.246    nolabel_line170/p_0_in[3]
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[3]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     0.683    nolabel_line170/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.793%)  route 0.981ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     0.225 r  nolabel_line170/cnt_reg[1]/Q
                         net (fo=7, routed)           0.981     1.206    nolabel_line170/cnt_reg__0[1]
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.099     1.305 r  nolabel_line170/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.305    nolabel_line170/p_0_in[2]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[2]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.201     0.604    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.725    nolabel_line170/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.186ns (15.372%)  route 1.024ns (84.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[6]/Q
                         net (fo=5, routed)           1.024     1.262    nolabel_line170/cnt_reg__0[6]
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  nolabel_line170/cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.307    nolabel_line170/p_0_in[9]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[9]/C
                         clock pessimism              0.511     0.403    
                         clock uncertainty            0.201     0.604    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.725    nolabel_line170/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.206%)  route 1.006ns (82.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     0.261 r  nolabel_line170/cnt_reg[8]/Q
                         net (fo=3, routed)           1.006     1.267    nolabel_line170/cnt_reg__0[8]
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  nolabel_line170/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    nolabel_line170/p_0_in[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line170/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X34Y45                                                      r  nolabel_line170/cnt_reg[8]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     0.712    nolabel_line170/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[0]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.573    nolabel_line170/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line170/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clock  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            nolabel_line170/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out7_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out7_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clock rise@0.000ns - clk_out6_clock rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.186ns (17.169%)  route 0.897ns (82.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    0.097ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.359    -1.693 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.486    -1.207    nolabel_line170/u_clock/inst/clk_out6_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  nolabel_line170/u_clock/inst/clkout6_buf/O
                         net (fo=1, routed)           0.611    -0.570    nolabel_line170/n_5_u_clock
    SLICE_X31Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.525 r  nolabel_line170/cnt[9]_i_6/O
                         net (fo=1, routed)           0.210    -0.315    nolabel_line170/n_0_cnt[9]_i_6
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.367     0.097    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     0.238 r  nolabel_line170/cnt_reg[4]/Q
                         net (fo=4, routed)           0.508     0.746    nolabel_line170/cnt_reg__0[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.791 r  nolabel_line170/cnt[9]_i_1/O
                         net (fo=11, routed)          0.389     1.180    nolabel_line170/clear
    SLICE_X35Y45         FDRE                                         r  nolabel_line170/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk
                         net (fo=0)                   0.000     0.000    nolabel_line170/u_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  nolabel_line170/u_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    nolabel_line170/u_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.142    -2.248 r  nolabel_line170/u_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.530    -1.718    nolabel_line170/u_clock/inst/clk_out7_clock
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  nolabel_line170/u_clock/inst/clkout7_buf/O
                         net (fo=1, routed)           1.101    -0.588    nolabel_line170/n_6_u_clock
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.056    -0.532 r  nolabel_line170/cnt[9]_i_3/O
                         net (fo=11, routed)          0.424    -0.108    nolabel_line170/DCLK
    SLICE_X35Y45                                                      r  nolabel_line170/cnt_reg[1]/C
                         clock pessimism              0.498     0.390    
                         clock uncertainty            0.201     0.591    
    SLICE_X35Y45         FDRE (Hold_fdre_C_R)        -0.018     0.573    nolabel_line170/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.607    





