

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Fri Oct 31 14:36:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  209640601|  209640601|  2.096 sec|  2.096 sec|  209640601|  209640601|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99  |conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5  |     3213|     3213|  32.130 us|  32.130 us|  3213|  3213|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_2_VITIS_LOOP_15_3  |  209640600|  209640600|      3224|          -|          -|  65025|        no|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     340|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|    1592|    9865|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     147|    -|
|Register         |        -|     -|     221|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1813|   10352|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99  |conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5  |        0|   0|  1592|  9865|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |Total                                                     |                                                |        0|   0|  1592|  9865|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_143_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln13_fu_155_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_188_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln37_fu_236_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln37_fu_227_p2       |         -|   0|  0|  16|          16|          16|
    |and_ln18_fu_314_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_276_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_137_p2      |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln15_fu_161_p2      |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_7_fu_282_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln25_2_fu_270_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln25_fu_264_p2      |      icmp|   0|  0|  15|           8|           1|
    |ymaggreater_fu_294_p2    |      icmp|   0|  0|  39|          32|           1|
    |output_ftmap_d0          |    select|   0|  0|  32|           1|           1|
    |res_fu_300_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln13_1_fu_175_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln13_fu_167_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln25_fu_307_p3    |    select|   0|  0|  32|           1|          32|
    |xor_ln18_fu_288_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 340|         167|         130|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         13|    1|         13|
    |grp_fu_112_ce          |   9|          2|    1|          2|
    |grp_fu_112_p0          |  14|          3|   32|         96|
    |grp_fu_112_p1          |  14|          3|   32|         96|
    |grp_fu_407_ce          |   9|          2|    1|          2|
    |grp_fu_411_ce          |   9|          2|    1|          2|
    |indvar_flatten6_fu_72  |   9|          2|   16|         32|
    |out_feat_x_fu_64       |   9|          2|    8|         16|
    |out_feat_y_fu_68       |   9|          2|    8|         16|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 147|         31|  100|        275|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  12|   0|   12|          0|
    |bitcast_ln13_reg_392                                                   |  64|   0|   64|          0|
    |grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten6_fu_72                                                  |  16|   0|   16|          0|
    |out_feat_x_fu_64                                                       |   8|   0|    8|          0|
    |out_feat_y_fu_68                                                       |   8|   0|    8|          0|
    |select_ln13_1_reg_374                                                  |   8|   0|    8|          0|
    |select_ln13_reg_368                                                    |   8|   0|    8|          0|
    |x_assign_3_2_mid2_reg_387                                              |  64|   0|   64|          0|
    |y_assign_reg_400                                                       |  32|   0|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 221|   0|  221|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_97_p_din0        |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_97_p_din1        |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_97_p_opcode      |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_97_p_dout0       |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_97_p_ce          |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_108_p_din0       |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_108_p_dout0      |   in|   64|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_108_p_ce         |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_101_p_din0       |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_101_p_din1       |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_101_p_dout0      |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_101_p_ce         |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_105_p_din0       |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_105_p_dout0      |   in|   64|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_105_p_ce         |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|conv3_weights_address0  |  out|   10|   ap_memory|         conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|         conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|         conv3_weights|         array|
|conv3_weights_address1  |  out|   10|   ap_memory|         conv3_weights|         array|
|conv3_weights_ce1       |  out|    1|   ap_memory|         conv3_weights|         array|
|conv3_weights_q1        |   in|   32|   ap_memory|         conv3_weights|         array|
|conv3_biases_0_0_val    |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|output_ftmap_address0   |  out|   16|   ap_memory|          output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|          output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|          output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|          output_ftmap|         array|
|layer2_output_address0  |  out|   21|   ap_memory|         layer2_output|         array|
|layer2_output_ce0       |  out|    1|   ap_memory|         layer2_output|         array|
|layer2_output_q0        |   in|   32|   ap_memory|         layer2_output|         array|
+------------------------+-----+-----+------------+----------------------+--------------+

