// Seed: 4177327712
module module_0 (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    output uwire id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15
    , id_39,
    output supply0 id_16,
    output wor id_17,
    input supply0 id_18,
    output tri0 id_19,
    input tri1 id_20,
    input tri1 id_21,
    input supply1 id_22,
    output tri0 id_23,
    output supply1 id_24,
    input wire id_25,
    output supply1 id_26,
    output wire id_27,
    input wor id_28,
    input tri1 id_29,
    output uwire id_30,
    output wire id_31,
    input wand id_32,
    inout supply0 id_33,
    input supply0 id_34,
    input uwire id_35,
    input wand id_36,
    input tri1 id_37
);
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    output wand id_10,
    inout supply0 id_11,
    output wor id_12
);
  assign id_11 = ~id_4;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_3,
      id_11,
      id_9,
      id_10,
      id_9,
      id_10,
      id_5,
      id_1,
      id_10,
      id_12,
      id_5,
      id_5,
      id_7,
      id_11,
      id_8,
      id_7,
      id_11,
      id_6,
      id_1,
      id_0,
      id_10,
      id_11,
      id_1,
      id_3,
      id_11,
      id_0,
      id_4,
      id_11,
      id_8,
      id_11,
      id_11,
      id_7,
      id_7,
      id_11,
      id_4
  );
  assign modCall_1.type_56 = 0;
endmodule
