

================================================================
== Vitis HLS Report for 'lab6_z1'
================================================================
* Date:           Wed Nov 29 19:19:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab6_z1
* Solution:       sol3_3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.302 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |       35|       35|         5|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 0, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 16 'store' 'store_ln4' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln4 = br void" [./source/lab6_z1.cpp:4]   --->   Operation 17 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.45ns)   --->   "%icmp_ln4 = icmp_eq  i6 %i_1, i6 32" [./source/lab6_z1.cpp:4]   --->   Operation 20 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%add_ln4 = add i6 %i_1, i6 1" [./source/lab6_z1.cpp:4]   --->   Operation 22 'add' 'add_ln4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.split, void" [./source/lab6_z1.cpp:4]   --->   Operation 23 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_1" [./source/lab6_z1.cpp:4]   --->   Operation 24 'zext' 'i_cast' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %i_cast" [./source/lab6_z1.cpp:5]   --->   Operation 25 'getelementptr' 'b_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.15ns)   --->   "%b_load = load i5 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 26 'load' 'b_load' <Predicate = (!icmp_ln4)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %i_cast" [./source/lab6_z1.cpp:5]   --->   Operation 27 'getelementptr' 'c_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.15ns)   --->   "%c_load = load i5 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 28 'load' 'c_load' <Predicate = (!icmp_ln4)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln4 = store i6 %add_ln4, i6 %i" [./source/lab6_z1.cpp:4]   --->   Operation 29 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 30 [1/2] (2.15ns)   --->   "%b_load = load i5 %b_addr" [./source/lab6_z1.cpp:5]   --->   Operation 30 'load' 'b_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 31 [1/2] (2.15ns)   --->   "%c_load = load i5 %c_addr" [./source/lab6_z1.cpp:5]   --->   Operation 31 'load' 'c_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 32 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 32 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 33 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 33 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 34 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 34 'mul' 'mul_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln7 = ret" [./source/lab6_z1.cpp:7]   --->   Operation 40 'ret' 'ret_ln7' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab6_z1.cpp:4]   --->   Operation 35 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln5 = mul i16 %c_load, i16 %b_load" [./source/lab6_z1.cpp:5]   --->   Operation 36 'mul' 'mul_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %i_cast" [./source/lab6_z1.cpp:5]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.15ns)   --->   "%store_ln5 = store i16 %mul_ln5, i5 %a_addr" [./source/lab6_z1.cpp:5]   --->   Operation 38 'store' 'store_ln5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.56ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ./source/lab6_z1.cpp:4) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln4', ./source/lab6_z1.cpp:4) [19]  (1.95 ns)
	'store' operation ('store_ln4', ./source/lab6_z1.cpp:4) of variable 'add_ln4', ./source/lab6_z1.cpp:4 on local variable 'i' [31]  (1.61 ns)

 <State 2>: 4.3ns
The critical path consists of the following:
	'load' operation ('b_load', ./source/lab6_z1.cpp:5) on array 'b' [25]  (2.15 ns)
	'mul' operation of DSP[28] ('mul_ln5', ./source/lab6_z1.cpp:5) [28]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[28] ('mul_ln5', ./source/lab6_z1.cpp:5) [28]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[28] ('mul_ln5', ./source/lab6_z1.cpp:5) [28]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[28] ('mul_ln5', ./source/lab6_z1.cpp:5) [28]  (0 ns)
	'store' operation ('store_ln5', ./source/lab6_z1.cpp:5) of variable 'mul_ln5', ./source/lab6_z1.cpp:5 on array 'a' [30]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
