module block_alignment
  import pcie_phy_pkg::*;
#(
    // TLP data width
    parameter int DATA_WIDTH    = 32,
    // TLP strobe width
    // parameter int STRB_WIDTH    = DATA_WIDTH / 8,
    // parameter int KEEP_WIDTH    = STRB_WI1DTH,
    // parameter int USER_WIDTH    = 1,
    parameter int MAX_NUM_LANES = 4
) (
    //clocks and resets
    input  logic                                           clk_i,              // Clock signal
    input  logic                                           rst_i,              // Reset signal
    input  logic                                           phy_link_up_i,
    input  logic                                           lane_reverse_i,
    input  rate_speed_e                                    curr_data_rate_i,
    input  logic        [( MAX_NUM_LANES* DATA_WIDTH)-1:0] data_i,
    input  logic        [               MAX_NUM_LANES-1:0] data_valid_i,
    input  logic        [           (4*MAX_NUM_LANES)-1:0] data_k_i,
    input  logic        [           (2*MAX_NUM_LANES)-1:0] sync_header_i,
    output logic        [( MAX_NUM_LANES* DATA_WIDTH)-1:0] data_o,
    output logic        [               MAX_NUM_LANES-1:0] data_valid_o,
    output logic        [           (4*MAX_NUM_LANES)-1:0] data_k_o,
    output logic        [           (2*MAX_NUM_LANES)-1:0] sync_header_o,
    input  logic        [                             5:0] pipe_width_i,
    input  logic        [                             5:0] num_active_lanes_i
);



  localparam int PipeWidthGen1 = 8;
  localparam int PipeWidthGen2 = 16;
  localparam int PipeWidthGen3 = 16;
  localparam int NumPipelines = 4;
  localparam int PipeWidthGen4 = 32;
  localparam int PipeWidthGen5 = 32;
  localparam int BytesPerTransfer = DATA_WIDTH / 8;
  localparam int MaxWordsPerTransaction = 512 / DATA_WIDTH;
  localparam int MaxBytesPerTransfer = MAX_NUM_LANES * BytesPerTransfer;


  // typedef enum logic [4:0] {
  //   ST_IDLE,
  //   ST_SEND_DATA,
  //   ST_LAST_DATA
  // } data_mux_st_e;


  // block_alignment_st_e                                    curr_state;
  // block_alignment_st_e                                    next_state;
  logic [31:0] data_out;
  logic [ 7:0] pipewidth_bytes;


  typedef struct {
    logic [NumPipelines-1:0][( MAX_NUM_LANES* DATA_WIDTH)-1:0] data;
    logic [NumPipelines-1:0][MAX_NUM_LANES-1:0]                data_valid;
    logic [NumPipelines-1:0][(4*MAX_NUM_LANES)-1:0]            data_k;
    logic [NumPipelines-1:0][(2*MAX_NUM_LANES)-1:0]            sync_header;
    logic [5:0]                                                word_count;
    logic                                                      is_ordered_set;
    logic                                                      is_data;
    logic                                                      ready_out;
    logic [15:0]                                               mask;

  } block_alignment_t;


  block_alignment_t D;
  block_alignment_t Q;

  logic [7:0] lane_number;
  logic [7:0] byte_number;
  logic [7:0] pipewidth_shift_idx;
  logic [7:0] lanes_shift_idx;
  logic [7:0] lane_idx;


  always_ff @(posedge clk_i) begin : main_seq_block
    if (rst_i) begin
      Q <= '{default: 'd0};
    end else begin
      Q <= D;
    end
  end



  always_comb begin : block_alignment_combinational_logic
    pipewidth_bytes     = (pipe_width_i >> 3);
    pipewidth_shift_idx = (pipewidth_bytes) - 1;
    lanes_shift_idx     = 1 + (num_active_lanes_i >> 1);


    // ------------------------------------------------------------------
    // The pipeline advances EVERY clock and an idle input clock enters it as
    // a BUBBLE (data_valid[0] = 0) which walks out carrying its own data.
    //
    // `D = Q;` is the default every branch below relies on.  Without it this
    // block wrote D only inside `if (phy_link_up_i & |data_valid_i)`, so the
    // whole struct inferred a LATCH, and that one omission produced three
    // separate failures: data_valid_o could never fall, the data pipeline
    // froze while the valid pipeline did not, and rst_i did not stick -- Q
    // cleared under reset and was reloaded from the latched D on release.
    //
    // !! DATA AND VALID MUST ADVANCE ON THE SAME CONDITION.  That is the
    // whole content of the fix.  Advancing the valid while the data is
    // guarded (or the reverse) keeps the COUNTS right and breaks the
    // ASSOCIATION, which is the one thing a pipeline exists to preserve.
    // Measured: tb/phy_receive/test_block_alignment.py, 8 properties.
    // ------------------------------------------------------------------
    D = Q;
    for (int pipeline_idx = 0; pipeline_idx < NumPipelines; pipeline_idx++) begin
      if (pipeline_idx == 0) begin
        D.data[pipeline_idx]        = data_i;
        D.data_k[pipeline_idx]      = data_k_i;
        D.data_valid[pipeline_idx]  = {MAX_NUM_LANES{phy_link_up_i}} & data_valid_i;
        D.sync_header[pipeline_idx] = sync_header_i;
      end else begin
        // D.lfsr_out[pipeline_idx] = Q.lfsr_out[pipeline_idx-1];
        D.data_valid[pipeline_idx]  = Q.data_valid[pipeline_idx-1];
        D.data[pipeline_idx]        = Q.data[pipeline_idx-1];
        D.data_k[pipeline_idx]      = Q.data_k[pipeline_idx-1];
        // !! `D`, not `Q`, and it is LEFT AS FOUND.  This makes sync_header a
        // combinational fan-out chain rather than a pipeline stage, so all
        // four stages take stage 0's value in the same clock and
        // sync_header_o is delayed by ONE cycle while data_o is delayed by
        // four.  LATENT, not live: both integrated tops tie the port to '0
        // (pcie_endpoint_top.sv:416), so the chain propagates a constant.
        // Registered; outside this rung's radius, which is the valid pipeline.
        D.sync_header[pipeline_idx] = D.sync_header[pipeline_idx-1];
      end
    end


      //--------------------------------------------------------------------------
      //First stage
      // if (pipe_width_i == 8'd8 && |data_valid_i) begin
      //   for (int lane = 0; lane < MAX_NUM_LANES; lane++) begin
      //     lane_number = lane_reverse_i ? (num_active_lanes_i - 1) - lane : lane;
      //     if (lane < num_active_lanes_i) begin
      //       // data_c[lane*8+:8]        = data_i[BytesPerTransfer*lane_number*8+:8];
      //       // data_valid_c[lane]       = data_valid_i[lane_number];
      //       // data_k_c[lane]           = data_k_i[lane_number*4];
      //       // sync_header_c[lane*2+:2] = sync_header_i[lane_number*2+:2];
      //     end
      //   end
      // end
      // if (|data_valid_i) begin
      //   sync_header_c = sync_header_i;
      //   data_valid_c  = data_valid_i;
      //   // for (int lane = 0; lane < MAX_NUM_LANES; lane++) begin
      //   //   lane_number = lane_reverse_i ? (num_active_lanes_i - 1) - lane : lane;
      //   //   sync_header_c[2*lane+:2] = sync_header_i[2*lane_number+:2];
      //   //   if (lane < num_active_lanes_i) begin
      //   //     data_out = data_i[32*lane+:32];
      //   //     data_valid_c[lane] = data_valid_i[lane_number];
      //   //   end

      //   for (logic [15:0] byte_idx = 0; (byte_idx < MaxBytesPerTransfer); byte_idx++) begin
      //     if (byte_idx < num_active_lanes_i * pipewidth_bytes) begin
      //       mask = '0;
      //       for (int i = 0; i < 16; i++) begin
      //         if (i < pipewidth_shift_idx) begin
      //           mask[i] = '1;
      //         end
      //       end
      //       lane_number = byte_idx & mask;
      //       byte_number = (BytesPerTransfer - 1)
      //       - ((byte_idx >> pipewidth_shift_idx) & 8'b00000011);
      //       data_out = data_i[lane_number*32+:32];
      //       data_k = data_k_i[lane_number*4+:4];
      //       data_c[byte_idx*8+:8] = data_out[byte_idx*8+:8];
      //       data_k_c[byte_idx] = data_k[byte_idx];
      //     end
      //   end


      // for (int lane = 0; lane < MAX_NUM_LANES; lane++) begin
      //   lane_number = lane_reverse_i ? (num_active_lanes_i - 1) - lane : lane;
      //   sync_header_c[2*lane+:2] = sync_header_i[2*lane_number+:2];
      //   if (lane < num_active_lanes_i) begin
      //     data_out = data_i[32*lane+:32];
      //     data_valid_c[lane] = data_valid_i[lane_number];
      //     // sync_header_c[lane<<1+:2] = sync_header_i[lane_number<<1+:2];
      //     for (int byte_idx = 0; byte_idx < 4; byte_idx++) begin
      //       if (byte_idx < (pipewidth_bytes)) begin
      //         data_c[byte_idx] = data_i[]

      //         lane_idx = (pipewidth_shift_idx - byte_idx);
      //         data_c[(lane<<3)+((byte_idx<<3)<<lanes_shift_idx)+:8]
      //         = data_i[((lane<<2)<<3)+(lane_idx<<3)+:8];
      //         data_k_c[((lane))+(byte_idx<<lanes_shift_idx)+:1] =
      //         data_k_i[(lane<<2)+(lane_idx)+:1];

      //       end
      //     end
      //   end
      // end
      // end
  end


  assign sync_header_o = Q.sync_header[NumPipelines-1];
  assign data_valid_o  = Q.data_valid[NumPipelines-1];
  assign data_k_o      = Q.data_k[NumPipelines-1];
  assign data_o        = Q.data[NumPipelines-1];
endmodule
