#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* BLE_bless_isr */
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 2
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLE_cy_m0s8_ble */
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* RED */
RED__0__DR EQU CYREG_GPIO_PRT2_DR
RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__0__MASK EQU 0x40
RED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
RED__0__OUT_SEL_SHIFT EQU 12
RED__0__OUT_SEL_VAL EQU 3
RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__0__PC EQU CYREG_GPIO_PRT2_PC
RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__0__PORT EQU 2
RED__0__PS EQU CYREG_GPIO_PRT2_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_GPIO_PRT2_DR
RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTR EQU CYREG_GPIO_PRT2_INTR
RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__PC EQU CYREG_GPIO_PRT2_PC
RED__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__PORT EQU 2
RED__PS EQU CYREG_GPIO_PRT2_PS
RED__SHIFT EQU 6

/* BLUE */
BLUE__0__DR EQU CYREG_GPIO_PRT3_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BLUE__0__HSIOM_MASK EQU 0xF0000000
BLUE__0__HSIOM_SHIFT EQU 28
BLUE__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__0__MASK EQU 0x80
BLUE__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
BLUE__0__OUT_SEL_SHIFT EQU 14
BLUE__0__OUT_SEL_VAL EQU 1
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__0__PC EQU CYREG_GPIO_PRT3_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__0__PORT EQU 3
BLUE__0__PS EQU CYREG_GPIO_PRT3_PS
BLUE__0__SHIFT EQU 7
BLUE__DR EQU CYREG_GPIO_PRT3_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__MASK EQU 0x80
BLUE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__PC EQU CYREG_GPIO_PRT3_PC
BLUE__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__PORT EQU 3
BLUE__PS EQU CYREG_GPIO_PRT3_PS
BLUE__SHIFT EQU 7

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA000 EQU CYREG_SCB0_EZ_DATA000
UART_SCB__EZ_DATA001 EQU CYREG_SCB0_EZ_DATA001
UART_SCB__EZ_DATA002 EQU CYREG_SCB0_EZ_DATA002
UART_SCB__EZ_DATA003 EQU CYREG_SCB0_EZ_DATA003
UART_SCB__EZ_DATA004 EQU CYREG_SCB0_EZ_DATA004
UART_SCB__EZ_DATA005 EQU CYREG_SCB0_EZ_DATA005
UART_SCB__EZ_DATA006 EQU CYREG_SCB0_EZ_DATA006
UART_SCB__EZ_DATA007 EQU CYREG_SCB0_EZ_DATA007
UART_SCB__EZ_DATA008 EQU CYREG_SCB0_EZ_DATA008
UART_SCB__EZ_DATA009 EQU CYREG_SCB0_EZ_DATA009
UART_SCB__EZ_DATA010 EQU CYREG_SCB0_EZ_DATA010
UART_SCB__EZ_DATA011 EQU CYREG_SCB0_EZ_DATA011
UART_SCB__EZ_DATA012 EQU CYREG_SCB0_EZ_DATA012
UART_SCB__EZ_DATA013 EQU CYREG_SCB0_EZ_DATA013
UART_SCB__EZ_DATA014 EQU CYREG_SCB0_EZ_DATA014
UART_SCB__EZ_DATA015 EQU CYREG_SCB0_EZ_DATA015
UART_SCB__EZ_DATA016 EQU CYREG_SCB0_EZ_DATA016
UART_SCB__EZ_DATA017 EQU CYREG_SCB0_EZ_DATA017
UART_SCB__EZ_DATA018 EQU CYREG_SCB0_EZ_DATA018
UART_SCB__EZ_DATA019 EQU CYREG_SCB0_EZ_DATA019
UART_SCB__EZ_DATA020 EQU CYREG_SCB0_EZ_DATA020
UART_SCB__EZ_DATA021 EQU CYREG_SCB0_EZ_DATA021
UART_SCB__EZ_DATA022 EQU CYREG_SCB0_EZ_DATA022
UART_SCB__EZ_DATA023 EQU CYREG_SCB0_EZ_DATA023
UART_SCB__EZ_DATA024 EQU CYREG_SCB0_EZ_DATA024
UART_SCB__EZ_DATA025 EQU CYREG_SCB0_EZ_DATA025
UART_SCB__EZ_DATA026 EQU CYREG_SCB0_EZ_DATA026
UART_SCB__EZ_DATA027 EQU CYREG_SCB0_EZ_DATA027
UART_SCB__EZ_DATA028 EQU CYREG_SCB0_EZ_DATA028
UART_SCB__EZ_DATA029 EQU CYREG_SCB0_EZ_DATA029
UART_SCB__EZ_DATA030 EQU CYREG_SCB0_EZ_DATA030
UART_SCB__EZ_DATA031 EQU CYREG_SCB0_EZ_DATA031
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL01
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL03
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__0__PORT EQU 1
UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_tx__PORT EQU 1
UART_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_tx__SHIFT EQU 5

/* GREEN */
GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN__0__HSIOM_MASK EQU 0x0F000000
GREEN__0__HSIOM_SHIFT EQU 24
GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__0__MASK EQU 0x40
GREEN__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GREEN__0__OUT_SEL_SHIFT EQU 12
GREEN__0__OUT_SEL_VAL EQU 0
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__0__PORT EQU 3
GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN__0__SHIFT EQU 6
GREEN__DR EQU CYREG_GPIO_PRT3_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__MASK EQU 0x40
GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__PC EQU CYREG_GPIO_PRT3_PC
GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__PORT EQU 3
GREEN__PS EQU CYREG_GPIO_PRT3_PS
GREEN__SHIFT EQU 6

/* PRS_1 */
PRS_1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PRS_1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PRS_1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PRS_1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PRS_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PRS_1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PRS_1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PRS_1_sC8_PrISMdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PRS_1_sC8_PrISMdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PRS_1_sC8_PrISMdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PRS_1_sC8_PrISMdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PRS_1_sC8_PrISMdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PRS_1_sC8_PrISMdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PRS_1_sC8_PrISMdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PRS_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PRS_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PRS_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PRS_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PRS_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PRS_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PRS_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PRS_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PRS_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PRS_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PRS_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PRS_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PRS_1_SyncCtl_ControlReg__0__MASK EQU 0x01
PRS_1_SyncCtl_ControlReg__0__POS EQU 0
PRS_1_SyncCtl_ControlReg__1__MASK EQU 0x02
PRS_1_SyncCtl_ControlReg__1__POS EQU 1
PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PRS_1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PRS_1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PRS_1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PRS_1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PRS_1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PRS_1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PRS_1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PRS_1_SyncCtl_ControlReg__2__MASK EQU 0x04
PRS_1_SyncCtl_ControlReg__2__POS EQU 2
PRS_1_SyncCtl_ControlReg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PRS_1_SyncCtl_ControlReg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PRS_1_SyncCtl_ControlReg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PRS_1_SyncCtl_ControlReg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PRS_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PRS_1_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PRS_1_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PRS_1_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PRS_1_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PRS_1_SyncCtl_ControlReg__MASK EQU 0x07
PRS_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PRS_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PRS_1_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

/* PRS_2 */
PRS_2_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PRS_2_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PRS_2_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PRS_2_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PRS_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PRS_2_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PRS_2_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PRS_2_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PRS_2_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PRS_2_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PRS_2_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PRS_2_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PRS_2_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PRS_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PRS_2_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PRS_2_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PRS_2_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PRS_2_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PRS_2_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PRS_2_SyncCtl_ControlReg__0__MASK EQU 0x01
PRS_2_SyncCtl_ControlReg__0__POS EQU 0
PRS_2_SyncCtl_ControlReg__1__MASK EQU 0x02
PRS_2_SyncCtl_ControlReg__1__POS EQU 1
PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PRS_2_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PRS_2_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PRS_2_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PRS_2_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PRS_2_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PRS_2_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PRS_2_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PRS_2_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PRS_2_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PRS_2_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PRS_2_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PRS_2_SyncCtl_ControlReg__MASK EQU 0x03
PRS_2_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PRS_2_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PRS_2_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

/* Pin_1 */
Pin_1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x0000F000
Pin_1__0__HSIOM_SHIFT EQU 12
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__0__MASK EQU 0x08
Pin_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_1__0__OUT_SEL_SHIFT EQU 6
Pin_1__0__OUT_SEL_VAL EQU 3
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__0__SHIFT EQU 3
Pin_1__DR EQU CYREG_GPIO_PRT1_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_1__MASK EQU 0x08
Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT1_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_GPIO_PRT1_PS
Pin_1__SHIFT EQU 3

/* Pin_2 */
Pin_2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0xF0000000
Pin_2__0__HSIOM_SHIFT EQU 28
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__0__MASK EQU 0x80
Pin_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_2__0__OUT_SEL_SHIFT EQU 14
Pin_2__0__OUT_SEL_VAL EQU 3
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__0__SHIFT EQU 7
Pin_2__DR EQU CYREG_GPIO_PRT1_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_2__MASK EQU 0x80
Pin_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__PC EQU CYREG_GPIO_PRT1_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_GPIO_PRT1_PS
Pin_2__SHIFT EQU 7

/* PWM_2s_ISR */
PWM_2s_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_2s_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_2s_ISR__INTC_MASK EQU 0x02
PWM_2s_ISR__INTC_NUMBER EQU 1
PWM_2s_ISR__INTC_PRIOR_MASK EQU 0xC000
PWM_2s_ISR__INTC_PRIOR_NUM EQU 3
PWM_2s_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
PWM_2s_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_2s_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_2s_PWMUDB */
PWM_2s_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2s_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_2s_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2s_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_2s_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2s_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2s_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2s_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2s_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_2s_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2s_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2s_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2s_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2s_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2s_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2s_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2s_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_2s_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2s_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2s_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2s_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2s_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_2s_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_2s_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_2s_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_2s_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL01
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL13
Clock_2__DIV_ID EQU 0x00000044
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL04
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_5 */
Clock_5__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_5__DIV_ID EQU 0x00000040
Clock_5__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
Clock_5__PA_DIV_ID EQU 0x000000FF

/* Opamp_1_cy_psoc4_abuf */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM

/* Comp_Out */
Comp_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Comp_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Comp_Out__0__HSIOM_MASK EQU 0x0000F000
Comp_Out__0__HSIOM_SHIFT EQU 12
Comp_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_Out__0__MASK EQU 0x08
Comp_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Comp_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_Out__0__PORT EQU 2
Comp_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Comp_Out__0__SHIFT EQU 3
Comp_Out__DR EQU CYREG_GPIO_PRT2_DR
Comp_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_Out__MASK EQU 0x08
Comp_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_Out__PC EQU CYREG_GPIO_PRT2_PC
Comp_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_Out__PORT EQU 2
Comp_Out__PS EQU CYREG_GPIO_PRT2_PS
Comp_Out__SHIFT EQU 3

/* PRS_Clock */
PRS_Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
PRS_Clock__DIV_ID EQU 0x00000042
PRS_Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL02
PRS_Clock__PA_DIV_ID EQU 0x000000FF

/* Buffer_Out */
Buffer_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Buffer_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buffer_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buffer_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buffer_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Buffer_Out__0__HSIOM_MASK EQU 0x00000F00
Buffer_Out__0__HSIOM_SHIFT EQU 8
Buffer_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Buffer_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buffer_Out__0__MASK EQU 0x04
Buffer_Out__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Buffer_Out__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Buffer_Out__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Buffer_Out__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Buffer_Out__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Buffer_Out__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Buffer_Out__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Buffer_Out__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Buffer_Out__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Buffer_Out__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Buffer_Out__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Buffer_Out__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Buffer_Out__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Buffer_Out__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Buffer_Out__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Buffer_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Buffer_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Buffer_Out__0__PORT EQU 2
Buffer_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Buffer_Out__0__SHIFT EQU 2
Buffer_Out__DR EQU CYREG_GPIO_PRT2_DR
Buffer_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buffer_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buffer_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buffer_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Buffer_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buffer_Out__MASK EQU 0x04
Buffer_Out__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Buffer_Out__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Buffer_Out__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Buffer_Out__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Buffer_Out__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Buffer_Out__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Buffer_Out__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Buffer_Out__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Buffer_Out__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Buffer_Out__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Buffer_Out__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Buffer_Out__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Buffer_Out__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Buffer_Out__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Buffer_Out__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Buffer_Out__PC EQU CYREG_GPIO_PRT2_PC
Buffer_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Buffer_Out__PORT EQU 2
Buffer_Out__PS EQU CYREG_GPIO_PRT2_PS
Buffer_Out__SHIFT EQU 2

/* Buffer_Pos */
Buffer_Pos__0__DR EQU CYREG_GPIO_PRT2_DR
Buffer_Pos__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buffer_Pos__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buffer_Pos__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buffer_Pos__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Buffer_Pos__0__HSIOM_MASK EQU 0x0000000F
Buffer_Pos__0__HSIOM_SHIFT EQU 0
Buffer_Pos__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Pos__0__INTR EQU CYREG_GPIO_PRT2_INTR
Buffer_Pos__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Pos__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buffer_Pos__0__MASK EQU 0x01
Buffer_Pos__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Buffer_Pos__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Buffer_Pos__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Buffer_Pos__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Buffer_Pos__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Buffer_Pos__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Buffer_Pos__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Buffer_Pos__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Buffer_Pos__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Buffer_Pos__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Buffer_Pos__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Buffer_Pos__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Buffer_Pos__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Buffer_Pos__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Buffer_Pos__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Buffer_Pos__0__PC EQU CYREG_GPIO_PRT2_PC
Buffer_Pos__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Buffer_Pos__0__PORT EQU 2
Buffer_Pos__0__PS EQU CYREG_GPIO_PRT2_PS
Buffer_Pos__0__SHIFT EQU 0
Buffer_Pos__DR EQU CYREG_GPIO_PRT2_DR
Buffer_Pos__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buffer_Pos__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buffer_Pos__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buffer_Pos__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Pos__INTR EQU CYREG_GPIO_PRT2_INTR
Buffer_Pos__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buffer_Pos__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buffer_Pos__MASK EQU 0x01
Buffer_Pos__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Buffer_Pos__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Buffer_Pos__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Buffer_Pos__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Buffer_Pos__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Buffer_Pos__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Buffer_Pos__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Buffer_Pos__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Buffer_Pos__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Buffer_Pos__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Buffer_Pos__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Buffer_Pos__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Buffer_Pos__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Buffer_Pos__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Buffer_Pos__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Buffer_Pos__PC EQU CYREG_GPIO_PRT2_PC
Buffer_Pos__PC2 EQU CYREG_GPIO_PRT2_PC2
Buffer_Pos__PORT EQU 2
Buffer_Pos__PS EQU CYREG_GPIO_PRT2_PS
Buffer_Pos__SHIFT EQU 0

/* Comparator_cy_psoc4_abuf */
Comparator_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM0_COMP_STAT
Comparator_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Comparator_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM0_CTB_CTRL
Comparator_cy_psoc4_abuf__INTR EQU CYREG_CTBM0_INTR
Comparator_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM0_INTR_MASK
Comparator_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Comparator_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM0_INTR_MASKED
Comparator_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Comparator_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM0_INTR_SET
Comparator_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Comparator_cy_psoc4_abuf__INTR_SHIFT EQU 1
Comparator_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM0_OA1_COMP_TRIM
Comparator_cy_psoc4_abuf__OA_NUMBER EQU 1
Comparator_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM0_OA1_OFFSET_TRIM
Comparator_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM0_OA_RES1_CTRL
Comparator_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM

/* Test_Signal */
Test_Signal__0__DR EQU CYREG_GPIO_PRT1_DR
Test_Signal__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Test_Signal__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Test_Signal__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Test_Signal__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Test_Signal__0__HSIOM_MASK EQU 0x00000F00
Test_Signal__0__HSIOM_SHIFT EQU 8
Test_Signal__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Test_Signal__0__INTR EQU CYREG_GPIO_PRT1_INTR
Test_Signal__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Test_Signal__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Test_Signal__0__MASK EQU 0x04
Test_Signal__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Test_Signal__0__OUT_SEL_SHIFT EQU 4
Test_Signal__0__OUT_SEL_VAL EQU 2
Test_Signal__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Test_Signal__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Test_Signal__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Test_Signal__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Test_Signal__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Test_Signal__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Test_Signal__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Test_Signal__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Test_Signal__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Test_Signal__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Test_Signal__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Test_Signal__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Test_Signal__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Test_Signal__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Test_Signal__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Test_Signal__0__PC EQU CYREG_GPIO_PRT1_PC
Test_Signal__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Test_Signal__0__PORT EQU 1
Test_Signal__0__PS EQU CYREG_GPIO_PRT1_PS
Test_Signal__0__SHIFT EQU 2
Test_Signal__DR EQU CYREG_GPIO_PRT1_DR
Test_Signal__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Test_Signal__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Test_Signal__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Test_Signal__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Test_Signal__INTR EQU CYREG_GPIO_PRT1_INTR
Test_Signal__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Test_Signal__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Test_Signal__MASK EQU 0x04
Test_Signal__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Test_Signal__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Test_Signal__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Test_Signal__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Test_Signal__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Test_Signal__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Test_Signal__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Test_Signal__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Test_Signal__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Test_Signal__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Test_Signal__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Test_Signal__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Test_Signal__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Test_Signal__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Test_Signal__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Test_Signal__PC EQU CYREG_GPIO_PRT1_PC
Test_Signal__PC2 EQU CYREG_GPIO_PRT1_PC2
Test_Signal__PORT EQU 1
Test_Signal__PS EQU CYREG_GPIO_PRT1_PS
Test_Signal__SHIFT EQU 2

/* Comp_NegInput */
Comp_NegInput__0__DR EQU CYREG_GPIO_PRT2_DR
Comp_NegInput__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_NegInput__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_NegInput__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_NegInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Comp_NegInput__0__HSIOM_MASK EQU 0x000F0000
Comp_NegInput__0__HSIOM_SHIFT EQU 16
Comp_NegInput__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_NegInput__0__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_NegInput__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_NegInput__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_NegInput__0__MASK EQU 0x10
Comp_NegInput__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_NegInput__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_NegInput__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_NegInput__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_NegInput__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_NegInput__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_NegInput__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_NegInput__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_NegInput__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_NegInput__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_NegInput__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_NegInput__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_NegInput__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_NegInput__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_NegInput__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_NegInput__0__PC EQU CYREG_GPIO_PRT2_PC
Comp_NegInput__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_NegInput__0__PORT EQU 2
Comp_NegInput__0__PS EQU CYREG_GPIO_PRT2_PS
Comp_NegInput__0__SHIFT EQU 4
Comp_NegInput__DR EQU CYREG_GPIO_PRT2_DR
Comp_NegInput__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_NegInput__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_NegInput__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_NegInput__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_NegInput__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_NegInput__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_NegInput__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_NegInput__MASK EQU 0x10
Comp_NegInput__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_NegInput__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_NegInput__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_NegInput__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_NegInput__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_NegInput__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_NegInput__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_NegInput__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_NegInput__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_NegInput__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_NegInput__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_NegInput__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_NegInput__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_NegInput__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_NegInput__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_NegInput__PC EQU CYREG_GPIO_PRT2_PC
Comp_NegInput__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_NegInput__PORT EQU 2
Comp_NegInput__PS EQU CYREG_GPIO_PRT2_PS
Comp_NegInput__SHIFT EQU 4

/* Comp_PosInput */
Comp_PosInput__0__DR EQU CYREG_GPIO_PRT2_DR
Comp_PosInput__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_PosInput__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_PosInput__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_PosInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Comp_PosInput__0__HSIOM_MASK EQU 0x00F00000
Comp_PosInput__0__HSIOM_SHIFT EQU 20
Comp_PosInput__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_PosInput__0__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_PosInput__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_PosInput__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_PosInput__0__MASK EQU 0x20
Comp_PosInput__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_PosInput__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_PosInput__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_PosInput__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_PosInput__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_PosInput__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_PosInput__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_PosInput__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_PosInput__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_PosInput__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_PosInput__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_PosInput__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_PosInput__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_PosInput__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_PosInput__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_PosInput__0__PC EQU CYREG_GPIO_PRT2_PC
Comp_PosInput__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_PosInput__0__PORT EQU 2
Comp_PosInput__0__PS EQU CYREG_GPIO_PRT2_PS
Comp_PosInput__0__SHIFT EQU 5
Comp_PosInput__DR EQU CYREG_GPIO_PRT2_DR
Comp_PosInput__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Comp_PosInput__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Comp_PosInput__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Comp_PosInput__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_PosInput__INTR EQU CYREG_GPIO_PRT2_INTR
Comp_PosInput__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Comp_PosInput__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Comp_PosInput__MASK EQU 0x20
Comp_PosInput__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Comp_PosInput__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Comp_PosInput__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Comp_PosInput__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Comp_PosInput__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Comp_PosInput__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Comp_PosInput__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Comp_PosInput__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Comp_PosInput__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Comp_PosInput__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Comp_PosInput__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Comp_PosInput__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Comp_PosInput__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Comp_PosInput__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Comp_PosInput__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Comp_PosInput__PC EQU CYREG_GPIO_PRT2_PC
Comp_PosInput__PC2 EQU CYREG_GPIO_PRT2_PC2
Comp_PosInput__PORT EQU 2
Comp_PosInput__PS EQU CYREG_GPIO_PRT2_PS
Comp_PosInput__SHIFT EQU 5

/* Frequency_Input */
Frequency_Input__0__DR EQU CYREG_GPIO_PRT1_DR
Frequency_Input__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Frequency_Input__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Frequency_Input__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Frequency_Input__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Frequency_Input__0__HSIOM_MASK EQU 0x000000F0
Frequency_Input__0__HSIOM_SHIFT EQU 4
Frequency_Input__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Frequency_Input__0__INTR EQU CYREG_GPIO_PRT1_INTR
Frequency_Input__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Frequency_Input__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Frequency_Input__0__MASK EQU 0x02
Frequency_Input__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Frequency_Input__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Frequency_Input__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Frequency_Input__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Frequency_Input__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Frequency_Input__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Frequency_Input__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Frequency_Input__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Frequency_Input__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Frequency_Input__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Frequency_Input__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Frequency_Input__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Frequency_Input__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Frequency_Input__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Frequency_Input__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Frequency_Input__0__PC EQU CYREG_GPIO_PRT1_PC
Frequency_Input__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Frequency_Input__0__PORT EQU 1
Frequency_Input__0__PS EQU CYREG_GPIO_PRT1_PS
Frequency_Input__0__SHIFT EQU 1
Frequency_Input__DR EQU CYREG_GPIO_PRT1_DR
Frequency_Input__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Frequency_Input__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Frequency_Input__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Frequency_Input__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Frequency_Input__INTR EQU CYREG_GPIO_PRT1_INTR
Frequency_Input__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Frequency_Input__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Frequency_Input__MASK EQU 0x02
Frequency_Input__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Frequency_Input__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Frequency_Input__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Frequency_Input__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Frequency_Input__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Frequency_Input__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Frequency_Input__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Frequency_Input__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Frequency_Input__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Frequency_Input__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Frequency_Input__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Frequency_Input__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Frequency_Input__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Frequency_Input__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Frequency_Input__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Frequency_Input__PC EQU CYREG_GPIO_PRT1_PC
Frequency_Input__PC2 EQU CYREG_GPIO_PRT1_PC2
Frequency_Input__PORT EQU 1
Frequency_Input__PS EQU CYREG_GPIO_PRT1_PS
Frequency_Input__SHIFT EQU 1

/* Ref_Clk_Ctr_ISR */
Ref_Clk_Ctr_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Ref_Clk_Ctr_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Ref_Clk_Ctr_ISR__INTC_MASK EQU 0x20000
Ref_Clk_Ctr_ISR__INTC_NUMBER EQU 17
Ref_Clk_Ctr_ISR__INTC_PRIOR_MASK EQU 0xC000
Ref_Clk_Ctr_ISR__INTC_PRIOR_NUM EQU 3
Ref_Clk_Ctr_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Ref_Clk_Ctr_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Ref_Clk_Ctr_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Input_Sig_Ctr_ISR */
Input_Sig_Ctr_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Input_Sig_Ctr_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Input_Sig_Ctr_ISR__INTC_MASK EQU 0x40000
Input_Sig_Ctr_ISR__INTC_NUMBER EQU 18
Input_Sig_Ctr_ISR__INTC_PRIOR_MASK EQU 0xC00000
Input_Sig_Ctr_ISR__INTC_PRIOR_NUM EQU 3
Input_Sig_Ctr_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Input_Sig_Ctr_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Input_Sig_Ctr_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Ref_Clock_Counter1_cy_m0s8_tcpwm_1 */
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Ref_Clock_Counter1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Ref_Clock_Counter2_cy_m0s8_tcpwm_1 */
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Ref_Clock_Counter2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* Input_Signal_Counter1_cy_m0s8_tcpwm_1 */
Input_Signal_Counter1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Input_Signal_Counter1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Input_Signal_Counter1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Input_Signal_Counter1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Input_Signal_Counter1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Input_Signal_Counter1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Input_Signal_Counter1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Input_Signal_Counter1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Input_Signal_Counter1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Input_Signal_Counter2_cy_m0s8_tcpwm_1 */
Input_Signal_Counter2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Input_Signal_Counter2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Input_Signal_Counter2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Input_Signal_Counter2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Input_Signal_Counter2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Input_Signal_Counter2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Input_Signal_Counter2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Input_Signal_Counter2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Input_Signal_Counter2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x00
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
