
*** Running vivado
    with args -log vending_m.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vending_m.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vending_m.tcl -notrace
Command: link_design -top vending_m -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.477 ; gain = 0.000 ; free physical = 1326 ; free virtual = 4305
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_lines[0]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[1]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[2]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[4]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[5]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[6]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_lines[3]'. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.srcs/constrs_1/imports/Lab_2 - Resources to successfully complete Part 2 of LAB 2-20221017/vending_xdc_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.434 ; gain = 0.000 ; free physical = 1229 ; free virtual = 4208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.434 ; gain = 56.027 ; free physical = 1229 ; free virtual = 4207
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2236.465 ; gain = 64.031 ; free physical = 1219 ; free virtual = 4198

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b919382d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2454.418 ; gain = 217.953 ; free physical = 852 ; free virtual = 3830

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b919382d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b919382d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d06a5fe2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d06a5fe2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d06a5fe2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d06a5fe2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667
Ending Logic Optimization Task | Checksum: dab71c13

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3667

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dab71c13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3666

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dab71c13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3666

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3666
Ending Netlist Obfuscation Task | Checksum: dab71c13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.355 ; gain = 0.000 ; free physical = 688 ; free virtual = 3666
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 7 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2618.355 ; gain = 445.922 ; free physical = 688 ; free virtual = 3666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2658.375 ; gain = 0.000 ; free physical = 685 ; free virtual = 3665
INFO: [Common 17-1381] The checkpoint '/home/ece410/Desktop/lab2/lab2_part2/lab2_part2.runs/impl_1/vending_m_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vending_m_drc_opted.rpt -pb vending_m_drc_opted.pb -rpx vending_m_drc_opted.rpx
Command: report_drc -file vending_m_drc_opted.rpt -pb vending_m_drc_opted.pb -rpx vending_m_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ece410/Desktop/lab2/lab2_part2/lab2_part2.runs/impl_1/vending_m_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 665 ; free virtual = 3644
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 70ae90fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 665 ; free virtual = 3644
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 665 ; free virtual = 3644

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (10) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 10 sites.
	Term: display_sum[0]
	Term: display_sum[1]
	Term: display_sum[2]
	Term: display_sum[3]
	Term: display_sum[4]
	Term: display_sum[5]
	Term: display_sum[6]
	Term: change_out[0]
	Term: change_out[1]
	Term: change_out[2]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (10) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 10 sites.
	Term: display_sum[0]
	Term: display_sum[1]
	Term: display_sum[2]
	Term: display_sum[3]
	Term: display_sum[4]
	Term: display_sum[5]
	Term: display_sum[6]
	Term: change_out[0]
	Term: change_out[1]
	Term: change_out[2]


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |     5 | LVCMOS33(5)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |     9 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | coins_in[0]          | LVCMOS33        | IOB_X0Y1             | P16                  |                      |
|        | coins_in[2]          | LVCMOS33        | IOB_X0Y36            | Y16                  |                      |
|        | phone_case           | LVCMOS33        | IOB_X0Y14            | V16                  |                      |
|        | select_segment       | LVCMOS33        | IOB_X0Y37            | R14                  | *                    |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | clk                  | LVCMOS33        | IOB_X0Y76            | K17                  |                      |
|        | coins_in[1]          | LVCMOS33        | IOB_X0Y80            | K19                  |                      |
|        | earbuds              | LVCMOS33        | IOB_X0Y87            | F17                  | *                    |
|        | item_sel             | LVCMOS33        | IOB_X0Y61            | G15                  | *                    |
|        | reset                | LVCMOS33        | IOB_X0Y75            | K18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d949c91c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 650 ; free virtual = 3628
Phase 1 Placer Initialization | Checksum: d949c91c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 650 ; free virtual = 3628
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: d949c91c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2744.188 ; gain = 0.000 ; free physical = 650 ; free virtual = 3628
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 7 Warnings, 7 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 17:36:52 2022...
