
*** Running vivado
    with args -log SEG7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SEG7.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SEG7.tcl -notrace
Command: synth_design -top SEG7 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 768.430 ; gain = 234.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SEG7' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/7SEG.vhd:11]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/mux.vhd:4' bound to instance 'muxport' of component 'MUX' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/7SEG.vhd:34]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/mux.vhd:10]
INFO: [Synth 8-3491] module 'CLOCK60' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK60.vhd:4' bound to instance 'mapclock60' of component 'CLOCK60' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/mux.vhd:32]
INFO: [Synth 8-638] synthesizing module 'CLOCK60' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK60.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'CLOCK60' (1#1) [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK60.vhd:9]
INFO: [Synth 8-3491] module 'MAXTER' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/MAXTER.vhd:5' bound to instance 'mapmaxter' of component 'MAXTER' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/mux.vhd:33]
INFO: [Synth 8-638] synthesizing module 'MAXTER' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/MAXTER.vhd:13]
INFO: [Synth 8-3491] module 'CLOCK05' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK05.vhd:4' bound to instance 'mapclock05' of component 'CLOCK05' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/MAXTER.vhd:26]
INFO: [Synth 8-638] synthesizing module 'CLOCK05' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK05.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'CLOCK05' (2#1) [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK05.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'MAXTER' (3#1) [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/MAXTER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MUX' (4#1) [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/mux.vhd:10]
INFO: [Synth 8-3491] module 'CLOCK60' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK60.vhd:4' bound to instance 'mapclock60' of component 'CLOCK60' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/7SEG.vhd:35]
INFO: [Synth 8-3491] module 'CLOCK05' declared at 'C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/CLOCK05.vhd:4' bound to instance 'mapclock05' of component 'CLOCK05' [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/7SEG.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SEG7' (5#1) [C:/Users/user/Documents/PED/project_4/project_4.srcs/sources_1/new/7SEG.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.531 ; gain = 308.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 842.531 ; gain = 308.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 842.531 ; gain = 308.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 842.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SEG7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SEG7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 924.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module CLOCK05 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module MAXTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'muxport/mapmaxter/bcd_m_reg[0]' (FDE) to 'muxport/mapmaxter/bcd_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'muxport/mapmaxter/bcd_m_reg[2]' (FDE) to 'muxport/mapmaxter/bcd_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'muxport/mapmaxter/bcd_c_reg[3]' (FDE) to 'muxport/mapmaxter/bcd_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'muxport/mapmaxter/bcd_u_reg[3]' (FDE) to 'muxport/mapmaxter/bcd_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'muxport/mapmaxter/bcd_m_reg[3]' (FDE) to 'muxport/mapmaxter/bcd_d_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 924.988 ; gain = 390.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 938.613 ; gain = 404.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 939.395 ; gain = 405.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |    12|
|6     |LUT4   |    17|
|7     |LUT5   |     5|
|8     |LUT6   |     7|
|9     |FDRE   |    74|
|10    |IBUF   |     1|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |   154|
|2     |  muxport        |MUX     |   141|
|3     |    mapclock60   |CLOCK60 |    38|
|4     |    mapmaxter    |MAXTER  |    76|
|5     |      mapclock05 |CLOCK05 |    45|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 945.207 ; gain = 328.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 945.207 ; gain = 411.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 955.219 ; gain = 658.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 955.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/PED/project_4/project_4.runs/synth_1/SEG7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SEG7_utilization_synth.rpt -pb SEG7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 11:49:39 2021...
