[INF:CM0023] Creating log file ../../build/regression/ParamList/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<36> s<35> l<2:1> el<1:2>
n<> u<1> t<Module_keyword> p<32> s<2> l<2:1> el<2:7>
n<r5p_soc_top> u<2> t<StringConst> p<32> s<29> l<2:8> el<2:19>
n<> u<3> t<IntegerAtomType_Int> p<5> s<4> l<4:3> el<4:6>
n<> u<4> t<Signing_Unsigned> p<5> l<4:7> el<4:15>
n<> u<5> t<Data_type> p<15> c<3> s<14> l<4:3> el<4:15>
n<GW> u<6> t<StringConst> p<13> s<12> l<4:16> el<4:18>
n<32> u<7> t<IntConst> p<8> l<4:21> el<4:23>
n<> u<8> t<Primary_literal> p<9> c<7> l<4:21> el<4:23>
n<> u<9> t<Constant_primary> p<10> c<8> l<4:21> el<4:23>
n<> u<10> t<Constant_expression> p<11> c<9> l<4:21> el<4:23>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<4:21> el<4:23>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<4:21> el<4:23>
n<> u<13> t<Param_assignment> p<14> c<6> l<4:16> el<4:23>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<4:16> el<4:23>
n<> u<15> t<Parameter_port_declaration> p<29> c<5> s<28> l<4:3> el<4:23>
n<> u<16> t<IntegerAtomType_Int> p<18> s<17> l<6:3> el<6:6>
n<> u<17> t<Signing_Unsigned> p<18> l<6:7> el<6:15>
n<> u<18> t<Data_type> p<28> c<16> s<27> l<6:3> el<6:15>
n<XLEN> u<19> t<StringConst> p<26> s<25> l<6:16> el<6:20>
n<32> u<20> t<IntConst> p<21> l<6:23> el<6:25>
n<> u<21> t<Primary_literal> p<22> c<20> l<6:23> el<6:25>
n<> u<22> t<Constant_primary> p<23> c<21> l<6:23> el<6:25>
n<> u<23> t<Constant_expression> p<24> c<22> l<6:23> el<6:25>
n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<6:23> el<6:25>
n<> u<25> t<Constant_param_expression> p<26> c<24> l<6:23> el<6:25>
n<> u<26> t<Param_assignment> p<27> c<19> l<6:16> el<6:25>
n<> u<27> t<List_of_param_assignments> p<28> c<26> l<6:16> el<6:25>
n<> u<28> t<Parameter_port_declaration> p<29> c<18> l<6:3> el<6:25>
n<> u<29> t<Parameter_port_list> p<32> c<15> s<31> l<2:20> el<7:2>
n<> u<30> t<Port> p<31> l<9:1> el<7:7>
n<> u<31> t<List_of_ports> p<32> c<30> l<7:2> el<9:2>
n<> u<32> t<Module_nonansi_header> p<33> c<1> l<2:1> el<9:3>
n<> u<33> t<Module_declaration> p<34> c<32> l<2:1> el<10:10>
n<> u<34> t<Description> p<35> c<33> l<2:1> el<10:10>
n<> u<35> t<Source_text> p<36> c<34> l<2:1> el<10:10>
n<> u<36> t<Top_level_rule> l<2:1> el<11:1>
[WRN:PA0205] dut.sv:2: No timescale set for "r5p_soc_top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@r5p_soc_top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2: Top level module "work@r5p_soc_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamList/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamList/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamList/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@r5p_soc_top)
|vpiElaborated:1
|vpiName:work@r5p_soc_top
|uhdmallModules:
\_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10, parent:work@r5p_soc_top
  |vpiFullName:work@r5p_soc_top
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
    |vpiName:GW
    |vpiFullName:work@r5p_soc_top.GW
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
    |vpiName:XLEN
    |vpiFullName:work@r5p_soc_top.XLEN
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:23, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:4:21, endln:4:23
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
  |vpiParamAssign:
  \_param_assign: , line:6:16, endln:6:25, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
  |vpiDefName:work@r5p_soc_top
|uhdmtopModules:
\_module: work@r5p_soc_top (work@r5p_soc_top) dut.sv:2:1: , endln:10:10
  |vpiName:work@r5p_soc_top
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
    |vpiName:GW
    |vpiFullName:work@r5p_soc_top.GW
  |vpiParameter:
  \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
    |vpiName:XLEN
    |vpiFullName:work@r5p_soc_top.XLEN
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:23, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:4:21, endln:4:23
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:4:3, endln:4:15, parent:work@r5p_soc_top.GW
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.GW), line:4:16, endln:4:18, parent:work@r5p_soc_top
  |vpiParamAssign:
  \_param_assign: , line:6:16, endln:6:25, parent:work@r5p_soc_top
    |vpiRhs:
    \_constant: , line:6:23, endln:6:25
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:6:3, endln:6:15, parent:work@r5p_soc_top.XLEN
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@r5p_soc_top.XLEN), line:6:16, endln:6:20, parent:work@r5p_soc_top
  |vpiDefName:work@r5p_soc_top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamList/dut.sv | ${SURELOG_DIR}/build/regression/ParamList/roundtrip/dut_000.sv | 4 | 10 | 

