# CS552: Introduction to Computer Architecture - Spring 2016

## Instructor
[Karu Sankaralingam](http://pages.cs.wisc.edu/~karu/wiki/)

## Author: 
[Xuyi Ruan](https://github.com/ruanxuyi)  
[Yudong Sun](https://github.com/Suncuss)


## Description:

[Course Web](http://pages.cs.wisc.edu/~karu/courses/cs552/spring2016//wiki/index.php)

The CS 552 term project is the complete functional design of a microprocessor called the WISC-SP13. All components of your design will be written in Verilog. As with the course homeworks, the CS 552 Verilog restrictions apply, and all final code is expected to pass the Vcheck program.

The project will be completed in groups of two.  


## Tentive Schedule: 

**Deadlines and grading**  

|Date|  Project|
|:---:|:----:|
|4-Feb| Form project team (Feb 8th)|
|23-Feb|    Project plan|
|3-Mar| Design Review|
|17-Mar|    Demo 1|
|12-Apr|    Demo 2|
|21-Apr|    Cache Demo|
|9-May| Final demo|
|10-May|    Final report|


## Logs: 

02/21: Update all READMEs  



