Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat Apr 18 19:09:26 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zeabus_hydrophone_control_sets_placed.rpt
| Design       : zeabus_hydrophone
| Device       : xc7a15t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             837 |          356 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             546 |          239 |
| Yes          | No                    | No                     |             290 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             289 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                               Enable Signal                                                               |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_gen/inst/clk_64mhz            | slave_fifo/SLOE_i_1_n_0                                                                                                                   | adc2/m_filter2/SR[0]                                                                                                                 |                1 |              1 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/SLCS_i_1_n_0                                                                                                                   | adc2/m_filter2/SR[0]                                                                                                                 |                1 |              1 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/SLRD_i_1_n_0                                                                                                                   | adc2/m_filter2/SR[0]                                                                                                                 |                1 |              1 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/SLWR_i_1_n_0                                                                                                                   | adc2/m_filter2/SR[0]                                                                                                                 |                1 |              1 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/PKTEND_i_1_n_0                                                                                                                 | adc2/m_filter2/SR[0]                                                                                                                 |                1 |              1 |
|  slave_fifo/fifo_departure_i_1_n_0 |                                                                                                                                           | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                1 |              2 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/FSM_sequential_master_state[3]_i_1_n_0                                                                                         | adc2/m_filter2/SR[0]                                                                                                                 |                2 |              4 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/bit_controller/c_state                                                                                          |                                                                                                                                      |                3 |              4 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/txr[7]_i_1_n_0                                                                                                                  |                                                                                                                                      |                2 |              4 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/bit_controller/fSCL[1]_i_1_n_0                                                                                  | adc2/m_filter2/SR[0]                                                                                                                 |                4 |              4 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                |                                                                                                                                      |                2 |              5 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/dcnt                                                                                                            |                                                                                                                                      |                3 |              5 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/dcnt                                                                                                            | adc2/m_filter2/SR[0]                                                                                                                 |                2 |              6 |
|  adc_d_clk_BUFG                    | trigger/h_counter[6]_i_1_n_0                                                                                                              | adc2/m_filter2/SR[0]                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           | clear                                                                                                                                |                2 |              8 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           | poten_i2c/byte_controller/bit_controller/filter_cnt[13]_i_1_n_0                                                                      |                4 |             10 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]             | adc2/m_filter2/SR[0]                                                                                                                 |                3 |             12 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                      | adc2/m_filter2/SR[0]                                                                                                                 |                3 |             12 |
|  adc_d_clk_BUFG                    | trigger/t_counter[15]_i_2_n_0                                                                                                             | adc1/avg_filter1/SR[0]                                                                                                               |                5 |             15 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           | packetizer_inst/time_cnt[15]_i_1_n_0                                                                                                 |                4 |             15 |
|  clk_gen/inst/clk_64mhz            | poten_i2c/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                  | poten_i2c/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                             |                5 |             16 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/u16WrCounter[0]_i_1_n_0                                                                                                        |                                                                                                                                      |                4 |             16 |
|  clk_gen/inst/clk_64mhz            | packetizer_inst/seq_cnt[0]_i_1_n_0                                                                                                        |                                                                                                                                      |                4 |             16 |
|  adc_d_clk_BUFG                    |                                                                                                                                           | adc2/m_filter2/SR[0]                                                                                                                 |                6 |             16 |
|  adc_d_clk_BUFG                    | trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | adc2/m_filter2/SR[0]                                                                                                                 |                6 |             20 |
|  adc_d_clk_BUFG                    | trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                   | adc2/m_filter2/SR[0]                                                                                                                 |                6 |             20 |
| ~clk_gen/inst/clk_64mhz            | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_rd_en                               | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                7 |             26 |
|  clk_gen/inst/clk_64mhz            | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                    | slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |               11 |             30 |
|  clk_gen/inst/clk_64mhz            | config_man/sel                                                                                                                            | adc2/m_filter2/SR[0]                                                                                                                 |                8 |             32 |
|  clk_gen/inst/clk_64mhz            | packetizer_inst/time_cnt[15]_i_1_n_0                                                                                                      |                                                                                                                                      |                8 |             32 |
|  clk_gen/inst/clk_64mhz            | adc1/avg_filter1/E[0]                                                                                                                     |                                                                                                                                      |               18 |             40 |
|  clk_gen/inst/clk_64mhz            | adc2/avg_filter1/E[0]                                                                                                                     |                                                                                                                                      |               14 |             40 |
| ~clk_gen/inst/clk_64mhz            |                                                                                                                                           |                                                                                                                                      |               18 |             60 |
|  adc_d_clk_BUFG                    | trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0] | adc2/m_filter2/SR[0]                                                                                                                 |               25 |             80 |
|  out_clk_BUFG                      |                                                                                                                                           | trigger/trigged_reg_1                                                                                                                |               25 |             80 |
|  clk_gen/inst/clk_64mhz            | packetizer_inst/latched_input0                                                                                                            |                                                                                                                                      |               32 |            128 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           |                                                                                                                                      |               53 |            140 |
|  clk_gen/inst/clk_64mhz            |                                                                                                                                           | adc2/m_filter2/SR[0]                                                                                                                 |              195 |            412 |
|  out_clk_BUFG                      |                                                                                                                                           |                                                                                                                                      |              285 |            640 |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


