	component alt_cv_gt_reset_txpll is
		port (
			clock         : in  std_logic                    := 'X'; -- clk
			reset         : in  std_logic                    := 'X'; -- reset
			pll_powerdown : out std_logic_vector(0 downto 0)         -- pll_powerdown
		);
	end component alt_cv_gt_reset_txpll;

