--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ioTest.twx ioTest.ncd -o ioTest.twr ioTest.pcf -ucf
board.ucf

Design file:              ioTest.ncd
Physical constraint file: ioTest.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock M_CLOCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
F_LED<0>    |        10.060(R)|      SLOW  |         5.536(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
F_LED<1>    |        10.313(R)|      SLOW  |         5.673(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
F_LED<2>    |         9.910(R)|      SLOW  |         5.445(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
F_LED<3>    |         9.910(R)|      SLOW  |         5.445(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<0>   |         7.794(R)|      SLOW  |         4.037(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<1>   |         7.938(R)|      SLOW  |         4.122(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<2>   |         7.995(R)|      SLOW  |         4.205(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<3>   |         7.828(R)|      SLOW  |         4.076(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<4>   |         8.254(R)|      SLOW  |         4.350(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<5>   |         8.262(R)|      SLOW  |         4.383(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<6>   |         8.299(R)|      SLOW  |         4.415(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<7>   |         8.132(R)|      SLOW  |         4.286(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    1.984|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 10 23:36:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



