$comment
	File created using the following command:
		vcd file RCA.msim.vcd -direction
$end
$date
	Mon Nov 20 19:45:15 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RCA_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % s [7] $end
$var wire 1 & s [6] $end
$var wire 1 ' s [5] $end
$var wire 1 ( s [4] $end
$var wire 1 ) s [3] $end
$var wire 1 * s [2] $end
$var wire 1 + s [1] $end
$var wire 1 , s [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 Cout~output_o $end
$var wire 1 5 s[7]~output_o $end
$var wire 1 6 s[6]~output_o $end
$var wire 1 7 s[5]~output_o $end
$var wire 1 8 s[4]~output_o $end
$var wire 1 9 s[3]~output_o $end
$var wire 1 : s[2]~output_o $end
$var wire 1 ; s[1]~output_o $end
$var wire 1 < s[0]~output_o $end
$var wire 1 = a[6]~input_o $end
$var wire 1 > inst6|inst5~0_combout $end
$var wire 1 ? a[7]~input_o $end
$var wire 1 @ b[7]~input_o $end
$var wire 1 A b[6]~input_o $end
$var wire 1 B inst6|inst5~1_combout $end
$var wire 1 C inst7|inst5~0_combout $end
$var wire 1 D inst7|inst2~combout $end
$var wire 1 E a[3]~input_o $end
$var wire 1 F b[3]~input_o $end
$var wire 1 G b[2]~input_o $end
$var wire 1 H b[1]~input_o $end
$var wire 1 I a[0]~input_o $end
$var wire 1 J b[0]~input_o $end
$var wire 1 K inst|inst5~1_combout $end
$var wire 1 L inst|inst5~0_combout $end
$var wire 1 M inst1|inst5~0_combout $end
$var wire 1 N inst2|inst5~1_combout $end
$var wire 1 O inst3|inst5~0_combout $end
$var wire 1 P a[4]~input_o $end
$var wire 1 Q inst4|inst5~0_combout $end
$var wire 1 R a[5]~input_o $end
$var wire 1 S b[5]~input_o $end
$var wire 1 T inst5|inst5~0_combout $end
$var wire 1 U inst6|inst2~0_combout $end
$var wire 1 V b[4]~input_o $end
$var wire 1 W inst4|inst5~1_combout $end
$var wire 1 X inst5|inst2~combout $end
$var wire 1 Y inst4|inst2~0_combout $end
$var wire 1 Z inst2|inst5~0_combout $end
$var wire 1 [ inst3|inst2~combout $end
$var wire 1 \ a[2]~input_o $end
$var wire 1 ] inst2|inst2~0_combout $end
$var wire 1 ^ a[1]~input_o $end
$var wire 1 _ inst1|inst2~combout $end
$var wire 1 ` Cin~input_o $end
$var wire 1 a inst|inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#1000000
