// Seed: 1851580058
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output wand id_2
);
  wire id_4;
  assign id_1 = id_0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    output wire id_10,
    output wor id_11,
    output supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    output wand id_19,
    output tri0 id_20,
    output tri id_21
);
  always begin
    id_9 = id_13;
  end
  wire id_23 = id_3;
  module_0(
      id_18, id_11, id_19
  );
endmodule
