$date
	Thu Jun 12 11:04:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sev7seg_anode_tb $end
$var wire 7 ! seg [6:0] $end
$var reg 4 " digit [3:0] $end
$var integer 32 # i [31:0] $end
$scope module uut $end
$var wire 4 $ digit [3:0] $end
$var reg 7 % seg [6:0] $end
$upscope $end
$scope task test_digit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
bx #
b0 "
b1 !
$end
#5
b0 #
#10
b1001111 !
b1001111 %
b1 "
b1 $
b1 #
#15
b10010 !
b10010 %
b10 "
b10 $
b10 #
#20
b110 !
b110 %
b11 "
b11 $
b11 #
#25
b1001100 !
b1001100 %
b100 "
b100 $
b100 #
#30
b100100 !
b100100 %
b101 "
b101 $
b101 #
#35
b100000 !
b100000 %
b110 "
b110 $
b110 #
#40
b1111 !
b1111 %
b111 "
b111 $
b111 #
#45
b0 !
b0 %
b1000 "
b1000 $
b1000 #
#50
b1100 !
b1100 %
b1001 "
b1001 $
b1001 #
#55
b1000 !
b1000 %
b1010 "
b1010 $
b1010 #
#60
b1100000 !
b1100000 %
b1011 "
b1011 $
b1011 #
#65
b110001 !
b110001 %
b1100 "
b1100 $
b1100 #
#70
b1000010 !
b1000010 %
b1101 "
b1101 $
b1101 #
#75
b110000 !
b110000 %
b1110 "
b1110 $
b1110 #
#80
b111000 !
b111000 %
b1111 "
b1111 $
b1111 #
#85
b10000 #
