
---------- Begin Simulation Statistics ----------
final_tick                                47382143500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198976                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739208                       # Number of bytes of host memory used
host_op_rate                                   199543                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   502.57                       # Real time elapsed on the host
host_tick_rate                               94278971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.047382                       # Number of seconds simulated
sim_ticks                                 47382143500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595193                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673870                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209984                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233800                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.895286                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 42833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 42333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       128500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       128500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44933563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44933563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14656.211153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14656.211153                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14118.610815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14118.610815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44469406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44469406                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6802783000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6802783000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       464157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        464157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6541463000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6541463000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       463322                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       463322                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77099.043995                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77099.043995                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940017                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7914                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    609853438                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    609853438                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37519.012565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37519.012565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39404.162152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39404.162152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11973176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11973176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13956209737                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13956209737                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       371977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        66474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        66474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12038089750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12038089750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       305503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305503                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.696207                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              6274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       431000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57278716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57278716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24827.351521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24827.351521                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24166.166228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24166.166228                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56442582                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56442582                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  20758992737                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20758992737                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014598                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014598                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       836134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         836134                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        67309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18579552750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18579552750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       768825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24594.564216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24594.564216                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24705.216307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24705.216307                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56443087                       # number of overall hits
system.cpu.dcache.overall_hits::total        56443087                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  20758992737                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20758992737                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014734                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       844048                       # number of overall misses
system.cpu.dcache.overall_misses::total        844048                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        67309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19189406188                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19189406188                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776735                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 775714                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          656                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             73.666922                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115351160                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1000.428830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            776738                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115351160                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1000.428830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57219898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            158250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       681591                       # number of writebacks
system.cpu.dcache.writebacks::total            681591                       # number of writebacks
system.cpu.discardedOps                        418446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935842                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48107413                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501401                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11932551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11932551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61991.946779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61991.946779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61491.946779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61491.946779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11931837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11931837                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44262250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44262250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           714                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43905250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43905250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11932551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11932551                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61991.946779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61991.946779                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61491.946779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61491.946779                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11931837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11931837                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     44262250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44262250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            714                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43905250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43905250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11932551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11932551                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61991.946779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61991.946779                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61491.946779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61491.946779                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11931837                       # number of overall hits
system.cpu.icache.overall_hits::total        11931837                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     44262250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44262250                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          714                       # number of overall misses
system.cpu.icache.overall_misses::total           714                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43905250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43905250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          714                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    296                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          16712.256303                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         23865816                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.449518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.698144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.698144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          23865816                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           357.449518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11932551                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu.icache.writebacks::total               296                       # number of writebacks
system.cpu.idleCycles                        54094643                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.527625                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        189528574                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON     47382143500                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       135433931                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 67618.897638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67618.897638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62618.897638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62618.897638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42938000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.889356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.889356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39763000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.889356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        305503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            305503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77954.416239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77954.416239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72954.416239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72954.416239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            165146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165146                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  10941448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10941448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.459429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          140357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140357                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10239663000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10239663000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.459429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       140357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140357                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       471235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70403.769931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70403.769931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65404.318011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65404.318011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        404881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            404881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4671571750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4671571750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        66354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4339576500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4339576500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66350                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          287                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          287                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              287                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       681591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       681591                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       681591                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           681591                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               777452                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 67618.897638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75530.667212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75506.437308                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62618.897638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70530.942348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70506.711134                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               570027                       # number of demand (read+write) hits
system.l2.demand_hits::total                   570106                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     42938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15613019750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15655957750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.889356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.266127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266699                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206711                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207346                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     39763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14579239500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14619002500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.266122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207342                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              777452                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 67618.897638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75530.667212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75506.437308                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62618.897638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70530.942348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70506.711134                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              570027                       # number of overall hits
system.l2.overall_hits::total                  570106                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     42938000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15613019750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15655957750                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.889356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.266127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266699                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               635                       # number of overall misses
system.l2.overall_misses::.cpu.data            206711                       # number of overall misses
system.l2.overall_misses::total                207346                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     39763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14579239500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14619002500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.889356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.266122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207342                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         174697                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9934                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.486169                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12632441                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      38.136467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.552339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31382.215714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961423                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    207465                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12632441                       # Number of tag accesses
system.l2.tags.tagsinuse                 31503.904520                       # Cycle average of tags in use
system.l2.tags.total_refs                     1553118                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              117078                       # number of writebacks
system.l2.writebacks::total                    117078                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     146051.44                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                34339.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    117078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     15589.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       280.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       158.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    158.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       857707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           857707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            857707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         279203240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280060947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      158139574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           857707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        279203240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            438200522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      158139574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            158139574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       110262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.260833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.099595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.198407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74026     67.14%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14783     13.41%     80.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3112      2.82%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1494      1.35%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9030      8.19%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          523      0.47%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          482      0.44%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          443      0.40%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6369      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110262                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13267392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13269888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7491136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              7492992                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13229248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13269888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7492992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7492992                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26782.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34356.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13226752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 857707.081149674021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 279150562.278804481030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17006750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7101674000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       117078                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   9638688.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      7491136                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 158100403.372422337532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1128478419743                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         7050                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              530441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110166                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         7050                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117078                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    66.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7445                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001443180500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         7050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.402695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.220459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.969989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6883     97.63%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           38      0.54%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.79%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  139994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    207342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207342                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      207342                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.06                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   143154                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1036515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   47382008000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              7118680750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3231749500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         7050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.602695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5030     71.35%     71.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      1.01%     72.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1681     23.84%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              256      3.63%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   117078                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117078                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     117078                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.59                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70934                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          13743309330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                393435420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            543.448569                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17065506000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1582100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28734537500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           6621430080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                209108295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               737412060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3740084400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25749758085                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              304978500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13595872560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                393849540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            543.104988                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17387939500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1582100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28412104000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           6745587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                209335995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               742731360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3740084400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25733478495                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              306017280                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       588877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 588877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           916591736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1108998000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207342                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117078                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57115                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140357                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2329190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2330914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93333056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93397696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  47382143500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          729309000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            535500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         582554496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   7492992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           952149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 951304     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    845      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             952149                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       776011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1553462                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            504                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          174697                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            471949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       798669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           305503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          305503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       471235                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
