library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity incrementador is
port(
  current_val : in std_logic_vector(3 downto 0);
  next_val : out std_logic_vector(3 downto 0)
);
end incrementador;

architecture Behavioral of incrementador is
begin
	next_val <= current_val + "1";
end Behavioral;