<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jul 29 13:26:02 2018" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="zynq" BOARD="myir.com:mys-7z020:part0:2.1" DEVICE="7z020" NAME="Uart_ETH" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_n" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_p" SIGIS="clk"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="I" NAME="i_UART_RX2" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_21" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX3" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_19" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX4" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_17" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX5" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_31" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX6" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_29" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX7" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_27" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX8" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX8">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_25" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX9" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX9">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_7" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX10" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_5" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX11" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_3" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX12" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX12">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_1" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX13" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX13">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_9" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX14" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX14">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_11" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX15" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX15">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_13" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX16" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX16">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_15" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_UART_RX1" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_RXD"/>
        <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_23" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX1" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX2" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX3" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX4" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX5" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX6" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX7" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX8" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX9" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX10" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX11" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX12" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX13" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX14" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX15" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_UART_TX16" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="o_LED_CLK2" SIGIS="clk" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="o_LED_CLK1" SIGIS="clk" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_LED_Data2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_Data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_LED_Data1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_Data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_LED_Latch2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_Latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_LED_Latch1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Latch">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="o_Latch"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="o_Keypad_Col" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_KeyPad_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_KeyPad" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="i_Keypad_Row" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_Keypad_Row">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="o_LCD_Data" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_DATA_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_DATA" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_CS1" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_CS1_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_CS1" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_CS2" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCDCS2_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCDCS2" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_RS" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RS_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RS" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_RST" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RST_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RST" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_R_W" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RW_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RW" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_Backlight" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Backlight_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_Backlight" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="o_LCD_En" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_EN_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_EN" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="o_Uart_Config_Tx1" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14_o_TXD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="o_TXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="i_Uart_Config_Rx1" SIGIS="undef" SIGNAME="External_Ports_i_Uart_Config_Rx1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="i_RXD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="Uart_Master_Slave_Pin_1" SIGIS="undef" SIGNAME="External_Ports_Uart_Master_Slave_Pin_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IO_In_Out_Switcher_0" PORT="i_o_Pin_1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="Uart_Master_Slave_Pin_2" SIGIS="undef" SIGNAME="External_Ports_Uart_Master_Slave_Pin_2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IO_In_Out_Switcher_0" PORT="i_o_Pin_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="gpio_rtl_tri_o" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="sws_4bits_tri_i" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="Axi_GPIOs_axi_gpio_LED_GPIO" NAME="gpio_rtl" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_rtl_tri_o"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="Axi_GPIOs_axi_gpio_SW_GPIO" NAME="sws_4bits" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TRI_I" PHYSICAL="sws_4bits_tri_i"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/Axi_GPIOs/axi_gpio_LED" HWVERSION="2.0" INSTANCE="Axi_GPIOs_axi_gpio_LED" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_axi_gpio_LED_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Axi_GPIOs_axi_gpio_LED_GPIO" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Axi_GPIOs/axi_gpio_SW" HWVERSION="2.0" INSTANCE="Axi_GPIOs_axi_gpio_SW" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="4096" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="GPIO_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x0"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-1 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x4"/>
              <PROPERTY NAME="SIZE" VALUE="4"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_DATA">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO Data register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x8"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO DATA">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO Data Register.&#xA;For each I/O bit programmed as input&#xA;  R - Reads value on the input pin.&#xA;  W - No effect.&#xA;For each I/O bit programmed as output&#xA;  R - Reads value on GPIO_O pins&#xA;  W - Writes value to the corresponding AXI GPIO &#xA;      data register bit and output pin&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GPIO2_TRI">
              <PROPERTY NAME="DESCRIPTION" VALUE="Channel-2 AXI GPIO 3-State Control register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0xC"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-2 GPIO TRI">
                  <PROPERTY NAME="DESCRIPTION" VALUE="AXI GPIO 3-State Control Register&#xA;Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="GIER">
              <PROPERTY NAME="DESCRIPTION" VALUE="Global Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x11C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Global Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Master enable for the device interrupt output&#xA;  0 - Disabled&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_IER">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Enable register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 1 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enable Channel 2 Interrupt&#xA;  0 - Disabled (masked)&#xA;  1 - Enabled&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="IP_ISR">
              <PROPERTY NAME="DESCRIPTION" VALUE="IP Interrupt Status register"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x120"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0x0"/>
              <FIELDS>
                <FIELD NAME="Channel-1 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 1 Interrupt Status&#xA;  0 - No Channel 1 input interrupt&#xA;  1 - Channel 1 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Channel-2 Interrupt Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Channel 2 Interrupt Status&#xA;  0 - No Channel 2 input interrupt&#xA;  1 - Channel 2 input interrupt&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE="oneToToggle"/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_axi_gpio_SW_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="sws_4bits"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41210000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4121FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Axi_GPIOs_axi_gpio_SW_GPIO" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/clk_wiz_0" HWVERSION="5.4" INSTANCE="Clock_Managment_clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="Uart_ETH_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="18.431963"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary________18.431963____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="_clk_18M____18.432______0.000______50.0______386.146____339.355"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="_clk_92M____92.160______0.000______50.0______270.877____339.355"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="18.431963"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="92.159815"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="92.160"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="55.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="54.254"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="55.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="11"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_18M"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_92M"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="542.5300000000001"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.2"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.18431962999999998"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.18431962999999998"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.18431962999999998"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.18431962999999998"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.18431962999999998"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="92.160"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="18.431963"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="542.5300000000001"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_18M"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_92M"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="18.431963"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="92.159815"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="55.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="54.254"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="55.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="11"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="386.146"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="339.355"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="270.877"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="339.355"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="Clock_Managment_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="18431963" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="18431963" DIR="O" NAME="clk_18M" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_18M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_18M" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="92159815" DIR="O" NAME="clk_92M" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="aclk"/>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="clk"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="Timer_Interrupt_Tick_Timer_General_KeyPad" PORT="i_Clk"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Tester_0" PORT="i_CLK"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="i_Clk"/>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="Clock_Managment_clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_18M" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/clk_wiz_1" HWVERSION="5.4" INSTANCE="Clock_Managment_clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_3;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="Uart_ETH_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1____18.432______0.000______50.0______437.060____514.970"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="61.125"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="47.375"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.18431999999999998"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_clk_wiz_1_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="18.432"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="61.125"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="47.375"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="437.060"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="514.970"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="Clock_Managment_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="18431963" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="Clock_Managment_clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/rst_ps7_0_18M" HWVERSION="5.0" INSTANCE="Clock_Managment_rst_ps7_0_18M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_rst_ps7_0_100M_1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="18431963" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_18M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_18M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="Clock_Managment_clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_18M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="i_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/rst_ps7_0_92M" HWVERSION="5.0" INSTANCE="Clock_Managment_rst_ps7_0_92M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_rst_ps7_0_100M_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="Clock_Managment_clk_wiz_0_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="srst"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="Timer_Interrupt_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="Timer_Interrupt_Tick_Timer_General_KeyPad" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Tester_0" PORT="i_Reset"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="i_Reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Clock_Managment_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Clock_Managment_clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_1" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Clock_Managment_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Clock_Managment/util_vector_logic_1" HWVERSION="2.0" INSTANCE="Clock_Managment_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Clock_Managment_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_1" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/IO_In_Out_Switcher_0" HWVERSION="1.0" INSTANCE="IO_In_Out_Switcher_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IO_In_Out_Switcher" VLNV="xilinx.com:user:IO_In_Out_Switcher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_IO_In_Out_Switcher_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="IO_In_Out_Switcher_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="i_RXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="i_o_Pin_1" SIGIS="undef" SIGNAME="External_Ports_Uart_Master_Slave_Pin_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Uart_Master_Slave_Pin_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="i_o_Pin_2" SIGIS="undef" SIGNAME="External_Ports_Uart_Master_Slave_Pin_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Uart_Master_Slave_Pin_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Selector" SIGIS="undef" SIGNAME="Master_Slave_Pin_Selector_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Master_Slave_Pin_Selector" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="44"/>
        <PARAMETER NAME="DIN_FROM" VALUE="37"/>
        <PARAMETER NAME="DIN_TO" VALUE="23"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_KeyPad_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="15"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="43" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="14" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_DATA" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_CS1" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCDCS2" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RS" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RW" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_RST" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_EN" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD_Backlight" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCDCS2" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCDCS2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCDCS2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_CS2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_Backlight" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_Backlight" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="14"/>
        <PARAMETER NAME="DIN_TO" VALUE="14"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD_RW_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Backlight_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_Backlight"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_CS1" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_CS1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_CS1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_CS1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_DATA" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_DATA" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_DATA_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_Data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_EN" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_EN" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD_RS_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_EN_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_En"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_RS" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_RS" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD1_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RS_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_RS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_RST" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_RST" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="12"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD_RS_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RST_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LCD_Pins/xlslice_LCD_RW" HWVERSION="1.0" INSTANCE="LCD_Pins_xlslice_LCD_RW" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="15"/>
        <PARAMETER NAME="DIN_FROM" VALUE="13"/>
        <PARAMETER NAME="DIN_TO" VALUE="13"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_LCD_RS_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="14" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="LCD_Pins_xlslice_LCD_RW_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LCD_R_W"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/LED_Sample_0" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LED_Sample" VLNV="xilinx.com:user:LED_Sample:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Count_Tick" VALUE="0x020"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_LED_Sample_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Sample_Tick" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="o_Tic_1ms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/LED_Sample_1" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LED_Sample" VLNV="xilinx.com:user:LED_Sample:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Count_Tick" VALUE="0x020"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_LED_Sample_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Sample_Tick" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="o_Tic_1ms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/LED_Sample_2" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LED_Sample" VLNV="xilinx.com:user:LED_Sample:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Count_Tick" VALUE="0x020"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_LED_Sample_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Sample_Tick" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="o_Tic_1ms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In23"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/LED_Sample_3" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LED_Sample" VLNV="xilinx.com:user:LED_Sample:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Count_Tick" VALUE="0x020"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_LED_Sample_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Sample_Tick" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" PORT="o_Tic_1ms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/LED_Tester_0" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_LED_Tester_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="LED_Tester" VLNV="xilinx.com:user:LED_Tester:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_LED_Tester_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_LED" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/PISO_0" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PISO" VLNV="xilinx.com:user:PISO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="g_DataWidth" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_PISO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_EN" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="o_CLK" SIGIS="clk" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_CLK1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_CLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Data" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_Data1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_Data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Latch" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_PISO_0_o_Latch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_Latch1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="o_LED_Latch2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_OEN" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx1" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_8_Input" VLNV="xilinx.com:user:Register_8_Input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Register_8_Input_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/Register_8_Input_Rx2" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_8_Input" VLNV="xilinx.com:user:Register_8_Input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Register_8_Input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_25" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_26_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_26" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_27_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_27" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_28_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_28" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_29_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_29" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_30_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_30" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_31_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_31" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx1" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_8_Input" VLNV="xilinx.com:user:Register_8_Input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Register_8_Input_Rx1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/Register_8_Input_Tx2" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Register_8_Input" VLNV="xilinx.com:user:Register_8_Input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Register_8_Input_Rx2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in1" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in2" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in3" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in4" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in5" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in6" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in7" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_in8" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out1" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out2" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out3" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out4" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out5" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out6" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out7" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_out8" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/Tick_Timer_General_0" HWVERSION="1.0" INSTANCE="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tick_Timer_General" VLNV="xilinx.com:user:Tick_Timer_General:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Frequency" VALUE="92160000"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Tick_Timer_General_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tic_1us" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Tic_1ms" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_Tick_Timer_General_0_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="i_Sample_Tick"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="i_Sample_Tick"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="i_Sample_Tick"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="i_Sample_Tick"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/util_vector_logic_0" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_LED_Panel_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_14"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="i_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/LED_Panel/xlconcat_0" HWVERSION="2.1" INSTANCE="LED_Panel_diagram_LED_Panel_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_0_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_0" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_1_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_1" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_2_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_2" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_LED_Sample_3_o_out8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_LED_Sample_3" PORT="o_out8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_LED_Panel_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_PISO_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_0" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_19"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_1" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_20"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_10" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_29"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_11" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_30"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_12" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_11_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_13" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_11_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_14" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_15" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_16" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_17" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_18" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_19" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_2" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_21"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_20" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_21" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_12_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_22" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_23" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx1" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_24" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_25" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_26" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_26" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_26_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_27" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_27" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_27_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_28" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_28" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_28_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_29" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_29" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_29_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_3" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_22"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_30" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_30" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_21_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_30_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_31" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_30_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_31_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Rx2" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_4" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_23"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_5" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_24"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_6" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_25"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_7" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_26"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx1" PORT="i_in8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_8" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_27"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="o_TXD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/LED_Panel_diagram/Not_Block/util_vector_logic_9" HWVERSION="2.0" INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_28"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="LED_Panel_diagram_Not_Block_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LED_Panel_diagram_LED_Panel_Register_8_Input_Tx2" PORT="i_in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Master_Slave_Pin_Selector" HWVERSION="1.0" INSTANCE="Master_Slave_Pin_Selector" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="44"/>
        <PARAMETER NAME="DIN_FROM" VALUE="43"/>
        <PARAMETER NAME="DIN_TO" VALUE="43"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_KeyPad_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="43" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Master_Slave_Pin_Selector_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IO_In_Out_Switcher_0" PORT="i_Selector"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Timer_Interrupt/Counter_0" HWVERSION="1.0" INSTANCE="Timer_Interrupt_Counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Counter" VLNV="xilinx.com:user:Counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Count_Tick" VALUE="0x000A"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_EN" SIGIS="undef" SIGNAME="Timer_Interrupt_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Tick_ms" SIGIS="undef" SIGNAME="Timer_Interrupt_Tick_Timer_General_KeyPad_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Tick_Timer_General_KeyPad" PORT="o_Tic_1ms"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Tick_us" SIGIS="undef" SIGNAME="Timer_Interrupt_Tick_Timer_General_KeyPad_o_Tic_1us">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Tick_Timer_General_KeyPad" PORT="o_Tic_1us"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Tick_us_ms_en" SIGIS="undef" SIGNAME="Timer_Interrupt_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Timer_Interrupt_Counter_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Timer_Interrupt/Tick_Timer_General_KeyPad" HWVERSION="1.0" INSTANCE="Timer_Interrupt_Tick_Timer_General_KeyPad" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tick_Timer_General" VLNV="xilinx.com:user:Tick_Timer_General:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Frequency" VALUE="92160000"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Tick_Timer_General_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_Clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tic_1us" SIGIS="undef" SIGNAME="Timer_Interrupt_Tick_Timer_General_KeyPad_o_Tic_1us">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_Tick_us"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Tic_1ms" SIGIS="undef" SIGNAME="Timer_Interrupt_Tick_Timer_General_KeyPad_o_Tic_1ms">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_Tick_ms"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Timer_Interrupt/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Timer_Interrupt_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_18"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Timer_Interrupt_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Timer_Interrupt/xlconstant_0" HWVERSION="1.1" INSTANCE="Timer_Interrupt_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Timer_Interrupt_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="i_Tick_us_ms_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/UART_Config_Register_0" HWVERSION="1.0" INSTANCE="UART_Config_Register_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_Config_Register" VLNV="xilinx.com:hls:UART_Config_Register:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_AXILiteS" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="Memory_a">
              <PROPERTY NAME="DESCRIPTION" VALUE="Memory a"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="128"/>
              <PROPERTY NAME="SIZE" VALUE="128"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXILITES_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_Config_Register_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="33"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_HIGHADDR" VALUE="0x43C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_AXILiteS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_AWVALID" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_AWREADY" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXILiteS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_WVALID" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_WREADY" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_BVALID" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_BREADY" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_AXILiteS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_ARVALID" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_ARREADY" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXILiteS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_RVALID" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_RREADY" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="ap_return" RIGHT="0" SIGIS="data" SIGNAME="UART_Config_Register_0_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="i_input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="s_axi_AXILiteS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXILiteS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXILiteS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXILiteS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXILiteS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXILiteS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXILiteS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXILiteS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXILiteS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXILiteS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXILiteS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXILiteS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXILiteS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXILiteS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXILiteS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXILiteS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXILiteS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXILiteS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/AllDataMover_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_AllDataMover_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="AllDataMover" VLNV="xilinx.com:hls:AllDataMover:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_DRAM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DRAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DRAM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DRAM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_DRAM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_DRAM_TARGET_ADDR" VALUE="0x01100000"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_AllDataMover_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="53"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DRAM_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_AWVALID" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_AWREADY" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_WLAST" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_WVALID" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_WREADY" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DRAM_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_BVALID" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_BREADY" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DRAM_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_ARVALID" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_ARREADY" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_DRAM_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DRAM_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_RLAST" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_RVALID" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_RREADY" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart1_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart1_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart1_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart1_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart2_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart2_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart2_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart2_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart3_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart3_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart3_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart3_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart4_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart4_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart4_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart4_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart5_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart5_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart5_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart5_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart6_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart6_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart6_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart6_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart7_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart7_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart7_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart7_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart8_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart8_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart8_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart8_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart9_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart9_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart9_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart9_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart10_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart10_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart10_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart10_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart11_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart11_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart11_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart11_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart12_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart12_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart12_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart12_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart13_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart13_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart13_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart13_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart14_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart14_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart14_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart14_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart15_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart15_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart15_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart15_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart16_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart16_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart16_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart16_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart17_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart17_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart17_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart17_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart18_V_dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart18_V_empty_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart18_V_read" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart18_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="rd_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="busy_V" RIGHT="0" SIGIS="data" SIGNAME="xlslice_Busy_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_Busy" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM" DATAWIDTH="32" NAME="m_axi_DRAM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_DRAM_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_DRAM_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_DRAM_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_DRAM_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_DRAM_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_DRAM_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_DRAM_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_DRAM_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_DRAM_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_DRAM_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_DRAM_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_DRAM_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_DRAM_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_DRAM_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_DRAM_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_DRAM_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_DRAM_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_DRAM_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_DRAM_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_DRAM_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_DRAM_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_DRAM_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_DRAM_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_DRAM_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_DRAM_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_DRAM_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_DRAM_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_DRAM_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_DRAM_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_DRAM_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_DRAM_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_DRAM_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_DRAM_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_DRAM_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_DRAM_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart1_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart1_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart1_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart1_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart2_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart2_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart2_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart2_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart3_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart3_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart3_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart3_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart4_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart4_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart4_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart4_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart5_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart5_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart5_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart5_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart6_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart6_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart6_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart6_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart7_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart7_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart7_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart7_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart8_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart8_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart8_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart8_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart9_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart9_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart9_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart9_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart10_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart10_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart10_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart10_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart11_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart11_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart11_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart11_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart12_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart12_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart12_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart12_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart13_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart13_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart13_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart13_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart14_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart14_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart14_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart14_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart15_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart15_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart15_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart15_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart16_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart16_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart16_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart16_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart17_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart17_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart17_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart17_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart18_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {RD_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} EMPTY_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} RD_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="uart18_V_dout"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="uart18_V_empty_n"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="uart18_V_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_DRAM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/All_Data_Sender_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_All_Data_Sender_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="All_Data_Sender" VLNV="xilinx.com:hls:All_Data_Sender:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="s_axi_AXILiteS" NAME="Reg" RANGE="65536" USAGE="register">
          <REGISTERS>
            <REGISTER NAME="Memory_a">
              <PROPERTY NAME="DESCRIPTION" VALUE="Memory a"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="256"/>
              <PROPERTY NAME="SIZE" VALUE="256"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <PROPERTY NAME="RESET_VALUE" VALUE="0"/>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_AXILITES_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DRAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DRAM_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DRAM_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DRAM_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_DRAM_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_DRAM_TARGET_ADDR" VALUE="0x01200000"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_DRAM_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_All_Data_Sender_0_4"/>
        <PARAMETER NAME="clk_period" VALUE="10.000000"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="71"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_S_AXI_AXILITES_HIGHADDR" VALUE="0x43C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="s_axi_AXILiteS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_AWVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_AWREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_AXILiteS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_AXILiteS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_WVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_WREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_BVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_BREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_AXILiteS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_ARVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_ARREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_AXILiteS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_AXILiteS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_AXILiteS_RVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_AXILiteS_RREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DRAM_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_AWVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_AWREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_WLAST" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_WVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_WREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DRAM_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_BVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_BREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DRAM_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DRAM_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DRAM_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARREGION" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DRAM_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DRAM_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_ARVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_ARREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_DRAM_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DRAM_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_RLAST" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DRAM_RVALID" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DRAM_RREADY" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart1_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart1_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart1_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart1_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart1_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart2_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart2_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart2_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart2_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart2_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart3_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart3_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart3_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart3_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart3_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart4_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart4_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart4_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart4_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart4_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart5_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart5_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart5_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart5_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart5_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart6_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart6_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart6_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart6_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart6_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart7_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart7_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart7_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart7_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart7_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart8_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart8_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart8_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart8_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart8_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart9_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart9_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart9_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart9_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart9_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart10_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart10_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart10_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart10_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart10_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart11_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart11_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart11_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart11_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart11_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart12_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart12_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart12_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart12_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart12_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart13_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart13_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart13_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart13_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart13_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart14_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart14_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart14_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart14_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart14_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart15_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart15_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart15_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart15_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart15_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart16_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart16_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart16_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart16_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart16_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart17_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart17_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart17_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart17_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart17_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart18_V_din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart18_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="i_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart18_V_full_n" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart18_V_write" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart18_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="i_Send"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="s_axi_AXILiteS" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_AXILiteS_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_AXILiteS_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_AXILiteS_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_AXILiteS_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_AXILiteS_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_AXILiteS_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_AXILiteS_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_AXILiteS_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_AXILiteS_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_AXILiteS_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_AXILiteS_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_AXILiteS_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_AXILiteS_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_AXILiteS_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_AXILiteS_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_AXILiteS_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_AXILiteS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM" DATAWIDTH="32" NAME="m_axi_DRAM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_DRAM_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_DRAM_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_DRAM_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_DRAM_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_DRAM_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_DRAM_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_DRAM_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_DRAM_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_DRAM_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_DRAM_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_DRAM_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_DRAM_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_DRAM_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_DRAM_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_DRAM_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_DRAM_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_DRAM_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_DRAM_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_DRAM_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_DRAM_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_DRAM_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_DRAM_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_DRAM_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_DRAM_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_DRAM_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_DRAM_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_DRAM_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_DRAM_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_DRAM_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_DRAM_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_DRAM_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_DRAM_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_DRAM_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_DRAM_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_DRAM_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart1_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart1_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart1_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart1_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart2_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart2_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart2_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart2_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart3_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart3_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart3_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart3_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart4_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart4_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart4_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart4_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart5_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart5_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart5_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart5_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart6_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart6_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart6_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart6_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart7_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart7_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart7_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart7_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart8_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart8_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart8_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart8_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart9_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart9_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart9_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart9_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart10_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart10_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart10_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart10_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart11_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart11_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart11_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart11_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart12_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart12_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart12_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart12_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart13_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart13_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart13_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart13_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart14_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart14_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart14_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart14_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart15_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart15_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart15_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart15_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart16_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart16_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart16_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart16_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart17_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart17_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart17_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart17_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="uart18_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {WR_DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} FULL_N {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} WR_EN {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="uart18_V_din"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="uart18_V_full_n"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="uart18_V_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HP0_DDR_LOWOCM" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="processing_system7_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_DRAM" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_HP0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="processing_system7_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_1" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_10" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_11" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_11"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_12" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_13" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_14" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_14"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_15" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_15"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_2" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_3" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_4" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_5" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_6" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_7" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_8" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Baud_16x"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_Baudx16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Baudrate_Rx/DataMuxOut4Bit_9" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMuxOut4Bit" VLNV="xilinx.com:user:DataMuxOut4Bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_DataMuxOut4Bit_1_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In1" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In2" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_57600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In3" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_38400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In4" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_19200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In5" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_9600_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In6" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_4800_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In7" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_2400_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In8" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_1200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In9" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In10" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In11" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In12" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In13" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In14" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In15" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_In16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_300_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Out" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Baud_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="i_Select" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Baudrate_select_9"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/Extract_UART_Features_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Extract_UART_Features" VLNV="xilinx.com:user:Extract_UART_Features:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_Extract_UART_Features_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="i_input" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_ap_return">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="ap_return"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_0" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_2" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_3" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_4" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_5" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_6" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_7" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_8" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_9" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_10" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_11" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_12" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_13" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_14" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="o_Baudrate_select_15" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Baudrate_select_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_Select"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_0" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_2" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_3" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_4" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_5" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_6" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_7" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_8" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_9" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_10" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_11" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_12" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_13" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_14" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_Parity_15" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Parity"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_Parity"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_0" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_2" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_3" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_4" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_5" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_6" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_7" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_8" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_9" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_10" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_11" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_12" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_13" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_14" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="o_StopBit_15" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="i_Stop_Bit"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="i_Stop_Bit"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Buadrate_Generator/baudrate_gen_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="baudrate_gen" VLNV="xilinx.com:user:baudrate_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_baudrate_gen_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="o_Baud_115200" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="i_Baud"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="i_Baud"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_57600" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_38400" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_19200" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_9600" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_4800" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_2400" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_1200" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_300" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_Baud_115200_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="i_Baudx16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In1"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_57600_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_57600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In2"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_38400_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_38400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In3"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_19200_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_19200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In4"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_9600_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_9600_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In5"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_4800_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_4800_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In6"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_2400_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_2400_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In7"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_1200_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_1200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In8"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Baud_300_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_300_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In16"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In15"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In14"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In13"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In12"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In11"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In10"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="i_In9"/>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="i_In9"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="18431963" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_18M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_18M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_18M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_18M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_0/Uart_Rec_0/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_14"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart1_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart1_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart1_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_0/Uart_Rec_0/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_46"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Rec_0_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Rec_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart1_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_0/Uart_Send_0/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart1_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart1_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart1_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart1_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX1"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_0/Uart_Send_0/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_14"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_0_Uart_Send_0_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_0_Uart_Send_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart1_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_10/Uart_Rec_10/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_10/Uart_Rec_10/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_10"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart11_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart11_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart11_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_10/Uart_Rec_10/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_42"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Rec_10_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Rec_10_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart11_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_10/Uart_Send_10/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_10" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart11_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart11_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart11_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart11_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX11"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_10/Uart_Send_10/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_10"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_10_Uart_Send_10_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_10_Uart_Send_10_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart11_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_11/Uart_Rec_11/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_11/Uart_Rec_11/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_12"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart12_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart12_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart12_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_11/Uart_Rec_11/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_44"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Rec_11_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Rec_11_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart12_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_11/Uart_Send_11/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_11" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart12_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart12_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart12_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart12_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX12"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_11/Uart_Send_11/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_12"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_11_Uart_Send_11_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_11_Uart_Send_11_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart12_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_12/Uart_Rec_12/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_12/Uart_Rec_12/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_13"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart13_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart13_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart13_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_12/Uart_Rec_12/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_45"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Rec_12_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Rec_12_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart13_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_12/Uart_Send_12/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_12" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart13_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart13_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart13_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart13_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX13"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_8" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_12/Uart_Send_12/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_13"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_12_Uart_Send_12_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_12_Uart_Send_12_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart13_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_13/Uart_Rec_13/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_15"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_13/Uart_Rec_13/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_30"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart14_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart14_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart14_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_13/Uart_Rec_13/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_48"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Rec_13_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Rec_13_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart14_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_13/Uart_Send_13/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_15"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_13" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart14_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart14_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart14_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart14_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX14"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_13/Uart_Send_13/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_16"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_13_Uart_Send_13_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_13_Uart_Send_13_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart14_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_14/Uart_Rec_14/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_14/Uart_Rec_14/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_31"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart15_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart15_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart15_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_14/Uart_Rec_14/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_49"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Rec_14_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Rec_14_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart15_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_14/Uart_Send_14/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_14" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart15_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart15_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart15_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart15_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX15"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_14/Uart_Send_14/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_17"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_14_Uart_Send_14_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_14_Uart_Send_14_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart15_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_15/Uart_Rec_15/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_15/Uart_Rec_15/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_16"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart16_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart16_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart16_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_15/Uart_Rec_15/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_47"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Rec_15_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Rec_15_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart16_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_15/Uart_Send_15/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_15" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart16_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart16_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart16_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart16_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX16"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_15/Uart_Send_15/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_15"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_15_Uart_Send_15_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_15_Uart_Send_15_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart16_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_1/Uart_Rec_1/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_17"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_1/Uart_Rec_1/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_32"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart2_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart2_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart2_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_1/Uart_Rec_1/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_50"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Rec_1_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Rec_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart2_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_1/Uart_Send_1/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_17"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_1" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart2_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart2_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart2_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart2_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX2"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_20" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_1/Uart_Send_1/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_18"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_1_Uart_Send_1_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_1_Uart_Send_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart2_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_2/Uart_Rec_2/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_2/Uart_Rec_2/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_15"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart3_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart3_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart3_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_2/Uart_Rec_2/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Rec_2_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Rec_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart3_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_2/Uart_Send_2/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_2" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart3_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart3_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart3_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart3_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX3"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_18" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_2/Uart_Send_2/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_1_14"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_2_Uart_Send_2_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_2_Uart_Send_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart3_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_3/Uart_Rec_3/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_3/Uart_Rec_3/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_5"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart4_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart4_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart4_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_3/Uart_Rec_3/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_36"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Rec_3_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Rec_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart4_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_3/Uart_Send_3/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_3" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart4_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart4_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart4_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart4_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX4"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_3/Uart_Send_3/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_3_Uart_Send_3_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_3_Uart_Send_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart4_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_4/Uart_Rec_4/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_4/Uart_Rec_4/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_6"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart5_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart5_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart5_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_4/Uart_Rec_4/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_38"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Rec_4_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Rec_4_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart5_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_4/Uart_Send_4/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_4" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart5_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart5_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart5_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart5_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX5"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_30" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_4/Uart_Send_4/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_4_Uart_Send_4_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_4_Uart_Send_4_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart5_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_5/Uart_Rec_5/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_5/Uart_Rec_5/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_7"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart6_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart6_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart6_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_5/Uart_Rec_5/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_39"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Rec_5_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Rec_5_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart6_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_5/Uart_Send_5/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_5" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart6_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart6_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart6_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart6_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX6"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_28" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_5/Uart_Send_5/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_5_Uart_Send_5_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_5_Uart_Send_5_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart6_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_6/Uart_Rec_6/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_6/Uart_Rec_6/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_8"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart7_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart7_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart7_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_6/Uart_Rec_6/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_40"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Rec_6_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Rec_6_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart7_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_6/Uart_Send_6/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_6" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart7_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart7_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart7_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart7_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX7"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_26" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_6/Uart_Send_6/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_6_Uart_Send_6_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_6_Uart_Send_6_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart7_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_7/Uart_Rec_7/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_18"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_7/Uart_Rec_7/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_33"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart8_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart8_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart8_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_7/Uart_Rec_7/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_51"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Rec_7_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Rec_7_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart8_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_7/Uart_Send_7/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_18"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_7" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart8_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart8_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart8_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart8_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX8"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_24" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_7/Uart_Send_7/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_19"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_7_Uart_Send_7_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_7_Uart_Send_7_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart8_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_8/Uart_Rec_8/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_8/Uart_Rec_8/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_34"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart9_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart9_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart9_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_8/Uart_Rec_8/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_52"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Rec_8_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Rec_8_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart9_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_8/Uart_Send_8/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_8" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart9_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart9_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart9_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart9_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX9"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_8/Uart_Send_8/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_20"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_8_Uart_Send_8_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_8_Uart_Send_8_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart9_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_9/Uart_Rec_9/UART_RX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Extended" VLNV="xilinx.com:user:UART_RX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Extended_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_UART_RX10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_UART_RX10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_9/Uart_Rec_9/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_9"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_UART_RX_Extended_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart10_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart10_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart10_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_9/Uart_Rec_9/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_41"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Rec_9_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Rec_9_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart10_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_9/Uart_Send_9/UART_TX_Extended_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Extended" VLNV="xilinx.com:user:UART_TX_Extended:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Extended_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud_16x" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Baudrate_Rx_DataMuxOut4Bit_9" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart10_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart10_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart10_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart10_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Parity" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_Parity_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_Parity_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="i_Stop_Bit" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0_o_StopBit_9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_Extract_UART_Features_0" PORT="o_StopBit_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_UART_TX10"/>
            <CONNECTION INSTANCE="LED_Panel_diagram_Not_Block_util_vector_logic_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_9/Uart_Send_9/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_2_9"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_9_Uart_Send_9_UART_TX_Extended_0" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_9_Uart_Send_9_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart10_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/UART_RX_Without_Baud_1" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Without_Baud" VLNV="xilinx.com:user:UART_RX_Without_Baud:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Without_Baud_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="IO_In_Out_Switcher_0_o_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IO_In_Out_Switcher_0" PORT="o_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_0"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_UART_RX_Without_Baud_1" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart18_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart18_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart18_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_Master_Slave/Uart_Rec_Master_Slave/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Rec_Master_Slave_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart18_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/UART_TX_Without_Baud_14" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Without_Baud" VLNV="xilinx.com:user:UART_TX_Without_Baud:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Without_Baud_14_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart18_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart18_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart18_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart18_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IO_In_Out_Switcher_0" PORT="i_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_Master_Slave/Uart_Send_Master_Slave/util_vector_logic_14" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_14_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_UART_TX_Without_Baud_14" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_Master_Slave_Uart_Send_Master_Slave_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart18_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_config/Uart_Rec_Config/UART_RX_Without_Baud_1" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_Without_Baud" VLNV="xilinx.com:user:UART_RX_Without_Baud:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_RX_Without_Baud_1_17"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RXD" SIGIS="undef" SIGNAME="External_Ports_i_Uart_Config_Rx1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Uart_Config_Rx1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baudx16" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200_16x">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200_16x"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Valid" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_Error" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_config/Uart_Rec_Config/fifo_generator_0" HWVERSION="13.1" INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fifo_generator" VLNV="xilinx.com:ip:fifo_generator:13.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fifo_generator;v=v13_1;d=pg057-fifo-generator.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_COMMON_CLOCK" VALUE="1"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_DEFAULT_VALUE" VALUE="BlankString"/>
        <PARAMETER NAME="C_DIN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_DOUT_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ENABLE_RLOCS" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FULL_FLAGS_RST_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_EMPTY" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ALMOST_FULL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BACKUP" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INT_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEMINIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RD_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SRST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_HAS_VALID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_ACK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_DATA_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WR_RST" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_WR_PNTR_VAL" VALUE="0"/>
        <PARAMETER NAME="C_MEMORY_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MIF_FILE_NAME" VALUE="BlankString"/>
        <PARAMETER NAME="C_OPTIMIZATION_MODE" VALUE="0"/>
        <PARAMETER NAME="C_OVERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_PRELOAD_REGS" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE" VALUE="512x36"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL" VALUE="4"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_NEGATE_VAL" VALUE="5"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL" VALUE="255"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_NEGATE_VAL" VALUE="254"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RD_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_RD_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_RD_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_RD_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_UNDERFLOW_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DOUT_RST" VALUE="1"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_EMBEDDED_REG" VALUE="0"/>
        <PARAMETER NAME="C_USE_PIPELINE_REG" VALUE="0"/>
        <PARAMETER NAME="C_POWER_SAVING_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_FIFO16_FLAGS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FWFT_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_VALID_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_ACK_LOW" VALUE="0"/>
        <PARAMETER NAME="C_WR_DATA_COUNT_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_WR_DEPTH" VALUE="256"/>
        <PARAMETER NAME="C_WR_FREQ" VALUE="1"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_WR_RESPONSE_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_MSGON_VAL" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_RST_SYNC" VALUE="1"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_WR_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_RD_CHANNEL" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SLAVE_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MASTER_CE" VALUE="0"/>
        <PARAMETER NAME="C_ADD_NGC_CONSTRAINT" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_OVERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_COMMON_UNDERFLOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_SETTINGS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_LEN_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_LOCK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_AWUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_WUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_BUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ARUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_RUSER" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TDATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TREADY" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXIS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXIS_TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_WRCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RACH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_RDCH_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_WRCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RACH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_RDCH" VALUE="1"/>
        <PARAMETER NAME="C_IMPLEMENTATION_TYPE_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_APPLICATION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_WRCH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RACH" VALUE="512x36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_RDCH" VALUE="1kx36"/>
        <PARAMETER NAME="C_PRIM_FIFO_TYPE_AXIS" VALUE="1kx18"/>
        <PARAMETER NAME="C_USE_ECC_WACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RACH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_ERROR_INJECTION_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_DIN_WIDTH_WACH" VALUE="1"/>
        <PARAMETER NAME="C_DIN_WIDTH_WDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_WRCH" VALUE="2"/>
        <PARAMETER NAME="C_DIN_WIDTH_RACH" VALUE="32"/>
        <PARAMETER NAME="C_DIN_WIDTH_RDCH" VALUE="64"/>
        <PARAMETER NAME="C_DIN_WIDTH_AXIS" VALUE="1"/>
        <PARAMETER NAME="C_WR_DEPTH_WACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_WDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_WRCH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RACH" VALUE="16"/>
        <PARAMETER NAME="C_WR_DEPTH_RDCH" VALUE="1024"/>
        <PARAMETER NAME="C_WR_DEPTH_AXIS" VALUE="1024"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_WRCH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RACH" VALUE="4"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_RDCH" VALUE="10"/>
        <PARAMETER NAME="C_WR_PNTR_WIDTH_AXIS" VALUE="10"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DATA_COUNTS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RACH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PROG_FLAGS_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_WRCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RACH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_RDCH" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH_ASSERT_VAL_AXIS" VALUE="1023"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_TYPE_AXIS" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH" VALUE="1022"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS" VALUE="1022"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_WRCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RACH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_RDCH" VALUE="0"/>
        <PARAMETER NAME="C_REG_SLICE_MODE_AXIS" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_fifo_generator_0_3"/>
        <PARAMETER NAME="Fifo_Implementation" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="synchronization_stages" VALUE="2"/>
        <PARAMETER NAME="synchronization_stages_axi" VALUE="2"/>
        <PARAMETER NAME="INTERFACE_TYPE" VALUE="Native"/>
        <PARAMETER NAME="Performance_Options" VALUE="First_Word_Fall_Through"/>
        <PARAMETER NAME="asymmetric_port_width" VALUE="false"/>
        <PARAMETER NAME="Input_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Input_Depth" VALUE="256"/>
        <PARAMETER NAME="Output_Data_Width" VALUE="8"/>
        <PARAMETER NAME="Output_Depth" VALUE="256"/>
        <PARAMETER NAME="Enable_ECC" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers" VALUE="false"/>
        <PARAMETER NAME="Reset_Pin" VALUE="true"/>
        <PARAMETER NAME="Enable_Reset_Synchronization" VALUE="true"/>
        <PARAMETER NAME="Reset_Type" VALUE="Synchronous_Reset"/>
        <PARAMETER NAME="Full_Flags_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="Use_Dout_Reset" VALUE="true"/>
        <PARAMETER NAME="Dout_Reset_Value" VALUE="0"/>
        <PARAMETER NAME="dynamic_power_saving" VALUE="false"/>
        <PARAMETER NAME="Almost_Full_Flag" VALUE="false"/>
        <PARAMETER NAME="Almost_Empty_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Flag" VALUE="false"/>
        <PARAMETER NAME="Valid_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Underflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Write_Acknowledge_Flag" VALUE="false"/>
        <PARAMETER NAME="Write_Acknowledge_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Inject_Sbit_Error" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error" VALUE="false"/>
        <PARAMETER NAME="ecc_pipeline_reg" VALUE="false"/>
        <PARAMETER NAME="Use_Extra_Logic" VALUE="true"/>
        <PARAMETER NAME="Data_Count" VALUE="true"/>
        <PARAMETER NAME="Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Write_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Write_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Read_Data_Count" VALUE="false"/>
        <PARAMETER NAME="Read_Data_Count_Width" VALUE="9"/>
        <PARAMETER NAME="Disable_Timing_Violations" VALUE="false"/>
        <PARAMETER NAME="Read_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Write_Clock_Frequency" VALUE="1"/>
        <PARAMETER NAME="Programmable_Full_Type" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value" VALUE="255"/>
        <PARAMETER NAME="Full_Threshold_Negate_Value" VALUE="254"/>
        <PARAMETER NAME="Programmable_Empty_Type" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value" VALUE="4"/>
        <PARAMETER NAME="Empty_Threshold_Negate_Value" VALUE="5"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Clock_Type_AXI" VALUE="Common_Clock"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Clock_Enable_Type" VALUE="Slave_Interface_Clock_Enable"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="AWUSER_Width" VALUE="0"/>
        <PARAMETER NAME="WUSER_Width" VALUE="0"/>
        <PARAMETER NAME="BUSER_Width" VALUE="0"/>
        <PARAMETER NAME="ARUSER_Width" VALUE="0"/>
        <PARAMETER NAME="RUSER_Width" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Enable_TREADY" VALUE="true"/>
        <PARAMETER NAME="Enable_TLAST" VALUE="false"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="false"/>
        <PARAMETER NAME="TSTRB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="false"/>
        <PARAMETER NAME="TKEEP_WIDTH" VALUE="1"/>
        <PARAMETER NAME="wach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wach" VALUE="1022"/>
        <PARAMETER NAME="wdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_wdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wdch" VALUE="1022"/>
        <PARAMETER NAME="wrch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_wrch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_wrch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_wrch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_wrch" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_wrch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_wrch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_wrch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_wrch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_wrch" VALUE="1022"/>
        <PARAMETER NAME="rach_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rach" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rach" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rach" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rach" VALUE="16"/>
        <PARAMETER NAME="Enable_Data_Counts_rach" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rach" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rach" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rach" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rach" VALUE="1022"/>
        <PARAMETER NAME="rdch_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_rdch" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_rdch" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_rdch" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_rdch" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_rdch" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_rdch" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_rdch" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_rdch" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_rdch" VALUE="1022"/>
        <PARAMETER NAME="axis_type" VALUE="FIFO"/>
        <PARAMETER NAME="FIFO_Implementation_axis" VALUE="Common_Clock_Block_RAM"/>
        <PARAMETER NAME="FIFO_Application_Type_axis" VALUE="Data_FIFO"/>
        <PARAMETER NAME="Enable_ECC_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Sbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Inject_Dbit_Error_axis" VALUE="false"/>
        <PARAMETER NAME="Input_Depth_axis" VALUE="1024"/>
        <PARAMETER NAME="Enable_Data_Counts_axis" VALUE="false"/>
        <PARAMETER NAME="Programmable_Full_Type_axis" VALUE="No_Programmable_Full_Threshold"/>
        <PARAMETER NAME="Full_Threshold_Assert_Value_axis" VALUE="1023"/>
        <PARAMETER NAME="Programmable_Empty_Type_axis" VALUE="No_Programmable_Empty_Threshold"/>
        <PARAMETER NAME="Empty_Threshold_Assert_Value_axis" VALUE="1022"/>
        <PARAMETER NAME="Register_Slice_Mode_wach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_wrch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rach" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_rdch" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Register_Slice_Mode_axis" VALUE="Fully_Registered"/>
        <PARAMETER NAME="Underflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Underflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Overflow_Flag_AXI" VALUE="false"/>
        <PARAMETER NAME="Overflow_Sense_AXI" VALUE="Active_High"/>
        <PARAMETER NAME="Disable_Timing_Violations_AXI" VALUE="false"/>
        <PARAMETER NAME="Add_NGC_Constraint_AXI" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Underflow" VALUE="false"/>
        <PARAMETER NAME="Enable_Common_Overflow" VALUE="false"/>
        <PARAMETER NAME="enable_read_pointer_increment_by2" VALUE="false"/>
        <PARAMETER NAME="Use_Embedded_Registers_axis" VALUE="false"/>
        <PARAMETER NAME="enable_low_latency" VALUE="false"/>
        <PARAMETER NAME="use_dout_register" VALUE="false"/>
        <PARAMETER NAME="Master_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Slave_interface_Clock_enable_memory_mapped" VALUE="false"/>
        <PARAMETER NAME="Output_Register_Type" VALUE="Embedded_Reg"/>
        <PARAMETER NAME="Enable_Safety_Circuit" VALUE="false"/>
        <PARAMETER NAME="Enable_ECC_Type" VALUE="Hard_ECC"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="srst" SIGIS="undef" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1_o_Data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="o_Data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_UART_RX_Without_Baud_1" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rd_en" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_uart17_V_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart17_V_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart17_V_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="full" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_WRITE" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL" PHYSICAL="full"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="wr_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="FIFO_READ" TYPE="TARGET" VLNV="xilinx.com:interface:fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY" PHYSICAL="empty"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="rd_en"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_config/Uart_Rec_Config/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_0_37"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0_empty">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Rec_Config_fifo_generator_0" PORT="empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Rec_Config_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="uart17_V_empty_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_config/Uart_Send_Config/UART_TX_Without_Baud_14" HWVERSION="1.0" INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_Without_Baud" VLNV="xilinx.com:user:UART_TX_Without_Baud:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_UART_TX_Without_Baud_14_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="i_CLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Reset" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Baud" SIGIS="undef" SIGNAME="Uart_Blocks_Buadrate_Generator_baudrate_gen_0_o_Baud_115200">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Buadrate_Generator_baudrate_gen_0" PORT="o_Baud_115200"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_Data" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart17_V_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart17_V_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_Send" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_uart17_V_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart17_V_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TXD" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14_o_TXD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Uart_Config_Tx1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Busy" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Uart_Blocks/Uart_config/Uart_Send_Config/util_vector_logic_14" HWVERSION="2.0" INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_util_vector_logic_14_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14_o_TX_Busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_Uart_config_Uart_Send_Config_UART_TX_Without_Baud_14" PORT="o_TX_Busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_Uart_config_Uart_Send_Config_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="uart17_V_full_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="Uart_ETH_smartconnect_0_0" BDTYPE="SBD" DRIVERMODE="CORE" FULLNAME="/Uart_Blocks/smartconnect_0" HWVERSION="1.0" INSTANCE="Uart_Blocks_smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_smartconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="m_axi_DRAM_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="m_axi_DRAM_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Uart_Blocks_AllDataMover_0_m_axi_DRAM" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Uart_Blocks_All_Data_Sender_0_m_axi_DRAM" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Uart_Blocks_smartconnect_0_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" FULLNAME="/processing_system7_0" HWVERSION="5.5" INSTANCE="processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI_HP0" NAME="HP0_DDR_LOWOCM" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="44"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="533.333333"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="15"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.91"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="0.229"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.250"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="0.121"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="0.146"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.271"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.259"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.219"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.207"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="105.056"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="66.904"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="89.1715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="113.63"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="98.503"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="68.5855"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="90.295"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="103.977"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="80.4535"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="0.014"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.009"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.033"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.089"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.075"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.085"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.092"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="33.333333"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="666.666666"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="25"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="125"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="500.000000"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="533.333374"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.158730"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="83.333336"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="125000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="4"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="15"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="7"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="30"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="30"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="32"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1066.667"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="92"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="92"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="44"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="921600"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="16"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="1"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41J256M16 RE-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="4096 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="MIO 52 .. 53"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="MIO 51"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="44"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#ENET Reset#Enet 0#Enet 0"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#tx#rx#gpio[50]#reset#mdc#mdio"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_processing_system7_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="43" NAME="GPIO_I" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="GPIO_O" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_Busy" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_KeyPad" PORT="Din"/>
            <CONNECTION INSTANCE="Master_Slave_Pin_Selector" PORT="Din"/>
            <CONNECTION INSTANCE="LCD_Pins_xlslice_LCD" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="GPIO_T" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_0_axi_periph" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_ARREADY" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_AWREADY" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_BVALID" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RLAST" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_RVALID" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_HP0_WREADY" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_HP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_BID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_RID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="S_AXI_HP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_RCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="S_AXI_HP0_WCOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="S_AXI_HP0_RACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="S_AXI_HP0_WACOUNT" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="92159815" DIR="I" NAME="S_AXI_HP0_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_ARVALID" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_AWVALID" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_BREADY" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_RDISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_RREADY" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WLAST" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_HP0_WRISSUECAP1_EN" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_HP0_WVALID" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_HP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_HP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_HP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_HP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_ARID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_AWID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="S_AXI_HP0_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="S_AXI_HP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_HP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_smartconnect_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="IRQ_F2P" RIGHT="0" SENSITIVITY="LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:NULL" SIGIS="INTERRUPT" SIGNAME="Timer_Interrupt_Counter_0_o_Valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Timer_Interrupt_Counter_0" PORT="o_Valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_1" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="FCLK_CLK1" SIGIS="clk"/>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_18M" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="Clock_Managment_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET1_N" SIGIS="rst"/>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk"/>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk"/>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst"/>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef"/>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef"/>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="GPIO_I"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="GPIO_O"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="GPIO_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP0_FIFO_CTRL" TYPE="TARGET" VLNV="xilinx.com:display_processing_system7:hpstatusctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RCOUNT" PHYSICAL="S_AXI_HP0_RCOUNT"/>
            <PORTMAP LOGICAL="WCOUNT" PHYSICAL="S_AXI_HP0_WCOUNT"/>
            <PORTMAP LOGICAL="RACOUNT" PHYSICAL="S_AXI_HP0_RACOUNT"/>
            <PORTMAP LOGICAL="WACOUNT" PHYSICAL="S_AXI_HP0_WACOUNT"/>
            <PORTMAP LOGICAL="RDISSUECAPEN" PHYSICAL="S_AXI_HP0_RDISSUECAP1_EN"/>
            <PORTMAP LOGICAL="WRISSUECAPEN" PHYSICAL="S_AXI_HP0_WRISSUECAP1_EN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Uart_Blocks_smartconnect_0_M00_AXI" DATAWIDTH="64" NAME="S_AXI_HP0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="92159815"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="/Clock_Managment/clk_wiz_1_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_HP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_HP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_HP0_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_HP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_HP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_HP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_HP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_HP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_HP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_HP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_HP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_HP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_HP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_HP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_HP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_HP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_HP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_HP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_HP0_AWQOS"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_HP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_HP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_HP0_WID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_HP0_WSTRB"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="Axi_GPIOs_axi_gpio_LED" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x41210000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4121FFFF" INSTANCE="Axi_GPIOs_axi_gpio_SW" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_AXILITES_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_S_AXI_AXILITES_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="Uart_Blocks_All_Data_Sender_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_AXILiteS"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_AXILITES_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_S_AXI_AXILITES_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="UART_Config_Register_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_AXILiteS"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Axi_GPIOs_axi_gpio_LED"/>
        <PERIPHERAL INSTANCE="Axi_GPIOs_axi_gpio_SW"/>
        <PERIPHERAL INSTANCE="Uart_Blocks_All_Data_Sender_0"/>
        <PERIPHERAL INSTANCE="UART_Config_Register_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/ps7_0_axi_periph" HWVERSION="2.1" INSTANCE="ps7_0_axi_periph" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="6"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_ps7_0_axi_periph_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="Clock_Managment_clk_wiz_0_clk_92M">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_clk_wiz_0" PORT="clk_92M"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ARESETN" SIGIS="rst" SIGNAME="Clock_Managment_rst_ps7_0_92M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Clock_Managment_rst_ps7_0_92M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_M_AXI_GP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="UART_Config_Register_0_s_axi_AXILiteS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_Config_Register_0" PORT="s_axi_AXILiteS_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="Uart_Blocks_All_Data_Sender_0_s_axi_AXILiteS_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_All_Data_Sender_0" PORT="s_axi_AXILiteS_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_SW_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_SW" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="Axi_GPIOs_axi_gpio_LED_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Axi_GPIOs_axi_gpio_LED" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M04_AXI" DATAWIDTH="32" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_0_axi_periph_M05_AXI" DATAWIDTH="32" NAME="M05_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M05_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M05_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M05_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="38"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="5"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="44"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlconcat_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="37" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_i_Keypad_Row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="i_Keypad_Row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="43" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="GPIO_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="38"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="37" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_Busy" HWVERSION="1.0" INSTANCE="xlslice_Busy" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="44"/>
        <PARAMETER NAME="DIN_FROM" VALUE="17"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="18"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="43" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_Busy_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Uart_Blocks_AllDataMover_0" PORT="busy_V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_KeyPad" HWVERSION="1.0" INSTANCE="xlslice_KeyPad" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="44"/>
        <PARAMETER NAME="DIN_FROM" VALUE="22"/>
        <PARAMETER NAME="DIN_TO" VALUE="18"/>
        <PARAMETER NAME="Component_Name" VALUE="Uart_ETH_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="43" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_KeyPad_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="o_Keypad_Col"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
