
"C:/lscc/radiant/3.2/tcltk/windows/bin/tclsh" "CSI2CPI_impl_1_synthesize.tcl"

cpe -f CSI2CPI_impl_1.cprj myDphy.cprj myB2P.cprj -a LIFCL -o CSI2CPI_impl_1_cpe.ldc
Analyzing Verilog file C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(1): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(2): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(3): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(4): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(5): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(6): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v(42): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(7): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v(42): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(8): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(9): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(10): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(11): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(12): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(13): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(14): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(15): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(16): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(17): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(18): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(19): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(20): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(21): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v. VERI-1482
Analyzing Verilog file C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/LIFCL.v. VERI-1482
Top module name (Verilog): myDphy
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(11): compiling module myDphy. VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_dphy_rx(AXI4=&quot;ON&quot;,NUM_RX_LANE=2,DPHY_RX_IP=&quot;MIXEL&quot;,BYTECLK_MHZ=100,BYTECLK_MHZ_FLOAT=100.0,SYNCCLK_MHZ=60.0,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,LANE_ALIGN=&quot;OFF&quot;,DATA_SETTLE_CYC=12,FIFO_DEPTH=4,FIFO_TYPE=&quot;EBR&quot;,T_DATA_SETTLE=&quot;0b000110&quot;,T_CLK_SETTLE=&quot;0b001001&quot;,RX_FIFO_DEPTH=128,RX_FIFO_PKT_DLY=8,RX_FIFO_CTR_WIDTH=4,NUM_QUE_ENT=4). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_axi_stream_master(NUM_LANE=2). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_synchronizer_rx. VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_synchronizer_rx(REG_COUNT=2). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_dphy_rx_core(RX_TYPE=&quot;CSI2&quot;,NUM_RX_LANE=2,RX_GEAR=8,RX_CLK_MODE=&quot;HS_ONLY&quot;,LANE_ALIGN=&quot;OFF&quot;,BYTECLK_MHZ=100,SYNCCLK_MHZ=60.0,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,DATA_SETTLE_CYC=12,FIFO_DEPTH=4,RX_FIFO_DEPTH=128,RX_FIFO_PKT_DLY=8,RX_FIFO_CTR_WIDTH=4). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(5296): compiling module myDphy_ipgen_lscc_dphy_rx_wrap(NUM_RX_LANE=2,RX_GEAR=8,RX_TYPE=&quot;CSI2&quot;,RX_CLK_MODE=&quot;HS_ONLY&quot;,BYTECLK_MHZ=100,SYNCCLK_MHZ=60.0,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,FIFO_DEPTH=4,RX_FIFO_DEPTH=128,RX_FIFO_PKT_DLY=8,RX_FIFO_CTR_WIDTH=4). VERI-1018
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(5862): expression size 64 truncated to fit in target size 8. VERI-1209
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_rx_fifo(RX_FIFO_IMPL=&quot;PINGPONG&quot;,NUM_RX_LANE=2,PMI_FAMILY=&quot;LIFCL&quot;,FR_FIFO_DEPTH=128,FR_PKT_DLY=8,CTR_WIDTH=4). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_rx_fifo_pp(NUM_RX_LANE=2,PMI_FAMILY=&quot;LIFCL&quot;,FR_FIFO_DEPTH=128,CTR_WIDTH=4,FR_PKT_DLY=8). VERI-1018
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(52): compiling module pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=1,pmi_family=&quot;LIFCL&quot;). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(57): compiling module lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(255): compiling module lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=16). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(419): compiling module lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(3043): compiling module lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(3860): compiling module lscc_fifo_mem(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(4280): compiling module lscc_fifo_mem_main(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(7270): compiling module lscc_fifo_mem_core(MEM_SIZE=&quot;18,1024&quot;,FAMILY=&quot;LIFCL&quot;,DATA_WIDTH_W=32&apos;b010010,DATA_WIDTH_R=32&apos;b010010,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=1&apos;b0,POSx=32&apos;b0,POSy=32&apos;b0). VERI-1018
INFO - C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/LIFCL.v(8960): compiling module PDP16K(DATA_WIDTH_W=&quot;X18&quot;,DATA_WIDTH_R=&quot;X18&quot;,OUTREG=&quot;USED&quot;,RESETMODE=&quot;ASYNC&quot;,ASYNC_RST_RELEASE=&quot;ASYNC&quot;,INIT_DATA=&quot;DYNAMIC&quot;). VERI-1018
Removed duplicate sequential element wr_addr_arith_r(8 bit), because it is equivalent to wr_addr_r

Removed duplicate sequential element rd_addr_arith_r(8 bit), because it is equivalent to rd_addr_r

INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(52): compiling module pmi_fifo_dc(pmi_data_width_w=16,pmi_data_width_r=16,pmi_data_depth_w=128,pmi_data_depth_r=128,pmi_full_flag=128,pmi_almost_full_flag=127,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(57): compiling module lscc_fifo_dc(WADDR_DEPTH=128,WDATA_WIDTH=16,RADDR_DEPTH=128,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(419): compiling module lscc_fifo_dc_main(WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(3043): compiling module lscc_soft_fifo_dc(WADDR_DEPTH=128,WADDR_WIDTH=32&apos;b0111,WDATA_WIDTH=16,RADDR_DEPTH=128,RADDR_WIDTH=32&apos;b0111,RDATA_WIDTH=16,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=127,ALMOST_EMPTY_ASSERT_LVL=2). VERI-1018
Removed duplicate sequential element wr_addr_arith_r(8 bit), because it is equivalent to wr_addr_r

Removed duplicate sequential element rd_addr_arith_r(8 bit), because it is equivalent to rd_addr_r

WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(5974): expression size 6 truncated to fit in target size 4. VERI-1209
INFO - C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/LIFCL.v(2544): compiling module DPHY(GSR=&quot;DISABLED&quot;,CFG_NUM_LANES=&quot;TWO_LANES&quot;,CONT_CLK_MODE=&quot;ENABLED&quot;,EN_CIL=&quot;CIL_BYPASSED&quot;,PLLCLKBYPASS=&quot;BYPASSED&quot;,RXCDRP=&quot;0b01&quot;,RXLPRP=&quot;0b001&quot;,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,TST=&quot;0b0000&quot;). VERI-1018
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(5612): net byte_data_line2_fifo_out_w[7] does not have a driver. VDB-1002
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(5613): net byte_data_line3_fifo_out_w[7] does not have a driver. VDB-1002
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_rx_global_ctrl(NUM_RX_LANE=2,DATA_SETTLE_CYC=12,RX_CLK_MODE=&quot;HS_ONLY&quot;). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_lp_hs_ctrl. VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): compiling module myDphy_ipgen_lscc_capture_ctrl(NUM_RX_LANE=2,RX_GEAR=8,RX_TYPE=&quot;CSI2&quot;). VERI-1018
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v(0): net d_p_w[3] does not have a driver. VDB-1002
Last elaborated design is myDphy()
Source compile complete.
SDC Initialization for myDphy finished.
SDC Distribution for myDphy finished.
Analyzing Verilog file C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(1): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(2): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(3): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(4): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(5): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(6): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v(42): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(7): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v(42): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(8): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(9): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(10): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(11): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(12): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(13): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(14): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(15): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(16): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(17): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(18): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(19): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(20): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(21): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v. VERI-1482
Analyzing Verilog file C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/LIFCL.v. VERI-1482
Top module name (Verilog): myB2P
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v(11): compiling module myB2P. VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v(0): compiling module myB2P_ipgen_lscc_byte2pixel(AXI_MASTER=&quot;OFF&quot;,RX_TYPE=&quot;CSI-2&quot;,NUM_RX_LANE=2,PD_BUS_WIDTH=10,PIX_FIFO_DEPTH=16,PIX_FIFO_ADDR_WIDTH=4,THRESHOLD=2,DEBUG_EN=0,PIX_CLK_FREQ=50.0,BYTE_CLK_FREQ=10.0,WORD_CNT=5). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v(0): compiling module myB2P_ipgen_lscc_byte2pixel_sync(PD_BUS_WIDTH=10,RX_TYPE=&quot;CSI-2&quot;,NUM_RX_LANE=2). VERI-1018
INFO - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v(0): compiling module myB2P_ipgen_lscc_byte2pixel_core(RX_TYPE=&quot;CSI-2&quot;,NUM_RX_LANE=2,PD_BUS_WIDTH=10,PIX_FIFO_DEPTH=16,PIX_FIFO_ADDR_WIDTH=4,THRESHOLD=2). VERI-1018
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v(0): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(52): compiling module pmi_fifo_dc(pmi_data_width_w=20,pmi_data_width_r=20,pmi_data_depth_w=16,pmi_data_depth_r=16,pmi_full_flag=16,pmi_almost_full_flag=2,pmi_almost_empty_flag=1,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(57): compiling module lscc_fifo_dc(WADDR_DEPTH=16,WDATA_WIDTH=20,RADDR_DEPTH=16,RDATA_WIDTH=20,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERT_LVL=2,ALMOST_FULL_DEASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(255): compiling module lscc_fifo_fwft_fabric(DWID=20). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(419): compiling module lscc_fifo_dc_main(WADDR_DEPTH=16,WADDR_WIDTH=32&apos;b0100,WDATA_WIDTH=20,RADDR_DEPTH=16,RADDR_WIDTH=32&apos;b0100,RDATA_WIDTH=20,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERT_LVL=2,ALMOST_FULL_DEASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(3043): compiling module lscc_soft_fifo_dc(WADDR_DEPTH=16,WADDR_WIDTH=32&apos;b0100,WDATA_WIDTH=20,RADDR_DEPTH=16,RADDR_WIDTH=32&apos;b0100,RDATA_WIDTH=20,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERT_LVL=2,ALMOST_FULL_DEASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(3860): compiling module lscc_fifo_mem(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=16,WADDR_WIDTH=32&apos;b0100,WDATA_WIDTH=20,RADDR_DEPTH=16,RADDR_WIDTH=32&apos;b0100,RDATA_WIDTH=20,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(4280): compiling module lscc_fifo_mem_main(FAMILY=&quot;LIFCL&quot;,WADDR_DEPTH=16,WADDR_WIDTH=32&apos;b0100,WDATA_WIDTH=20,RADDR_DEPTH=16,RADDR_WIDTH=32&apos;b0100,RDATA_WIDTH=20,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=0,BYTE_SIZE=9,BYTE_WIDTH=1). VERI-1018
INFO - C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v(7270): compiling module lscc_fifo_mem_core(MEM_SIZE=&quot;18,1024&quot;,FAMILY=&quot;LIFCL&quot;,DATA_WIDTH_W=32&apos;b0100100,DATA_WIDTH_R=32&apos;b0100100,REGMODE=&quot;noreg&quot;,RESETMODE=&quot;async&quot;,RESET_RELEASE=&quot;async&quot;,BYTE_ENABLE=1&apos;b0,POSx=32&apos;b0,POSy=32&apos;b0). VERI-1018
INFO - C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/LIFCL.v(8960): compiling module PDP16K(RESETMODE=&quot;ASYNC&quot;,ASYNC_RST_RELEASE=&quot;ASYNC&quot;,INIT_DATA=&quot;DYNAMIC&quot;). VERI-1018
Removed duplicate sequential element wr_addr_arith_r(5 bit), because it is equivalent to wr_addr_r

Removed duplicate sequential element rd_addr_arith_r(5 bit), because it is equivalent to rd_addr_r

Last elaborated design is myB2P()
Source compile complete.
SDC Initialization for myB2P finished.
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/constraints/myB2P.ldc (56) : No net matched &apos;lscc_byte2pixel_inst/lscc_byte2pixel_core/pixcnt* lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/wc_pix_sync_o* lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/wc_pix_sync*&apos;.
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/constraints/myB2P.ldc (56) : No net matched &apos;lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/pix_out_cntr_o* lscc_byte2pixel_inst/lscc_byte2pixel_core/pix_out_cntr*&apos;.
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/constraints/myB2P.ldc (57) : No net matched &apos;lscc_byte2pixel_inst/lscc_byte2pixel_core/pixcnt* lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/wc_pix_sync_o* lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/wc_pix_sync*&apos;.
WARNING - C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/constraints/myB2P.ldc (57) : No net matched &apos;lscc_byte2pixel_inst/genblk4.lscc_byte2pixel_core/pix_out_cntr_o* lscc_byte2pixel_inst/lscc_byte2pixel_core/pix_out_cntr*&apos;.
SDC Distribution for myB2P finished.
INFO - Setting myB2P as top module.
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file mydphy.v. VERI-1482
Analyzing Verilog file myb2p.v. VERI-1482
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/axi4s_slave_if.sv. VERI-1482
Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/axi4s_slave_if.sv ignored due to errors. VERI-1483
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/payload_unpack.sv. VERI-1482
Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/payload_unpack.sv ignored due to errors. VERI-1483
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/sync_unpack.sv. VERI-1482
Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/sync_unpack.sv ignored due to errors. VERI-1483
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/csi2cpi_wrapper.sv. VERI-1482
Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/csi2cpi_wrapper.sv ignored due to errors. VERI-1483
INFO - The default VHDL library search path is now "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): myB2P
INFO - myb2p.v(141): compiling module myB2P. VERI-1018
Source compile complete.
Starting IP constraint check for myB2P.
Starting IP constraint check for myDphy.
WARNING - IP Module myDphy not found in top. Skipping Constraint Propagation...
WARNING - An error occurred during IP constraint checking.
Writing output files.
CPE Completed. CSI2CPI_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f CSI2CPI_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 3.2.0.18.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov 23 18:14:33 2022


Command Line:  C:\lscc\radiant\3.2\ispfpga\bin\nt64\synthesis.exe -f CSI2CPI_impl_1_lattice.synproj -gui -msgset C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is LIFCL.
The -t option is CABGA400.
The -sp option is 8_High-Performance_1.0V.
The -p option is LIFCL-40.
                                                          


##########################################################


### Lattice Family     : LIFCL


### Device             : LIFCL-40


### Package            : CABGA400


### Performance Grade  : 8_High-Performance_1.0V


                                                         


INFO - User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = myB2P.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = yes
Output HDL file name = CSI2CPI_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is CSI2CPI_impl_1_cpe.ldc.
Hardtimer checking is enabled (default). The -dt option is not used.
-path C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI (searchpath added)
-path C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/impl_1 (searchpath added)
-path C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P (searchpath added)
-path C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy (searchpath added)
-path C:/lscc/radiant/3.2/ispfpga/je5d00/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/axi4s_slave_if.sv
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/payload_unpack.sv
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/sync_unpack.sv
Verilog design file = C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/csi2cpi_wrapper.sv
VHDL library = pmi
VHDL design file = C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.vhd
WARNING - Unexpected file name extension for Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/axi4s_slave_if.sv.
WARNING - Unexpected file name extension for Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/payload_unpack.sv.
WARNING - Unexpected file name extension for Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/sync_unpack.sv.
WARNING - Unexpected file name extension for Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/csi2cpi_wrapper.sv.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/mydphy/rtl/mydphy.v. VERI-1482
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/myb2p/rtl/myb2p.v. VERI-1482
Analyzing Verilog file c:/users/chaoq/my_designs/csi2cpi/csi2cpi/source/impl_1/axi4s_slave_if.sv. VERI-1482
child process exited abnormally
Fail to run synthesis -f CSI2CPI_impl_1_lattice.synproj -gui -msgset C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/promote.xml 
