{"position": "Senior Quality & Reliability Engineer", "company": "Intel Corporation", "profiles": ["Summary --Big enterprise sales experience covering China Top3 IPDC & Media customers with $100M yearly revenue at 50% YoY growth rate. \n--Seek and develop more opportunity to demonstrate Intel value and industrial leadership expanding from traditional processor market to new technology market. \n--Proved skill sets of long term working experience with ODM (Foxconn/Quanta/Inventec/Flextronics, etc).Deep understanding of Intel strategy and industry ecosystem especially for PRC local OEM (Lenovo, Inspur, Huawei, Powerleader, etc) \n--Abundant quality work and team leadership experience in multi-national company including 8+ years Quality & Reliability design experience in Servers industry and 5+ years Mfg and post sale support experience in Telecommunication industry \n--Wide cross function project champion and coordination practice. Supplier/Subcontractor quality control experience. Broad business engagement practice and good business sense. \n--Solid project leadership and coach experience, communication skill with senior stakeholders in virtual/dynamic environment, influence to internal/external. \n--Hold MBA degree in FuDan university and Bachelor of Computer Automation in Central South University \n--Certified Reliability Engineer (CRE) and Certified Quality Engineer (CQE) by ASQ and ASQ qualified CQE instructor.ISO9000/TL9000/TS16949 quality system knowledge and practice. Summary --Big enterprise sales experience covering China Top3 IPDC & Media customers with $100M yearly revenue at 50% YoY growth rate. \n--Seek and develop more opportunity to demonstrate Intel value and industrial leadership expanding from traditional processor market to new technology market. \n--Proved skill sets of long term working experience with ODM (Foxconn/Quanta/Inventec/Flextronics, etc).Deep understanding of Intel strategy and industry ecosystem especially for PRC local OEM (Lenovo, Inspur, Huawei, Powerleader, etc) \n--Abundant quality work and team leadership experience in multi-national company including 8+ years Quality & Reliability design experience in Servers industry and 5+ years Mfg and post sale support experience in Telecommunication industry \n--Wide cross function project champion and coordination practice. Supplier/Subcontractor quality control experience. Broad business engagement practice and good business sense. \n--Solid project leadership and coach experience, communication skill with senior stakeholders in virtual/dynamic environment, influence to internal/external. \n--Hold MBA degree in FuDan university and Bachelor of Computer Automation in Central South University \n--Certified Reliability Engineer (CRE) and Certified Quality Engineer (CQE) by ASQ and ASQ qualified CQE instructor.ISO9000/TL9000/TS16949 quality system knowledge and practice. --Big enterprise sales experience covering China Top3 IPDC & Media customers with $100M yearly revenue at 50% YoY growth rate. \n--Seek and develop more opportunity to demonstrate Intel value and industrial leadership expanding from traditional processor market to new technology market. \n--Proved skill sets of long term working experience with ODM (Foxconn/Quanta/Inventec/Flextronics, etc).Deep understanding of Intel strategy and industry ecosystem especially for PRC local OEM (Lenovo, Inspur, Huawei, Powerleader, etc) \n--Abundant quality work and team leadership experience in multi-national company including 8+ years Quality & Reliability design experience in Servers industry and 5+ years Mfg and post sale support experience in Telecommunication industry \n--Wide cross function project champion and coordination practice. Supplier/Subcontractor quality control experience. Broad business engagement practice and good business sense. \n--Solid project leadership and coach experience, communication skill with senior stakeholders in virtual/dynamic environment, influence to internal/external. \n--Hold MBA degree in FuDan university and Bachelor of Computer Automation in Central South University \n--Certified Reliability Engineer (CRE) and Certified Quality Engineer (CQE) by ASQ and ASQ qualified CQE instructor.ISO9000/TL9000/TS16949 quality system knowledge and practice. --Big enterprise sales experience covering China Top3 IPDC & Media customers with $100M yearly revenue at 50% YoY growth rate. \n--Seek and develop more opportunity to demonstrate Intel value and industrial leadership expanding from traditional processor market to new technology market. \n--Proved skill sets of long term working experience with ODM (Foxconn/Quanta/Inventec/Flextronics, etc).Deep understanding of Intel strategy and industry ecosystem especially for PRC local OEM (Lenovo, Inspur, Huawei, Powerleader, etc) \n--Abundant quality work and team leadership experience in multi-national company including 8+ years Quality & Reliability design experience in Servers industry and 5+ years Mfg and post sale support experience in Telecommunication industry \n--Wide cross function project champion and coordination practice. Supplier/Subcontractor quality control experience. Broad business engagement practice and good business sense. \n--Solid project leadership and coach experience, communication skill with senior stakeholders in virtual/dynamic environment, influence to internal/external. \n--Hold MBA degree in FuDan university and Bachelor of Computer Automation in Central South University \n--Certified Reliability Engineer (CRE) and Certified Quality Engineer (CQE) by ASQ and ASQ qualified CQE instructor.ISO9000/TL9000/TS16949 quality system knowledge and practice. Experience Enterprise Account Manager Intel Corporation January 2012  \u2013 Present (3 years 8 months) Beijing City, China 2012.1---\tIntel China Ltd.  \nSales and Marketing Group\t \nEnterprise Account Manager Senior Quality & Reliability Engineer Intel Corporation August 2003  \u2013  January 2012  (8 years 6 months) Shanghai, China 2003.8---\tIntel Asia-Pacific Research & Development Ltd. \nEnterprise Platforms and Services Division (EPSD)\tSr.QRE(Design)/Sr.CQE(Customer) QA Manager eMobile Comm (Shanghai) Inc. January 2002  \u2013  July 2003  (1 year 7 months) Shanghai, CHINA 2002.1---2003.7\teMobile Comm (Shanghai) Inc.  \nQuality Assurance Department\tQA Manager MFG/CS Leader Motorola Mobility June 1997  \u2013  January 2002  (4 years 8 months) Hangzhou, CHINA 1997.6---2002.1\tHangzhou Motorola Cellular Equipment Co. Ltd.  \nQuality Assurance & Customer Service Department\tMFG/CS Leader Enterprise Account Manager Intel Corporation January 2012  \u2013 Present (3 years 8 months) Beijing City, China 2012.1---\tIntel China Ltd.  \nSales and Marketing Group\t \nEnterprise Account Manager Enterprise Account Manager Intel Corporation January 2012  \u2013 Present (3 years 8 months) Beijing City, China 2012.1---\tIntel China Ltd.  \nSales and Marketing Group\t \nEnterprise Account Manager Senior Quality & Reliability Engineer Intel Corporation August 2003  \u2013  January 2012  (8 years 6 months) Shanghai, China 2003.8---\tIntel Asia-Pacific Research & Development Ltd. \nEnterprise Platforms and Services Division (EPSD)\tSr.QRE(Design)/Sr.CQE(Customer) Senior Quality & Reliability Engineer Intel Corporation August 2003  \u2013  January 2012  (8 years 6 months) Shanghai, China 2003.8---\tIntel Asia-Pacific Research & Development Ltd. \nEnterprise Platforms and Services Division (EPSD)\tSr.QRE(Design)/Sr.CQE(Customer) QA Manager eMobile Comm (Shanghai) Inc. January 2002  \u2013  July 2003  (1 year 7 months) Shanghai, CHINA 2002.1---2003.7\teMobile Comm (Shanghai) Inc.  \nQuality Assurance Department\tQA Manager QA Manager eMobile Comm (Shanghai) Inc. January 2002  \u2013  July 2003  (1 year 7 months) Shanghai, CHINA 2002.1---2003.7\teMobile Comm (Shanghai) Inc.  \nQuality Assurance Department\tQA Manager MFG/CS Leader Motorola Mobility June 1997  \u2013  January 2002  (4 years 8 months) Hangzhou, CHINA 1997.6---2002.1\tHangzhou Motorola Cellular Equipment Co. Ltd.  \nQuality Assurance & Customer Service Department\tMFG/CS Leader MFG/CS Leader Motorola Mobility June 1997  \u2013  January 2002  (4 years 8 months) Hangzhou, CHINA 1997.6---2002.1\tHangzhou Motorola Cellular Equipment Co. Ltd.  \nQuality Assurance & Customer Service Department\tMFG/CS Leader Skills Six Sigma Process Quality... Quality Assurance Quality System Manufacturing Quality Control Telecommunications Failure Analysis Semiconductors Product Development Testing Skills  Six Sigma Process Quality... Quality Assurance Quality System Manufacturing Quality Control Telecommunications Failure Analysis Semiconductors Product Development Testing Six Sigma Process Quality... Quality Assurance Quality System Manufacturing Quality Control Telecommunications Failure Analysis Semiconductors Product Development Testing Six Sigma Process Quality... Quality Assurance Quality System Manufacturing Quality Control Telecommunications Failure Analysis Semiconductors Product Development Testing Education Fudan University MBA,  Entrepreneurship ,  e-Commerce 2003  \u2013 2006 Central South University Bachelor,  Information Engineering & Automation 1993  \u2013 1997 Fudan University MBA,  Entrepreneurship ,  e-Commerce 2003  \u2013 2006 Fudan University MBA,  Entrepreneurship ,  e-Commerce 2003  \u2013 2006 Fudan University MBA,  Entrepreneurship ,  e-Commerce 2003  \u2013 2006 Central South University Bachelor,  Information Engineering & Automation 1993  \u2013 1997 Central South University Bachelor,  Information Engineering & Automation 1993  \u2013 1997 Central South University Bachelor,  Information Engineering & Automation 1993  \u2013 1997 ", "Summary MANAGER (TEAM LEAD) / PROGRAM & STRATEGIC INITIATIVE MANAGER \n* Lifecycle Product Management  \n* Expectation Management  \n* Goal-oriented Leadership \n \nAmbitious and respected professional with demonstrated record driving development and launch of major products, projects and initiatives for a Fortune 500 company. Liaise with key stakeholders to establish objectives and define requirements for technical and business needs; facilitate flawless introduction and capture significant business value among customers and users. Provide leadership, motivation, training and opportunity to team members to ensure consistent attainment of ambitious deadlines, business execution and professional goals. Comprehensive understanding of corporate finances, budget administration, business planning, manufacturing and logistical processes. Summary MANAGER (TEAM LEAD) / PROGRAM & STRATEGIC INITIATIVE MANAGER \n* Lifecycle Product Management  \n* Expectation Management  \n* Goal-oriented Leadership \n \nAmbitious and respected professional with demonstrated record driving development and launch of major products, projects and initiatives for a Fortune 500 company. Liaise with key stakeholders to establish objectives and define requirements for technical and business needs; facilitate flawless introduction and capture significant business value among customers and users. Provide leadership, motivation, training and opportunity to team members to ensure consistent attainment of ambitious deadlines, business execution and professional goals. Comprehensive understanding of corporate finances, budget administration, business planning, manufacturing and logistical processes. MANAGER (TEAM LEAD) / PROGRAM & STRATEGIC INITIATIVE MANAGER \n* Lifecycle Product Management  \n* Expectation Management  \n* Goal-oriented Leadership \n \nAmbitious and respected professional with demonstrated record driving development and launch of major products, projects and initiatives for a Fortune 500 company. Liaise with key stakeholders to establish objectives and define requirements for technical and business needs; facilitate flawless introduction and capture significant business value among customers and users. Provide leadership, motivation, training and opportunity to team members to ensure consistent attainment of ambitious deadlines, business execution and professional goals. Comprehensive understanding of corporate finances, budget administration, business planning, manufacturing and logistical processes. MANAGER (TEAM LEAD) / PROGRAM & STRATEGIC INITIATIVE MANAGER \n* Lifecycle Product Management  \n* Expectation Management  \n* Goal-oriented Leadership \n \nAmbitious and respected professional with demonstrated record driving development and launch of major products, projects and initiatives for a Fortune 500 company. Liaise with key stakeholders to establish objectives and define requirements for technical and business needs; facilitate flawless introduction and capture significant business value among customers and users. Provide leadership, motivation, training and opportunity to team members to ensure consistent attainment of ambitious deadlines, business execution and professional goals. Comprehensive understanding of corporate finances, budget administration, business planning, manufacturing and logistical processes. Experience Standard Cell/Macrocell Library Development Manger Numonyx 2007  \u2013  2010  (3 years) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. Flash Design Automation/Collaterals Program Manager Intel Corporation October 2005  \u2013  November 2007  (2 years 2 months) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. ICG Roadmap Integrator / CHG Customer Account Manager Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Globally aligned product planning, technology development, sort, test and packaging for all ICG Business Units through publication of a single roadmap with issues, status, current plans for all ICG products in development. \n> Greatly improved communication and satisfaction of CHG and ICG Design Automation, Collaterals and Advanced Technologies group as the central interface between product design and support teams.  \n> Managed performance indicators. Ensured and resolved planning/funding issues to support business plan. Strategic Programs Manager Intel Corporation April 2000  \u2013  September 2004  (4 years 6 months) RPG/SMGProgram Manager: Fuse to Order, Channel RMA, Corp. Price Administration \n> Fuse-to-Order: Received TMG Excellence Award. Enabled >10X reduction in time to change CPU supply mix by designing and implementing Fuse-to-Order capability. Sought out, enlisted support, sold concept and secured d funding for implementation across all of assembly, test, manufacturing, planning and design. Program conservative ROI >$315M.  \n> Channel RMA: Received numerous awards for leading the team to eliminate Intel\u2019s #1 Reseller/Disti complaint. Turned worst to \u201cbest in class\u201d in implementing a \u201cnew\u201d process, \u201cAdvanced Warranty Return\u201d, (now industry standard). Institutionalized a single, consistent RMA process for all Intel branded products WW. Sought/sold/gained approval from the myriad of geographies, BU\u2019s with differing logistics, cost models, support, etc. Consolidated all processes and infrastructure to a single \u201clook and feel\u201d.  \n> Corp. Price Administration: Identified issues, quantified impact/costs of #1 issue and complaint from field sales. Pricing/availability communications. Assembled team from Geo\u2019s, Sales and factory, architected solution that is now in use. Senior Quality and Reliability Engineer Intel Corporation September 1998  \u2013  April 2000  (1 year 8 months) Part of core team responsible for resolving issues of consistency and quality in board and system level products. Created and deployed single governing specs for Product Qualification Methodology of all board and system products at Intel and later creating a single governing spec/methodology for all products Intel produced. \n> Role modeled, led and helped institutionalize usage of Product Life Cycle Methodology in Si BU\u2019s.  \n> Performed leadership roles New Product Introduction, HVM set-up, Supplier Qualification and management. Product Engineering Manager Intel Corporation June 1997  \u2013  June 1998  (1 year 1 month) Product Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Senior Test Engineer Intel Corporation October 1995  \u2013  June 1996  (9 months) Standard Cell/Macrocell Library Development Manger Numonyx 2007  \u2013  2010  (3 years) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. Standard Cell/Macrocell Library Development Manger Numonyx 2007  \u2013  2010  (3 years) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. Flash Design Automation/Collaterals Program Manager Intel Corporation October 2005  \u2013  November 2007  (2 years 2 months) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. Flash Design Automation/Collaterals Program Manager Intel Corporation October 2005  \u2013  November 2007  (2 years 2 months) Responsible for design/development/support of Intel and ST Microelectronics Standard Cell Libraries and Macrocells NAND, NOR and PCM products.  \nCreated/Implemented process of planning/budgeting/decision making and resource management for Technology Development and Product Design across five WW design sites in Italy, Korea and US. \nKey Achievements: \n> Created/Established a new Standard Cell Library and Macrocell team at Numonyx. Recruited expertise, developed and acquired new tools, processes. Established infrastructure to support two \u201clegacy\u201d design environments/philosophies/flows and one combined Numonyx process. \n> Within one year, eliminated service agreements with Intel and ST, saving Numonyx ~$900k/yr. \n> Establishing strategic partnerships with vendors to develop and supply SW and tool solutions. \n> Role modeled and led cross-cultural understanding and learning at Numonyx. ICG Roadmap Integrator / CHG Customer Account Manager Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Globally aligned product planning, technology development, sort, test and packaging for all ICG Business Units through publication of a single roadmap with issues, status, current plans for all ICG products in development. \n> Greatly improved communication and satisfaction of CHG and ICG Design Automation, Collaterals and Advanced Technologies group as the central interface between product design and support teams.  \n> Managed performance indicators. Ensured and resolved planning/funding issues to support business plan. ICG Roadmap Integrator / CHG Customer Account Manager Intel Corporation April 2004  \u2013  October 2005  (1 year 7 months) Globally aligned product planning, technology development, sort, test and packaging for all ICG Business Units through publication of a single roadmap with issues, status, current plans for all ICG products in development. \n> Greatly improved communication and satisfaction of CHG and ICG Design Automation, Collaterals and Advanced Technologies group as the central interface between product design and support teams.  \n> Managed performance indicators. Ensured and resolved planning/funding issues to support business plan. Strategic Programs Manager Intel Corporation April 2000  \u2013  September 2004  (4 years 6 months) RPG/SMGProgram Manager: Fuse to Order, Channel RMA, Corp. Price Administration \n> Fuse-to-Order: Received TMG Excellence Award. Enabled >10X reduction in time to change CPU supply mix by designing and implementing Fuse-to-Order capability. Sought out, enlisted support, sold concept and secured d funding for implementation across all of assembly, test, manufacturing, planning and design. Program conservative ROI >$315M.  \n> Channel RMA: Received numerous awards for leading the team to eliminate Intel\u2019s #1 Reseller/Disti complaint. Turned worst to \u201cbest in class\u201d in implementing a \u201cnew\u201d process, \u201cAdvanced Warranty Return\u201d, (now industry standard). Institutionalized a single, consistent RMA process for all Intel branded products WW. Sought/sold/gained approval from the myriad of geographies, BU\u2019s with differing logistics, cost models, support, etc. Consolidated all processes and infrastructure to a single \u201clook and feel\u201d.  \n> Corp. Price Administration: Identified issues, quantified impact/costs of #1 issue and complaint from field sales. Pricing/availability communications. Assembled team from Geo\u2019s, Sales and factory, architected solution that is now in use. Strategic Programs Manager Intel Corporation April 2000  \u2013  September 2004  (4 years 6 months) RPG/SMGProgram Manager: Fuse to Order, Channel RMA, Corp. Price Administration \n> Fuse-to-Order: Received TMG Excellence Award. Enabled >10X reduction in time to change CPU supply mix by designing and implementing Fuse-to-Order capability. Sought out, enlisted support, sold concept and secured d funding for implementation across all of assembly, test, manufacturing, planning and design. Program conservative ROI >$315M.  \n> Channel RMA: Received numerous awards for leading the team to eliminate Intel\u2019s #1 Reseller/Disti complaint. Turned worst to \u201cbest in class\u201d in implementing a \u201cnew\u201d process, \u201cAdvanced Warranty Return\u201d, (now industry standard). Institutionalized a single, consistent RMA process for all Intel branded products WW. Sought/sold/gained approval from the myriad of geographies, BU\u2019s with differing logistics, cost models, support, etc. Consolidated all processes and infrastructure to a single \u201clook and feel\u201d.  \n> Corp. Price Administration: Identified issues, quantified impact/costs of #1 issue and complaint from field sales. Pricing/availability communications. Assembled team from Geo\u2019s, Sales and factory, architected solution that is now in use. Senior Quality and Reliability Engineer Intel Corporation September 1998  \u2013  April 2000  (1 year 8 months) Part of core team responsible for resolving issues of consistency and quality in board and system level products. Created and deployed single governing specs for Product Qualification Methodology of all board and system products at Intel and later creating a single governing spec/methodology for all products Intel produced. \n> Role modeled, led and helped institutionalize usage of Product Life Cycle Methodology in Si BU\u2019s.  \n> Performed leadership roles New Product Introduction, HVM set-up, Supplier Qualification and management. Senior Quality and Reliability Engineer Intel Corporation September 1998  \u2013  April 2000  (1 year 8 months) Part of core team responsible for resolving issues of consistency and quality in board and system level products. Created and deployed single governing specs for Product Qualification Methodology of all board and system products at Intel and later creating a single governing spec/methodology for all products Intel produced. \n> Role modeled, led and helped institutionalize usage of Product Life Cycle Methodology in Si BU\u2019s.  \n> Performed leadership roles New Product Introduction, HVM set-up, Supplier Qualification and management. Product Engineering Manager Intel Corporation June 1997  \u2013  June 1998  (1 year 1 month) Product Engineering Manager Intel Corporation June 1997  \u2013  June 1998  (1 year 1 month) Product Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Product Engineer Intel Corporation June 1996  \u2013  June 1998  (2 years 1 month) Senior Test Engineer Intel Corporation October 1995  \u2013  June 1996  (9 months) Senior Test Engineer Intel Corporation October 1995  \u2013  June 1996  (9 months) Education DeVry University Phoenix Bachelor of Science (BS),  Electrical and Electronics Engineering 1984  \u2013 1988 UC Berkeley Computer Science DeVry University Phoenix Bachelor of Science (BS),  Electrical and Electronics Engineering 1984  \u2013 1988 DeVry University Phoenix Bachelor of Science (BS),  Electrical and Electronics Engineering 1984  \u2013 1988 DeVry University Phoenix Bachelor of Science (BS),  Electrical and Electronics Engineering 1984  \u2013 1988 UC Berkeley Computer Science UC Berkeley Computer Science UC Berkeley Computer Science ", "Summary An experienced Senior Mechanical Engineer with broad-based technical knowledge and focused on vital quality results. My \u201chands-on\u201d management expertise is the result of my developed skills, talents and capabilities. Some of my significant roles include product development, design changes, implementation of corrective actions, managing quality improvement teams, ISO-9001 audit and certification programs of products and services. I possess an excellent record of accomplishments and a unique capability to manage lean operation and manufacturing teams. I am well regarded by my subordinates and peers, and I am demanding of others, and myself to take pride in the quality of work performed. I am extremely confident in my abilities to build, develop and inspire diverse employee groups and teams; to work together at all levels. I am able to balance and align the requirements of customers and senior management within the organization\u2019s overall goals and objectives. Summary An experienced Senior Mechanical Engineer with broad-based technical knowledge and focused on vital quality results. My \u201chands-on\u201d management expertise is the result of my developed skills, talents and capabilities. Some of my significant roles include product development, design changes, implementation of corrective actions, managing quality improvement teams, ISO-9001 audit and certification programs of products and services. I possess an excellent record of accomplishments and a unique capability to manage lean operation and manufacturing teams. I am well regarded by my subordinates and peers, and I am demanding of others, and myself to take pride in the quality of work performed. I am extremely confident in my abilities to build, develop and inspire diverse employee groups and teams; to work together at all levels. I am able to balance and align the requirements of customers and senior management within the organization\u2019s overall goals and objectives. An experienced Senior Mechanical Engineer with broad-based technical knowledge and focused on vital quality results. My \u201chands-on\u201d management expertise is the result of my developed skills, talents and capabilities. Some of my significant roles include product development, design changes, implementation of corrective actions, managing quality improvement teams, ISO-9001 audit and certification programs of products and services. I possess an excellent record of accomplishments and a unique capability to manage lean operation and manufacturing teams. I am well regarded by my subordinates and peers, and I am demanding of others, and myself to take pride in the quality of work performed. I am extremely confident in my abilities to build, develop and inspire diverse employee groups and teams; to work together at all levels. I am able to balance and align the requirements of customers and senior management within the organization\u2019s overall goals and objectives. An experienced Senior Mechanical Engineer with broad-based technical knowledge and focused on vital quality results. My \u201chands-on\u201d management expertise is the result of my developed skills, talents and capabilities. Some of my significant roles include product development, design changes, implementation of corrective actions, managing quality improvement teams, ISO-9001 audit and certification programs of products and services. I possess an excellent record of accomplishments and a unique capability to manage lean operation and manufacturing teams. I am well regarded by my subordinates and peers, and I am demanding of others, and myself to take pride in the quality of work performed. I am extremely confident in my abilities to build, develop and inspire diverse employee groups and teams; to work together at all levels. I am able to balance and align the requirements of customers and senior management within the organization\u2019s overall goals and objectives. Experience Manufacturing/Quality Engineer PECO January 2011  \u2013 Present (4 years 8 months) -\tInterface with customer quality concerns. Implement containment actions, root cause analysis and corrective actions at both OEM and supplier base levels.  \n-\tLead activities for 20% annual improvements in first pass yield, RMAs and internal scrap \n-\tSupport production on: Quality Plans, manufacturing plans, work instructions, inspection records, First Article Inspections, and nonconformance resolution \n-\tMake changes in inspection procedures, quality control standards, equipment and gauges to facilitate work and maintain quality \n-\tInteract routinely with Purchasing, Engineering and Suppliers to proactively improve quality of products \n-\tReview and approve aerospace FAIs and manage completion schedule \n-\tCoordinate activities of inspectors in quality control functions including receiving and in process inspection, sampling, vendor and final testing and inspection of finished products, to meet customer specifications and quality standards on per project basis \n-\tPlan and lay out work, devise or adapt inspection equipment as necessary and assist with difficult problems involving inspection, setups, layouts or procedures \n-\tWork with project teams and provide leadership where required to define project deliverable, and project planning  \n-\tPrioritize tasks within assigned projects working in conjunction with Director of Quality and individuals across departments \n-\tAssess and manage company capabilities and processes to meet customer and regulatory requirements \n-\tDevelop and train Quality System Awareness as required \n-\tEnsure that ISO and AS9100 documents and procedures are in compliance \n-\tDevelop Metrics and train employees on new processes and participate in new product introduction  \n-\t Sole Proprietor Evergreen Carpet Cleaning March 2009  \u2013 Present (6 years 6 months) -Managing day-to-day operations \n-Residential and Commercial carpet cleaning  \n-Exploring growth opportunities Enginerring Project Manager BAE Systems September 2007  \u2013  June 2009  (1 year 10 months) Engineering Project Manager (contract position) \n-Managed team charted to execute BAE effort to bring online a new military vehicle (MRAP) manufacturing facility \n-Planning and development costs review for product development \n-Implementation of manufacturing, quality and materials related processes and procedures needed to reach required production line rates \n-Product development and mechanical design \n-Rolled out plan to senior mgt to bring new manufacturing plant up to HVM capability \n-Chair weekly status meeting to track team\u2019s progress against key milestones and deliverables Engineering Manager Intel Corporation June 2003  \u2013  September 2006  (3 years 4 months) Aloha, Oregon Engineering Manager Aloha, Oregon 6/03-09/06 \n-Managed cross-organizational team chartered to execute Intel\u2019s strategic plan to consolidate the PCB sorting process to a single factory \n-Forecasted and oversaw project budgeting, man power projections, and material needs \n-Developed and oversaw tool incoming inspection process \n-Responsible for ensuring team met performance, quality and schedule goals \n-Magnitude of tasks; 60% of Intel\u2019s revenue would come through the Aloha sort factory \n-Successfully oversaw the installation of 85 DeFT Modules with a 90% up to production on time rate \n-Developed technician training package and work instructions; allowing 24/7 installation operation \n-100K savings realized over 24 month period through \u201ccopy exactly\u201d and lean manufacturing practices Senior Quality & Reliability Engineer Intel Corporation January 2001  \u2013  June 2003  (2 years 6 months) Dupont, WA -Quality and Reliability engineer for CSMO Systems Commodities \n-Ensured compliance of Systems Commodities, roadmap suppliers to material qualification requirements and driving continuous quality improvement \n-Led supplier health assessment activity for Laural Blade Program \n-Developed a QOS based tool and process to understand Intel\u2019s customer risk for Laural FRU items shipped directly from IBM\u2019s supplier base \n-Developed process to analyze a key supplier\u2019s outgoing quality data. Effort led to an annual cost savings of $180K \n-Team lead in supplier selection and SBR processes and the strategic planning of Far East supplier audits Senior Product/Quality Engineer-Plant Support Team General Motors September 1999  \u2013  December 2000  (1 year 4 months) Baltimore, Maryland Area -PROMOTION to position code 7E \n-Supervised team composed of GM and supplier personnel on JD Power top twenty-five quality issues, opening effort of sliding door on Chevrolet Astro and GMC Safari vans. Employed the use of Shainin Statistical Engineering to eliminate concern. Project resulted in a reduction of five JD Power points. (approx. $2.5 million). \n-Led statistical methods study to improve productivity by reducing in-plant scrap. 8% of HVAC housings cracked during assembly causing frequent line stops. Investigation determined strength variation in HVAC housing units was due to injection mold parameters. Yates Algorithm was employed to confirm hypothesis. Results include $85,000 in annual scrap reduction and 3% (approx. $1.2 million) improvement in productivity. \n-Supervised team composed of GM and supplier personnel on a JD Power top twenty-five-quality issue, opening efforts of cargo doors. Shainin Statistical Method was implemented to determine cause for large range in opening effort. Elimination of latch variation produced \u201cBest of Class\u201d in opening efforts. Assembly Manufacturing Engineer-Plant Support Team General Motors March 1996  \u2013  September 1999  (3 years 7 months) Baltimore, Maryland Area -Position code 6M \n-Responsibilities included supervising hourly work force, working with suppliers on design changes and quality concerns with emphasis on lean manufacturing and design for manufacturability. Assisting production with tooling and fixture designs. Conducted plant tryouts and proposed improvements through process, design and tooling changes.  \n-Supervised the development and coordinated the introduction of a new transmission shift cable. Performed analysis to improve the manufacturing process, resulting in reduced assembly time and elimination of one operator per shift. Previous cable required adjustments to be made in the neutral position. Adjustment in neutral led to high black-eye battery warranty cost. New cable permits adjustments in park position. Impact of change is projected to be annual savings of $450,000. \n-Supervised hourly and salaried personnel on a special assignment designed to significantly reduce dutch door water leak PPH. Goal was accomplished through variation reduction studies in both trim and body shop. Project resulted in the elimination of two repair operators per shift. \n-Eliminated the park brake equalizer spring. The result was reductions in both warranty and JD Power complaints on excessive brake wear. Spring removal provided a $160,000 annual savings.  \n-Responsible for assembly tooling buyoff and implementation for product development team. \n-Responsible for establishing the corporate Bill Of Process (BOP) for Headlamp Aim & Waterleak Testing. \n-Worked closely with lead auditors in ISO 9002 certification audit of assembly plant operations. Manufacturing/Quality Engineer PECO January 2011  \u2013 Present (4 years 8 months) -\tInterface with customer quality concerns. Implement containment actions, root cause analysis and corrective actions at both OEM and supplier base levels.  \n-\tLead activities for 20% annual improvements in first pass yield, RMAs and internal scrap \n-\tSupport production on: Quality Plans, manufacturing plans, work instructions, inspection records, First Article Inspections, and nonconformance resolution \n-\tMake changes in inspection procedures, quality control standards, equipment and gauges to facilitate work and maintain quality \n-\tInteract routinely with Purchasing, Engineering and Suppliers to proactively improve quality of products \n-\tReview and approve aerospace FAIs and manage completion schedule \n-\tCoordinate activities of inspectors in quality control functions including receiving and in process inspection, sampling, vendor and final testing and inspection of finished products, to meet customer specifications and quality standards on per project basis \n-\tPlan and lay out work, devise or adapt inspection equipment as necessary and assist with difficult problems involving inspection, setups, layouts or procedures \n-\tWork with project teams and provide leadership where required to define project deliverable, and project planning  \n-\tPrioritize tasks within assigned projects working in conjunction with Director of Quality and individuals across departments \n-\tAssess and manage company capabilities and processes to meet customer and regulatory requirements \n-\tDevelop and train Quality System Awareness as required \n-\tEnsure that ISO and AS9100 documents and procedures are in compliance \n-\tDevelop Metrics and train employees on new processes and participate in new product introduction  \n-\t Manufacturing/Quality Engineer PECO January 2011  \u2013 Present (4 years 8 months) -\tInterface with customer quality concerns. Implement containment actions, root cause analysis and corrective actions at both OEM and supplier base levels.  \n-\tLead activities for 20% annual improvements in first pass yield, RMAs and internal scrap \n-\tSupport production on: Quality Plans, manufacturing plans, work instructions, inspection records, First Article Inspections, and nonconformance resolution \n-\tMake changes in inspection procedures, quality control standards, equipment and gauges to facilitate work and maintain quality \n-\tInteract routinely with Purchasing, Engineering and Suppliers to proactively improve quality of products \n-\tReview and approve aerospace FAIs and manage completion schedule \n-\tCoordinate activities of inspectors in quality control functions including receiving and in process inspection, sampling, vendor and final testing and inspection of finished products, to meet customer specifications and quality standards on per project basis \n-\tPlan and lay out work, devise or adapt inspection equipment as necessary and assist with difficult problems involving inspection, setups, layouts or procedures \n-\tWork with project teams and provide leadership where required to define project deliverable, and project planning  \n-\tPrioritize tasks within assigned projects working in conjunction with Director of Quality and individuals across departments \n-\tAssess and manage company capabilities and processes to meet customer and regulatory requirements \n-\tDevelop and train Quality System Awareness as required \n-\tEnsure that ISO and AS9100 documents and procedures are in compliance \n-\tDevelop Metrics and train employees on new processes and participate in new product introduction  \n-\t Sole Proprietor Evergreen Carpet Cleaning March 2009  \u2013 Present (6 years 6 months) -Managing day-to-day operations \n-Residential and Commercial carpet cleaning  \n-Exploring growth opportunities Sole Proprietor Evergreen Carpet Cleaning March 2009  \u2013 Present (6 years 6 months) -Managing day-to-day operations \n-Residential and Commercial carpet cleaning  \n-Exploring growth opportunities Enginerring Project Manager BAE Systems September 2007  \u2013  June 2009  (1 year 10 months) Engineering Project Manager (contract position) \n-Managed team charted to execute BAE effort to bring online a new military vehicle (MRAP) manufacturing facility \n-Planning and development costs review for product development \n-Implementation of manufacturing, quality and materials related processes and procedures needed to reach required production line rates \n-Product development and mechanical design \n-Rolled out plan to senior mgt to bring new manufacturing plant up to HVM capability \n-Chair weekly status meeting to track team\u2019s progress against key milestones and deliverables Enginerring Project Manager BAE Systems September 2007  \u2013  June 2009  (1 year 10 months) Engineering Project Manager (contract position) \n-Managed team charted to execute BAE effort to bring online a new military vehicle (MRAP) manufacturing facility \n-Planning and development costs review for product development \n-Implementation of manufacturing, quality and materials related processes and procedures needed to reach required production line rates \n-Product development and mechanical design \n-Rolled out plan to senior mgt to bring new manufacturing plant up to HVM capability \n-Chair weekly status meeting to track team\u2019s progress against key milestones and deliverables Engineering Manager Intel Corporation June 2003  \u2013  September 2006  (3 years 4 months) Aloha, Oregon Engineering Manager Aloha, Oregon 6/03-09/06 \n-Managed cross-organizational team chartered to execute Intel\u2019s strategic plan to consolidate the PCB sorting process to a single factory \n-Forecasted and oversaw project budgeting, man power projections, and material needs \n-Developed and oversaw tool incoming inspection process \n-Responsible for ensuring team met performance, quality and schedule goals \n-Magnitude of tasks; 60% of Intel\u2019s revenue would come through the Aloha sort factory \n-Successfully oversaw the installation of 85 DeFT Modules with a 90% up to production on time rate \n-Developed technician training package and work instructions; allowing 24/7 installation operation \n-100K savings realized over 24 month period through \u201ccopy exactly\u201d and lean manufacturing practices Engineering Manager Intel Corporation June 2003  \u2013  September 2006  (3 years 4 months) Aloha, Oregon Engineering Manager Aloha, Oregon 6/03-09/06 \n-Managed cross-organizational team chartered to execute Intel\u2019s strategic plan to consolidate the PCB sorting process to a single factory \n-Forecasted and oversaw project budgeting, man power projections, and material needs \n-Developed and oversaw tool incoming inspection process \n-Responsible for ensuring team met performance, quality and schedule goals \n-Magnitude of tasks; 60% of Intel\u2019s revenue would come through the Aloha sort factory \n-Successfully oversaw the installation of 85 DeFT Modules with a 90% up to production on time rate \n-Developed technician training package and work instructions; allowing 24/7 installation operation \n-100K savings realized over 24 month period through \u201ccopy exactly\u201d and lean manufacturing practices Senior Quality & Reliability Engineer Intel Corporation January 2001  \u2013  June 2003  (2 years 6 months) Dupont, WA -Quality and Reliability engineer for CSMO Systems Commodities \n-Ensured compliance of Systems Commodities, roadmap suppliers to material qualification requirements and driving continuous quality improvement \n-Led supplier health assessment activity for Laural Blade Program \n-Developed a QOS based tool and process to understand Intel\u2019s customer risk for Laural FRU items shipped directly from IBM\u2019s supplier base \n-Developed process to analyze a key supplier\u2019s outgoing quality data. Effort led to an annual cost savings of $180K \n-Team lead in supplier selection and SBR processes and the strategic planning of Far East supplier audits Senior Quality & Reliability Engineer Intel Corporation January 2001  \u2013  June 2003  (2 years 6 months) Dupont, WA -Quality and Reliability engineer for CSMO Systems Commodities \n-Ensured compliance of Systems Commodities, roadmap suppliers to material qualification requirements and driving continuous quality improvement \n-Led supplier health assessment activity for Laural Blade Program \n-Developed a QOS based tool and process to understand Intel\u2019s customer risk for Laural FRU items shipped directly from IBM\u2019s supplier base \n-Developed process to analyze a key supplier\u2019s outgoing quality data. Effort led to an annual cost savings of $180K \n-Team lead in supplier selection and SBR processes and the strategic planning of Far East supplier audits Senior Product/Quality Engineer-Plant Support Team General Motors September 1999  \u2013  December 2000  (1 year 4 months) Baltimore, Maryland Area -PROMOTION to position code 7E \n-Supervised team composed of GM and supplier personnel on JD Power top twenty-five quality issues, opening effort of sliding door on Chevrolet Astro and GMC Safari vans. Employed the use of Shainin Statistical Engineering to eliminate concern. Project resulted in a reduction of five JD Power points. (approx. $2.5 million). \n-Led statistical methods study to improve productivity by reducing in-plant scrap. 8% of HVAC housings cracked during assembly causing frequent line stops. Investigation determined strength variation in HVAC housing units was due to injection mold parameters. Yates Algorithm was employed to confirm hypothesis. Results include $85,000 in annual scrap reduction and 3% (approx. $1.2 million) improvement in productivity. \n-Supervised team composed of GM and supplier personnel on a JD Power top twenty-five-quality issue, opening efforts of cargo doors. Shainin Statistical Method was implemented to determine cause for large range in opening effort. Elimination of latch variation produced \u201cBest of Class\u201d in opening efforts. Senior Product/Quality Engineer-Plant Support Team General Motors September 1999  \u2013  December 2000  (1 year 4 months) Baltimore, Maryland Area -PROMOTION to position code 7E \n-Supervised team composed of GM and supplier personnel on JD Power top twenty-five quality issues, opening effort of sliding door on Chevrolet Astro and GMC Safari vans. Employed the use of Shainin Statistical Engineering to eliminate concern. Project resulted in a reduction of five JD Power points. (approx. $2.5 million). \n-Led statistical methods study to improve productivity by reducing in-plant scrap. 8% of HVAC housings cracked during assembly causing frequent line stops. Investigation determined strength variation in HVAC housing units was due to injection mold parameters. Yates Algorithm was employed to confirm hypothesis. Results include $85,000 in annual scrap reduction and 3% (approx. $1.2 million) improvement in productivity. \n-Supervised team composed of GM and supplier personnel on a JD Power top twenty-five-quality issue, opening efforts of cargo doors. Shainin Statistical Method was implemented to determine cause for large range in opening effort. Elimination of latch variation produced \u201cBest of Class\u201d in opening efforts. Assembly Manufacturing Engineer-Plant Support Team General Motors March 1996  \u2013  September 1999  (3 years 7 months) Baltimore, Maryland Area -Position code 6M \n-Responsibilities included supervising hourly work force, working with suppliers on design changes and quality concerns with emphasis on lean manufacturing and design for manufacturability. Assisting production with tooling and fixture designs. Conducted plant tryouts and proposed improvements through process, design and tooling changes.  \n-Supervised the development and coordinated the introduction of a new transmission shift cable. Performed analysis to improve the manufacturing process, resulting in reduced assembly time and elimination of one operator per shift. Previous cable required adjustments to be made in the neutral position. Adjustment in neutral led to high black-eye battery warranty cost. New cable permits adjustments in park position. Impact of change is projected to be annual savings of $450,000. \n-Supervised hourly and salaried personnel on a special assignment designed to significantly reduce dutch door water leak PPH. Goal was accomplished through variation reduction studies in both trim and body shop. Project resulted in the elimination of two repair operators per shift. \n-Eliminated the park brake equalizer spring. The result was reductions in both warranty and JD Power complaints on excessive brake wear. Spring removal provided a $160,000 annual savings.  \n-Responsible for assembly tooling buyoff and implementation for product development team. \n-Responsible for establishing the corporate Bill Of Process (BOP) for Headlamp Aim & Waterleak Testing. \n-Worked closely with lead auditors in ISO 9002 certification audit of assembly plant operations. Assembly Manufacturing Engineer-Plant Support Team General Motors March 1996  \u2013  September 1999  (3 years 7 months) Baltimore, Maryland Area -Position code 6M \n-Responsibilities included supervising hourly work force, working with suppliers on design changes and quality concerns with emphasis on lean manufacturing and design for manufacturability. Assisting production with tooling and fixture designs. Conducted plant tryouts and proposed improvements through process, design and tooling changes.  \n-Supervised the development and coordinated the introduction of a new transmission shift cable. Performed analysis to improve the manufacturing process, resulting in reduced assembly time and elimination of one operator per shift. Previous cable required adjustments to be made in the neutral position. Adjustment in neutral led to high black-eye battery warranty cost. New cable permits adjustments in park position. Impact of change is projected to be annual savings of $450,000. \n-Supervised hourly and salaried personnel on a special assignment designed to significantly reduce dutch door water leak PPH. Goal was accomplished through variation reduction studies in both trim and body shop. Project resulted in the elimination of two repair operators per shift. \n-Eliminated the park brake equalizer spring. The result was reductions in both warranty and JD Power complaints on excessive brake wear. Spring removal provided a $160,000 annual savings.  \n-Responsible for assembly tooling buyoff and implementation for product development team. \n-Responsible for establishing the corporate Bill Of Process (BOP) for Headlamp Aim & Waterleak Testing. \n-Worked closely with lead auditors in ISO 9002 certification audit of assembly plant operations. Skills Certified Shainin... Geometric Dimensioning... Variation Reduction Statistical Analysis AutoCAD IGES/Works Fortran Iso 9000 Injection Molding Statistical Tools Six Sigma Quality Control Mechanical Engineering Quality System Continuous Improvement Root Cause Analysis See 1+ \u00a0 \u00a0 See less Skills  Certified Shainin... Geometric Dimensioning... Variation Reduction Statistical Analysis AutoCAD IGES/Works Fortran Iso 9000 Injection Molding Statistical Tools Six Sigma Quality Control Mechanical Engineering Quality System Continuous Improvement Root Cause Analysis See 1+ \u00a0 \u00a0 See less Certified Shainin... Geometric Dimensioning... Variation Reduction Statistical Analysis AutoCAD IGES/Works Fortran Iso 9000 Injection Molding Statistical Tools Six Sigma Quality Control Mechanical Engineering Quality System Continuous Improvement Root Cause Analysis See 1+ \u00a0 \u00a0 See less Certified Shainin... Geometric Dimensioning... Variation Reduction Statistical Analysis AutoCAD IGES/Works Fortran Iso 9000 Injection Molding Statistical Tools Six Sigma Quality Control Mechanical Engineering Quality System Continuous Improvement Root Cause Analysis See 1+ \u00a0 \u00a0 See less Education North Carolina A&T State University Master's degree,  Mechanical Engineering Virginia State University Bachelor's degree,  Physics North Carolina A&T State University Master's degree,  Mechanical Engineering North Carolina A&T State University Master's degree,  Mechanical Engineering North Carolina A&T State University Master's degree,  Mechanical Engineering Virginia State University Bachelor's degree,  Physics Virginia State University Bachelor's degree,  Physics Virginia State University Bachelor's degree,  Physics Honors & Awards Dean's List, All Academic Semesters Department of Energy Scholarship Sigma Phi Sigma Physics Honor Society G.E.M. Fellowship Kellogg Foundation Fellowship Kappa Alpha PSI Fraternity, Inc. Dean's List, All Academic Semesters Dean's List, All Academic Semesters Dean's List, All Academic Semesters Department of Energy Scholarship Department of Energy Scholarship Department of Energy Scholarship Sigma Phi Sigma Physics Honor Society Sigma Phi Sigma Physics Honor Society Sigma Phi Sigma Physics Honor Society G.E.M. Fellowship G.E.M. Fellowship G.E.M. Fellowship Kellogg Foundation Fellowship Kellogg Foundation Fellowship Kellogg Foundation Fellowship Kappa Alpha PSI Fraternity, Inc. Kappa Alpha PSI Fraternity, Inc. Kappa Alpha PSI Fraternity, Inc. ", "Summary Electronic packaging expert with over 18 years of experience covering everything from electronic packaging design, pathfinding, research & development, manufacturing, assembly, quality and reliability and supplier management. Focus on developing high yielding, high volume packaging technologies. \n \nSpecialties: technology development, technology transfer, flip-chip packaging, electronic package design, materials characterization, quality and reliability, supplier management Summary Electronic packaging expert with over 18 years of experience covering everything from electronic packaging design, pathfinding, research & development, manufacturing, assembly, quality and reliability and supplier management. Focus on developing high yielding, high volume packaging technologies. \n \nSpecialties: technology development, technology transfer, flip-chip packaging, electronic package design, materials characterization, quality and reliability, supplier management Electronic packaging expert with over 18 years of experience covering everything from electronic packaging design, pathfinding, research & development, manufacturing, assembly, quality and reliability and supplier management. Focus on developing high yielding, high volume packaging technologies. \n \nSpecialties: technology development, technology transfer, flip-chip packaging, electronic package design, materials characterization, quality and reliability, supplier management Electronic packaging expert with over 18 years of experience covering everything from electronic packaging design, pathfinding, research & development, manufacturing, assembly, quality and reliability and supplier management. Focus on developing high yielding, high volume packaging technologies. \n \nSpecialties: technology development, technology transfer, flip-chip packaging, electronic package design, materials characterization, quality and reliability, supplier management Experience Engineering TD Manager Intel June 1995  \u2013 Present (20 years 3 months) R&D engineering manager driving a cross site/multinational team that develops cutting edge microprocessor electronic packaging for a range of products, primarily Intel CPUs, including server client and SOC packaging. Senior Electronic Packaging Engineer Intel Corporation November 2002  \u2013  March 2005  (2 years 5 months) Developed microprocessor packaging for desktop and mobile applications Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  October 2002  (2 years 1 month) Responsible for quality and reliability of Intel branded networking equipment. Engineering TD Manager Intel June 1995  \u2013 Present (20 years 3 months) R&D engineering manager driving a cross site/multinational team that develops cutting edge microprocessor electronic packaging for a range of products, primarily Intel CPUs, including server client and SOC packaging. Engineering TD Manager Intel June 1995  \u2013 Present (20 years 3 months) R&D engineering manager driving a cross site/multinational team that develops cutting edge microprocessor electronic packaging for a range of products, primarily Intel CPUs, including server client and SOC packaging. Senior Electronic Packaging Engineer Intel Corporation November 2002  \u2013  March 2005  (2 years 5 months) Developed microprocessor packaging for desktop and mobile applications Senior Electronic Packaging Engineer Intel Corporation November 2002  \u2013  March 2005  (2 years 5 months) Developed microprocessor packaging for desktop and mobile applications Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  October 2002  (2 years 1 month) Responsible for quality and reliability of Intel branded networking equipment. Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  October 2002  (2 years 1 month) Responsible for quality and reliability of Intel branded networking equipment. Skills Electronics Packaging Electronics Reliability Characterization Semiconductors Quality Management Design of Experiments Manufacturing Engineering Management JMP Failure Analysis SPC Quality System Program Management Engineering R&D Staff Development Silicon Semiconductor Industry Thin Films Intel Product Engineering Electronic Packaging... Quality Systems Supply Chain Management Capacity Management Lean Six Sigma See 12+ \u00a0 \u00a0 See less Skills  Electronics Packaging Electronics Reliability Characterization Semiconductors Quality Management Design of Experiments Manufacturing Engineering Management JMP Failure Analysis SPC Quality System Program Management Engineering R&D Staff Development Silicon Semiconductor Industry Thin Films Intel Product Engineering Electronic Packaging... Quality Systems Supply Chain Management Capacity Management Lean Six Sigma See 12+ \u00a0 \u00a0 See less Electronics Packaging Electronics Reliability Characterization Semiconductors Quality Management Design of Experiments Manufacturing Engineering Management JMP Failure Analysis SPC Quality System Program Management Engineering R&D Staff Development Silicon Semiconductor Industry Thin Films Intel Product Engineering Electronic Packaging... Quality Systems Supply Chain Management Capacity Management Lean Six Sigma See 12+ \u00a0 \u00a0 See less Electronics Packaging Electronics Reliability Characterization Semiconductors Quality Management Design of Experiments Manufacturing Engineering Management JMP Failure Analysis SPC Quality System Program Management Engineering R&D Staff Development Silicon Semiconductor Industry Thin Films Intel Product Engineering Electronic Packaging... Quality Systems Supply Chain Management Capacity Management Lean Six Sigma See 12+ \u00a0 \u00a0 See less Education Virginia Polytechnic Institute and State University Master of Science (MS),  Materials Science 1993  \u2013 1995 Virginia Polytechnic Institute and State University Bachelor of Science (BS),  Materials Engineering 1988  \u2013 1992 Virginia Polytechnic Institute and State University Master of Science (MS),  Materials Science 1993  \u2013 1995 Virginia Polytechnic Institute and State University Master of Science (MS),  Materials Science 1993  \u2013 1995 Virginia Polytechnic Institute and State University Master of Science (MS),  Materials Science 1993  \u2013 1995 Virginia Polytechnic Institute and State University Bachelor of Science (BS),  Materials Engineering 1988  \u2013 1992 Virginia Polytechnic Institute and State University Bachelor of Science (BS),  Materials Engineering 1988  \u2013 1992 Virginia Polytechnic Institute and State University Bachelor of Science (BS),  Materials Engineering 1988  \u2013 1992 ", "Experience Co-Owner 4U Sports August 2002  \u2013 Present (13 years 1 month) Senior Quality and Reliability Engineer Intel Corporation December 1995  \u2013  February 2013  (17 years 3 months) Co-Owner 4U Sports August 2002  \u2013 Present (13 years 1 month) Co-Owner 4U Sports August 2002  \u2013 Present (13 years 1 month) Senior Quality and Reliability Engineer Intel Corporation December 1995  \u2013  February 2013  (17 years 3 months) Senior Quality and Reliability Engineer Intel Corporation December 1995  \u2013  February 2013  (17 years 3 months) Education California State University-Northridge Bachelor of Science (BS),  Physics 1977  \u2013 1979 University of Colorado Boulder Aerospace , Aeronautical and Astronautical Engineering 1972  \u2013 1975 California State University-Northridge Bachelor of Science (BS),  Physics 1977  \u2013 1979 California State University-Northridge Bachelor of Science (BS),  Physics 1977  \u2013 1979 California State University-Northridge Bachelor of Science (BS),  Physics 1977  \u2013 1979 University of Colorado Boulder Aerospace , Aeronautical and Astronautical Engineering 1972  \u2013 1975 University of Colorado Boulder Aerospace , Aeronautical and Astronautical Engineering 1972  \u2013 1975 University of Colorado Boulder Aerospace , Aeronautical and Astronautical Engineering 1972  \u2013 1975 ", "Experience Senior Q&R Engineer \"Quality & Reliability\" Intel Corporation 2010  \u2013 Present (5 years) Portland, (OR, USA) \u2022 Reliability and Technology Qualification of advanced FINFET 22nm CMOS Technology  \n\u2022 Quality systems - reliability - Technology and Product Release Qualification \n\u2022 Front End - FinFET - Far Back End - Test Program Validation Program Manager \u201cIC Design - Wireless Communication Infrastructure\u201d Intel Corporation 2009  \u2013  2010  (1 year) Shannon (Ireland) \u2022 Run PoC enabling the IA Platform into the 4G LTE Wireless Baseband Processing Market.  \n\u2022 Altera FPGA - PCIe - CPRI - Verilog RTL - Design review - Synthesis \n\u2022 VCS Simulation - Software Development - Timing Analysis -System validation  \n\u2022 Management of Ressources - Cost- Risk Analysis - Communication with executuves Senior Process Engineer \"Lithography\" Intel Corporation 2003  \u2013  2009  (6 years) Leixlip (Ireland) \u2022 Run Projects aligned with the Intel \u201cMx Lean & World Class Manufacturing\u201d Strategy \n\u2022 Six Sigma - Kaizen Events - SWAT - FMEA - Standardization - ISO 9001 Management  \n\u2022 Litho Process Capability Improvement CD & REG on Nikon S204 & ASML MicrascanIII \n\u2022 Optical Shrink projects: OPC Optimication (Synopsis Catts & I-Photo Simulator) \n\u2022 Projection Lens Characterization - Abberration - Littel - Zernicke Coefficients - LRD Technical Program Manager Amkor Technology 2000  \u2013  2003  (3 years) Seoul (South Korea) & Venissieux (France) \u2022 Engineering Support of European Customers in Si Wafer Foundry business \n\u2022 DRC & LVS Validation (Cadence) - GDSII - Tape Out Flow - NPI - Process Integration \n\u2022 Technology Transfer for Flash, SRAM, Logic, Analog Mixed Signal, HV & BDC Processes \n\u2022 Fabless Pre-Sale Activity: EDA Support\u2013 SPICE Netlist Simulation - Testchip Shuttle Product Engineer \u201cAssembly & Reliability\u201d Atmel Corporation 1998  \u2013  2000  (2 years) Rousset (france) \u2022 Lead \"Assembly & Packaging\" projects within the \"ASIC Product Division\"  \n\u2022 Manufacturing Outsourcing Management - Interface with Assembly & Test Houses \n\u2022 Audit & assessment of potential Assembly Subcontractors & Test houses \n\u2022 Developed custom MCM BGA packages for Specific ASIC devices requirements \n. Process Engineer \"Lithography\" Atmel Corporation 1996  \u2013  1998  (2 years) Colorado Springs (CO, USA) & Rousset (France) \u2022 Start up of the 8\" Si Wafer Facility - Technology Transfer (0.35um Flash) & Production Ramp  \n\u2022 In charge of Litho Exposure Processes (ASML Scanners) - Tool Acceptance & Qual. \n\u2022 Set up the \u201cFab Manufacturing Training\" Sructure: Training Materials, Certification process. Senior Q&R Engineer \"Quality & Reliability\" Intel Corporation 2010  \u2013 Present (5 years) Portland, (OR, USA) \u2022 Reliability and Technology Qualification of advanced FINFET 22nm CMOS Technology  \n\u2022 Quality systems - reliability - Technology and Product Release Qualification \n\u2022 Front End - FinFET - Far Back End - Test Program Validation Senior Q&R Engineer \"Quality & Reliability\" Intel Corporation 2010  \u2013 Present (5 years) Portland, (OR, USA) \u2022 Reliability and Technology Qualification of advanced FINFET 22nm CMOS Technology  \n\u2022 Quality systems - reliability - Technology and Product Release Qualification \n\u2022 Front End - FinFET - Far Back End - Test Program Validation Program Manager \u201cIC Design - Wireless Communication Infrastructure\u201d Intel Corporation 2009  \u2013  2010  (1 year) Shannon (Ireland) \u2022 Run PoC enabling the IA Platform into the 4G LTE Wireless Baseband Processing Market.  \n\u2022 Altera FPGA - PCIe - CPRI - Verilog RTL - Design review - Synthesis \n\u2022 VCS Simulation - Software Development - Timing Analysis -System validation  \n\u2022 Management of Ressources - Cost- Risk Analysis - Communication with executuves Program Manager \u201cIC Design - Wireless Communication Infrastructure\u201d Intel Corporation 2009  \u2013  2010  (1 year) Shannon (Ireland) \u2022 Run PoC enabling the IA Platform into the 4G LTE Wireless Baseband Processing Market.  \n\u2022 Altera FPGA - PCIe - CPRI - Verilog RTL - Design review - Synthesis \n\u2022 VCS Simulation - Software Development - Timing Analysis -System validation  \n\u2022 Management of Ressources - Cost- Risk Analysis - Communication with executuves Senior Process Engineer \"Lithography\" Intel Corporation 2003  \u2013  2009  (6 years) Leixlip (Ireland) \u2022 Run Projects aligned with the Intel \u201cMx Lean & World Class Manufacturing\u201d Strategy \n\u2022 Six Sigma - Kaizen Events - SWAT - FMEA - Standardization - ISO 9001 Management  \n\u2022 Litho Process Capability Improvement CD & REG on Nikon S204 & ASML MicrascanIII \n\u2022 Optical Shrink projects: OPC Optimication (Synopsis Catts & I-Photo Simulator) \n\u2022 Projection Lens Characterization - Abberration - Littel - Zernicke Coefficients - LRD Senior Process Engineer \"Lithography\" Intel Corporation 2003  \u2013  2009  (6 years) Leixlip (Ireland) \u2022 Run Projects aligned with the Intel \u201cMx Lean & World Class Manufacturing\u201d Strategy \n\u2022 Six Sigma - Kaizen Events - SWAT - FMEA - Standardization - ISO 9001 Management  \n\u2022 Litho Process Capability Improvement CD & REG on Nikon S204 & ASML MicrascanIII \n\u2022 Optical Shrink projects: OPC Optimication (Synopsis Catts & I-Photo Simulator) \n\u2022 Projection Lens Characterization - Abberration - Littel - Zernicke Coefficients - LRD Technical Program Manager Amkor Technology 2000  \u2013  2003  (3 years) Seoul (South Korea) & Venissieux (France) \u2022 Engineering Support of European Customers in Si Wafer Foundry business \n\u2022 DRC & LVS Validation (Cadence) - GDSII - Tape Out Flow - NPI - Process Integration \n\u2022 Technology Transfer for Flash, SRAM, Logic, Analog Mixed Signal, HV & BDC Processes \n\u2022 Fabless Pre-Sale Activity: EDA Support\u2013 SPICE Netlist Simulation - Testchip Shuttle Technical Program Manager Amkor Technology 2000  \u2013  2003  (3 years) Seoul (South Korea) & Venissieux (France) \u2022 Engineering Support of European Customers in Si Wafer Foundry business \n\u2022 DRC & LVS Validation (Cadence) - GDSII - Tape Out Flow - NPI - Process Integration \n\u2022 Technology Transfer for Flash, SRAM, Logic, Analog Mixed Signal, HV & BDC Processes \n\u2022 Fabless Pre-Sale Activity: EDA Support\u2013 SPICE Netlist Simulation - Testchip Shuttle Product Engineer \u201cAssembly & Reliability\u201d Atmel Corporation 1998  \u2013  2000  (2 years) Rousset (france) \u2022 Lead \"Assembly & Packaging\" projects within the \"ASIC Product Division\"  \n\u2022 Manufacturing Outsourcing Management - Interface with Assembly & Test Houses \n\u2022 Audit & assessment of potential Assembly Subcontractors & Test houses \n\u2022 Developed custom MCM BGA packages for Specific ASIC devices requirements \n. Product Engineer \u201cAssembly & Reliability\u201d Atmel Corporation 1998  \u2013  2000  (2 years) Rousset (france) \u2022 Lead \"Assembly & Packaging\" projects within the \"ASIC Product Division\"  \n\u2022 Manufacturing Outsourcing Management - Interface with Assembly & Test Houses \n\u2022 Audit & assessment of potential Assembly Subcontractors & Test houses \n\u2022 Developed custom MCM BGA packages for Specific ASIC devices requirements \n. Process Engineer \"Lithography\" Atmel Corporation 1996  \u2013  1998  (2 years) Colorado Springs (CO, USA) & Rousset (France) \u2022 Start up of the 8\" Si Wafer Facility - Technology Transfer (0.35um Flash) & Production Ramp  \n\u2022 In charge of Litho Exposure Processes (ASML Scanners) - Tool Acceptance & Qual. \n\u2022 Set up the \u201cFab Manufacturing Training\" Sructure: Training Materials, Certification process. Process Engineer \"Lithography\" Atmel Corporation 1996  \u2013  1998  (2 years) Colorado Springs (CO, USA) & Rousset (France) \u2022 Start up of the 8\" Si Wafer Facility - Technology Transfer (0.35um Flash) & Production Ramp  \n\u2022 In charge of Litho Exposure Processes (ASML Scanners) - Tool Acceptance & Qual. \n\u2022 Set up the \u201cFab Manufacturing Training\" Sructure: Training Materials, Certification process. Languages French Native or bilingual proficiency English Native or bilingual proficiency French Native or bilingual proficiency English Native or bilingual proficiency French Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Semiconductors Semiconductor Industry Process Integration Yield Microelectronics IC JMP Design of Experiments Etching Failure Analysis MEMS Quality Management Reliability Customer Support Six Sigma Lean Deployment PVD Testing Metrology EDA Mixed Signal ASIC See 7+ \u00a0 \u00a0 See less Skills  Semiconductors Semiconductor Industry Process Integration Yield Microelectronics IC JMP Design of Experiments Etching Failure Analysis MEMS Quality Management Reliability Customer Support Six Sigma Lean Deployment PVD Testing Metrology EDA Mixed Signal ASIC See 7+ \u00a0 \u00a0 See less Semiconductors Semiconductor Industry Process Integration Yield Microelectronics IC JMP Design of Experiments Etching Failure Analysis MEMS Quality Management Reliability Customer Support Six Sigma Lean Deployment PVD Testing Metrology EDA Mixed Signal ASIC See 7+ \u00a0 \u00a0 See less Semiconductors Semiconductor Industry Process Integration Yield Microelectronics IC JMP Design of Experiments Etching Failure Analysis MEMS Quality Management Reliability Customer Support Six Sigma Lean Deployment PVD Testing Metrology EDA Mixed Signal ASIC See 7+ \u00a0 \u00a0 See less Education Ecole Centrale de Lyon, France Doctor of Philosophy (Ph.D.),  Electronics , Physics,  Telecom 1993  \u2013 1996 Activities and Societies:\u00a0 \u2022 Integration of Optoelectronic Devices for Optical Fiber Telecomunication Systems\n\u2022 Strained Quantum Well - MBE - Schr\u00f6dinger-Poisson simulation\n\u2022 HEMT Transistor Heterostructures University of Sciences of Lyon, France Master's Degree,  Physics ,  Materials Sciences 1989  \u2013 1992 Ecole Centrale de Lyon, France Doctor of Philosophy (Ph.D.),  Electronics , Physics,  Telecom 1993  \u2013 1996 Activities and Societies:\u00a0 \u2022 Integration of Optoelectronic Devices for Optical Fiber Telecomunication Systems\n\u2022 Strained Quantum Well - MBE - Schr\u00f6dinger-Poisson simulation\n\u2022 HEMT Transistor Heterostructures Ecole Centrale de Lyon, France Doctor of Philosophy (Ph.D.),  Electronics , Physics,  Telecom 1993  \u2013 1996 Activities and Societies:\u00a0 \u2022 Integration of Optoelectronic Devices for Optical Fiber Telecomunication Systems\n\u2022 Strained Quantum Well - MBE - Schr\u00f6dinger-Poisson simulation\n\u2022 HEMT Transistor Heterostructures Ecole Centrale de Lyon, France Doctor of Philosophy (Ph.D.),  Electronics , Physics,  Telecom 1993  \u2013 1996 Activities and Societies:\u00a0 \u2022 Integration of Optoelectronic Devices for Optical Fiber Telecomunication Systems\n\u2022 Strained Quantum Well - MBE - Schr\u00f6dinger-Poisson simulation\n\u2022 HEMT Transistor Heterostructures University of Sciences of Lyon, France Master's Degree,  Physics ,  Materials Sciences 1989  \u2013 1992 University of Sciences of Lyon, France Master's Degree,  Physics ,  Materials Sciences 1989  \u2013 1992 University of Sciences of Lyon, France Master's Degree,  Physics ,  Materials Sciences 1989  \u2013 1992 ", "Summary . Strong leadership skills and project management. \u00a0Experience with leading cross-functional teams and managing projects with high degrees of organization and complexity.  \n \n\u00b7\u00a0Years of technical experience in qualifying new product, equipment, process automation and scale-up as well as transferring technologies/processes between manufacturing plants.  \n \n\u00b7\u00a0Significant experience with optimizing manufacturing processes for yield, throughput, and quality improvements and costs reduction. \u00a0 \n \n\u00b7\u00a0Solid technical background on materials science and semiconductor. \n \n\u00b7\u00a0Deeply understanding manufacturing process, environment and language. \n \n\u00b7\u00a0Strong problem solving skills. Capable contributor as a technical leader or an individual contributor. \n \n\u00b7\u00a0Expert on Statistical Process Control, MBPS (Model-Based Problem Solving), FMEA (Failure Modes and Effects Analysis), DMAIC (Define, Measure, Analyze, Improve, Control), New Product Introduction process and Design of Experimentation. \u00a0Experience with Minitab and JMP statistical analysis software and SQL scripting and many engineering data extraction tools. \n \n\u00b7\u00a0Strong knowledge with years of experience on Quality Management System and ISO standard. \n \n\u00b7\u00a0Certificated for ISO 9001, ISO 22000, GMP-Good Manufacturing Practice training courses. \n \n\u00b7\u00a0Certificated for Lean Six Sigma Green Belt. Summary . Strong leadership skills and project management. \u00a0Experience with leading cross-functional teams and managing projects with high degrees of organization and complexity.  \n \n\u00b7\u00a0Years of technical experience in qualifying new product, equipment, process automation and scale-up as well as transferring technologies/processes between manufacturing plants.  \n \n\u00b7\u00a0Significant experience with optimizing manufacturing processes for yield, throughput, and quality improvements and costs reduction. \u00a0 \n \n\u00b7\u00a0Solid technical background on materials science and semiconductor. \n \n\u00b7\u00a0Deeply understanding manufacturing process, environment and language. \n \n\u00b7\u00a0Strong problem solving skills. Capable contributor as a technical leader or an individual contributor. \n \n\u00b7\u00a0Expert on Statistical Process Control, MBPS (Model-Based Problem Solving), FMEA (Failure Modes and Effects Analysis), DMAIC (Define, Measure, Analyze, Improve, Control), New Product Introduction process and Design of Experimentation. \u00a0Experience with Minitab and JMP statistical analysis software and SQL scripting and many engineering data extraction tools. \n \n\u00b7\u00a0Strong knowledge with years of experience on Quality Management System and ISO standard. \n \n\u00b7\u00a0Certificated for ISO 9001, ISO 22000, GMP-Good Manufacturing Practice training courses. \n \n\u00b7\u00a0Certificated for Lean Six Sigma Green Belt. . Strong leadership skills and project management. \u00a0Experience with leading cross-functional teams and managing projects with high degrees of organization and complexity.  \n \n\u00b7\u00a0Years of technical experience in qualifying new product, equipment, process automation and scale-up as well as transferring technologies/processes between manufacturing plants.  \n \n\u00b7\u00a0Significant experience with optimizing manufacturing processes for yield, throughput, and quality improvements and costs reduction. \u00a0 \n \n\u00b7\u00a0Solid technical background on materials science and semiconductor. \n \n\u00b7\u00a0Deeply understanding manufacturing process, environment and language. \n \n\u00b7\u00a0Strong problem solving skills. Capable contributor as a technical leader or an individual contributor. \n \n\u00b7\u00a0Expert on Statistical Process Control, MBPS (Model-Based Problem Solving), FMEA (Failure Modes and Effects Analysis), DMAIC (Define, Measure, Analyze, Improve, Control), New Product Introduction process and Design of Experimentation. \u00a0Experience with Minitab and JMP statistical analysis software and SQL scripting and many engineering data extraction tools. \n \n\u00b7\u00a0Strong knowledge with years of experience on Quality Management System and ISO standard. \n \n\u00b7\u00a0Certificated for ISO 9001, ISO 22000, GMP-Good Manufacturing Practice training courses. \n \n\u00b7\u00a0Certificated for Lean Six Sigma Green Belt. . Strong leadership skills and project management. \u00a0Experience with leading cross-functional teams and managing projects with high degrees of organization and complexity.  \n \n\u00b7\u00a0Years of technical experience in qualifying new product, equipment, process automation and scale-up as well as transferring technologies/processes between manufacturing plants.  \n \n\u00b7\u00a0Significant experience with optimizing manufacturing processes for yield, throughput, and quality improvements and costs reduction. \u00a0 \n \n\u00b7\u00a0Solid technical background on materials science and semiconductor. \n \n\u00b7\u00a0Deeply understanding manufacturing process, environment and language. \n \n\u00b7\u00a0Strong problem solving skills. Capable contributor as a technical leader or an individual contributor. \n \n\u00b7\u00a0Expert on Statistical Process Control, MBPS (Model-Based Problem Solving), FMEA (Failure Modes and Effects Analysis), DMAIC (Define, Measure, Analyze, Improve, Control), New Product Introduction process and Design of Experimentation. \u00a0Experience with Minitab and JMP statistical analysis software and SQL scripting and many engineering data extraction tools. \n \n\u00b7\u00a0Strong knowledge with years of experience on Quality Management System and ISO standard. \n \n\u00b7\u00a0Certificated for ISO 9001, ISO 22000, GMP-Good Manufacturing Practice training courses. \n \n\u00b7\u00a0Certificated for Lean Six Sigma Green Belt. Experience Senior Quality & Reliability Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Ho chi minh, Viet Nam Responsible for the package and process area of the quality and reliability function during Factory Certifications, New Product Integration (NPI) and High Volume Manufacturing (HVM):  \n \n\u00b7\u00a0Define certification requirements for smooth transfer and start up of new technology and ramp into HVM. Contributed to the extraordinarily successful startup of multiple products in Intel VN include Chipset, CPU and SOC \u2013 System On Chip.  \n \n\u00b7\u00a0Responsible for excursion management (internal factory and customer issues) to ensure effective containment and disposition of material through proper risk assessment and drive effective corrective action for root cause fix. \n \n\u00b7\u00a0Provide package and assembly process/material interaction expertise to drive engineering improvement and cost saving projects by data collection, analysis and monitoring trends while maintaining robust Q&R. \n \n\u00b7\u00a0Define and monitor a set of quality health indicator for excursion prevention as well as lead in process control & excursion prevention. \n \n\u00b7\u00a0Perform Factory Quality Audits, ensure compliance to Quality Operating Systems \n \n\u00b7\u00a0Reviewing and approving of Change Control for Process and/or Equipment. \n \n\u00b7\u00a0Evaluates, from a reliability standpoint, the materials, properties and techniques used in production \n \n\u00b7\u00a0Core member of Technical Leadership Pipeline (TLP, a programs for high potential technical leaders of Intel Vietnam), deliver Excursion Management, Traceability and Reliability Statistical 101 training to new-hire Engineers and Manufacturing Supervisors. Provide coaching and mentorship for junior Engineers. \n \n\u00b7\u00a0Closely work with Technology Development QRE and Module Engineer on qualifying local suppliers. Senior Quality Assurance Engineer Amway Vietnam Co., Ltd May 2007  \u2013  October 2009  (2 years 6 months) Dong Nai, Viet Nam . Developing the Quality Monitoring Plan for each product. \n \n\u00b7\u00a0Setting up and upgrading new process, documents for the team. \n \n\u00b7\u00a0Cooperating with international specialist on new product application. \n \n\u00b7\u00a0Organizing and participating in internal audit, follow-up corrective actions. \n \n\u00b7\u00a0Providing technical support to solve production/quality problems and QA advice to quality improvement projects. \n \n\u00b7\u00a0Handling customer\u2019s complaint and feedback. \n \n\u00b7\u00a0Successfully set-up ISO 9001 for Amway Vietnam. Lab Engineer Kotiti VietNam Company February 2007  \u2013  May 2007  (4 months) Binh Duong, Viet Nam . Conducting the testing on textile products as customer\u2019s order. \n \n\u00b7\u00a0Maintaining lab equipment and conditions. Senior Quality & Reliability Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Ho chi minh, Viet Nam Responsible for the package and process area of the quality and reliability function during Factory Certifications, New Product Integration (NPI) and High Volume Manufacturing (HVM):  \n \n\u00b7\u00a0Define certification requirements for smooth transfer and start up of new technology and ramp into HVM. Contributed to the extraordinarily successful startup of multiple products in Intel VN include Chipset, CPU and SOC \u2013 System On Chip.  \n \n\u00b7\u00a0Responsible for excursion management (internal factory and customer issues) to ensure effective containment and disposition of material through proper risk assessment and drive effective corrective action for root cause fix. \n \n\u00b7\u00a0Provide package and assembly process/material interaction expertise to drive engineering improvement and cost saving projects by data collection, analysis and monitoring trends while maintaining robust Q&R. \n \n\u00b7\u00a0Define and monitor a set of quality health indicator for excursion prevention as well as lead in process control & excursion prevention. \n \n\u00b7\u00a0Perform Factory Quality Audits, ensure compliance to Quality Operating Systems \n \n\u00b7\u00a0Reviewing and approving of Change Control for Process and/or Equipment. \n \n\u00b7\u00a0Evaluates, from a reliability standpoint, the materials, properties and techniques used in production \n \n\u00b7\u00a0Core member of Technical Leadership Pipeline (TLP, a programs for high potential technical leaders of Intel Vietnam), deliver Excursion Management, Traceability and Reliability Statistical 101 training to new-hire Engineers and Manufacturing Supervisors. Provide coaching and mentorship for junior Engineers. \n \n\u00b7\u00a0Closely work with Technology Development QRE and Module Engineer on qualifying local suppliers. Senior Quality & Reliability Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Ho chi minh, Viet Nam Responsible for the package and process area of the quality and reliability function during Factory Certifications, New Product Integration (NPI) and High Volume Manufacturing (HVM):  \n \n\u00b7\u00a0Define certification requirements for smooth transfer and start up of new technology and ramp into HVM. Contributed to the extraordinarily successful startup of multiple products in Intel VN include Chipset, CPU and SOC \u2013 System On Chip.  \n \n\u00b7\u00a0Responsible for excursion management (internal factory and customer issues) to ensure effective containment and disposition of material through proper risk assessment and drive effective corrective action for root cause fix. \n \n\u00b7\u00a0Provide package and assembly process/material interaction expertise to drive engineering improvement and cost saving projects by data collection, analysis and monitoring trends while maintaining robust Q&R. \n \n\u00b7\u00a0Define and monitor a set of quality health indicator for excursion prevention as well as lead in process control & excursion prevention. \n \n\u00b7\u00a0Perform Factory Quality Audits, ensure compliance to Quality Operating Systems \n \n\u00b7\u00a0Reviewing and approving of Change Control for Process and/or Equipment. \n \n\u00b7\u00a0Evaluates, from a reliability standpoint, the materials, properties and techniques used in production \n \n\u00b7\u00a0Core member of Technical Leadership Pipeline (TLP, a programs for high potential technical leaders of Intel Vietnam), deliver Excursion Management, Traceability and Reliability Statistical 101 training to new-hire Engineers and Manufacturing Supervisors. Provide coaching and mentorship for junior Engineers. \n \n\u00b7\u00a0Closely work with Technology Development QRE and Module Engineer on qualifying local suppliers. Senior Quality Assurance Engineer Amway Vietnam Co., Ltd May 2007  \u2013  October 2009  (2 years 6 months) Dong Nai, Viet Nam . Developing the Quality Monitoring Plan for each product. \n \n\u00b7\u00a0Setting up and upgrading new process, documents for the team. \n \n\u00b7\u00a0Cooperating with international specialist on new product application. \n \n\u00b7\u00a0Organizing and participating in internal audit, follow-up corrective actions. \n \n\u00b7\u00a0Providing technical support to solve production/quality problems and QA advice to quality improvement projects. \n \n\u00b7\u00a0Handling customer\u2019s complaint and feedback. \n \n\u00b7\u00a0Successfully set-up ISO 9001 for Amway Vietnam. Senior Quality Assurance Engineer Amway Vietnam Co., Ltd May 2007  \u2013  October 2009  (2 years 6 months) Dong Nai, Viet Nam . Developing the Quality Monitoring Plan for each product. \n \n\u00b7\u00a0Setting up and upgrading new process, documents for the team. \n \n\u00b7\u00a0Cooperating with international specialist on new product application. \n \n\u00b7\u00a0Organizing and participating in internal audit, follow-up corrective actions. \n \n\u00b7\u00a0Providing technical support to solve production/quality problems and QA advice to quality improvement projects. \n \n\u00b7\u00a0Handling customer\u2019s complaint and feedback. \n \n\u00b7\u00a0Successfully set-up ISO 9001 for Amway Vietnam. Lab Engineer Kotiti VietNam Company February 2007  \u2013  May 2007  (4 months) Binh Duong, Viet Nam . Conducting the testing on textile products as customer\u2019s order. \n \n\u00b7\u00a0Maintaining lab equipment and conditions. Lab Engineer Kotiti VietNam Company February 2007  \u2013  May 2007  (4 months) Binh Duong, Viet Nam . Conducting the testing on textile products as customer\u2019s order. \n \n\u00b7\u00a0Maintaining lab equipment and conditions. Skills Semiconductors Electronics Design of Experiments Semiconductor Industry Manufacturing Product Development Failure Analysis Quality Assurance Quality System SPC Six Sigma Testing Skills  Semiconductors Electronics Design of Experiments Semiconductor Industry Manufacturing Product Development Failure Analysis Quality Assurance Quality System SPC Six Sigma Testing Semiconductors Electronics Design of Experiments Semiconductor Industry Manufacturing Product Development Failure Analysis Quality Assurance Quality System SPC Six Sigma Testing Semiconductors Electronics Design of Experiments Semiconductor Industry Manufacturing Product Development Failure Analysis Quality Assurance Quality System SPC Six Sigma Testing Education Ho Chi Minh City University of Technology Bachelor of Engineering (B.E.),  Chemical Engineering 2002  \u2013 2007 Ho Chi Minh City University of Technology Bachelor of Engineering (B.E.),  Chemical Engineering 2002  \u2013 2007 Ho Chi Minh City University of Technology Bachelor of Engineering (B.E.),  Chemical Engineering 2002  \u2013 2007 Ho Chi Minh City University of Technology Bachelor of Engineering (B.E.),  Chemical Engineering 2002  \u2013 2007 ", "Experience Intel Custom Foundry Post-Silicon Quality & Reliability Manager Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR D1DR Quality & Reliability Manager Intel July 2010  \u2013  September 2012  (2 years 3 months) Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  July 2010  (9 years 10 months) Senior Integration Engineer Intel Corporation March 1997  \u2013  October 2000  (3 years 8 months) Intel Custom Foundry Post-Silicon Quality & Reliability Manager Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR Intel Custom Foundry Post-Silicon Quality & Reliability Manager Intel Corporation September 2012  \u2013 Present (3 years) Hillsboro, OR D1DR Quality & Reliability Manager Intel July 2010  \u2013  September 2012  (2 years 3 months) D1DR Quality & Reliability Manager Intel July 2010  \u2013  September 2012  (2 years 3 months) Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  July 2010  (9 years 10 months) Senior Quality & Reliability Engineer Intel Corporation October 2000  \u2013  July 2010  (9 years 10 months) Senior Integration Engineer Intel Corporation March 1997  \u2013  October 2000  (3 years 8 months) Senior Integration Engineer Intel Corporation March 1997  \u2013  October 2000  (3 years 8 months) Education Cornell University PhD,  Chemical Engineering 1991  \u2013 1997 University of Pennsylvania BS,  Chemical Engineering 1987  \u2013 1991 Cornell University PhD,  Chemical Engineering 1991  \u2013 1997 Cornell University PhD,  Chemical Engineering 1991  \u2013 1997 Cornell University PhD,  Chemical Engineering 1991  \u2013 1997 University of Pennsylvania BS,  Chemical Engineering 1987  \u2013 1991 University of Pennsylvania BS,  Chemical Engineering 1987  \u2013 1991 University of Pennsylvania BS,  Chemical Engineering 1987  \u2013 1991 ", "Summary Materials and mechanical engineering research experience in the fields of nanotechnology and microelectronics. Project management, including international and cross-culture experience resulting in multi-million dollar manufacturing cost savings. Summary Materials and mechanical engineering research experience in the fields of nanotechnology and microelectronics. Project management, including international and cross-culture experience resulting in multi-million dollar manufacturing cost savings. Materials and mechanical engineering research experience in the fields of nanotechnology and microelectronics. Project management, including international and cross-culture experience resulting in multi-million dollar manufacturing cost savings. Materials and mechanical engineering research experience in the fields of nanotechnology and microelectronics. Project management, including international and cross-culture experience resulting in multi-million dollar manufacturing cost savings. Experience Senior Quality and Reliability Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Assess the reliability of semiconductor microprocessor packages during technology development and ensure quality in assembly during transition to high volume production. I specifically support products for Intel Custom Foundry built on Intel's industry leading technology. Engineering Instructor Texas A&M University January 2011  \u2013  May 2011  (5 months) College Station, TX Engineering Instructor for Freshman Engineering Fundamentals II Course (ENGR 112). Taught problem solving, design, and computer programming (Labview) skills to Freshman engineering students. NSF Graduate Research Fellow Texas A&M University September 2008  \u2013  May 2011  (2 years 9 months) Advanced Materials Design and Characterization, Surface Science Study focused on effects of Nanoparticles Research Engineer Texas Engineering Experiment Station, TAMU December 2007  \u2013  August 2008  (9 months) Thermal Hydraulics of Nuclear Reactor Research, including Reactor Cavity Cooling Systems and Spray Suppression Studies Student Engineer Industrial Assesment Center 2004  \u2013  2006  (2 years) Provided energy audits for small to medium sized manufacturers in Texas. Prepared engineering recommendations for waste elimination, energy efficiency, and cost deductions for manufacturing operations. Student Coop Engineer Cameron May 2004  \u2013  December 2004  (8 months) Little Rock, Arkansas Area Product Engineering Cooperative education engineer for Orbit Valve Division Senior Quality and Reliability Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Assess the reliability of semiconductor microprocessor packages during technology development and ensure quality in assembly during transition to high volume production. I specifically support products for Intel Custom Foundry built on Intel's industry leading technology. Senior Quality and Reliability Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ Assess the reliability of semiconductor microprocessor packages during technology development and ensure quality in assembly during transition to high volume production. I specifically support products for Intel Custom Foundry built on Intel's industry leading technology. Engineering Instructor Texas A&M University January 2011  \u2013  May 2011  (5 months) College Station, TX Engineering Instructor for Freshman Engineering Fundamentals II Course (ENGR 112). Taught problem solving, design, and computer programming (Labview) skills to Freshman engineering students. Engineering Instructor Texas A&M University January 2011  \u2013  May 2011  (5 months) College Station, TX Engineering Instructor for Freshman Engineering Fundamentals II Course (ENGR 112). Taught problem solving, design, and computer programming (Labview) skills to Freshman engineering students. NSF Graduate Research Fellow Texas A&M University September 2008  \u2013  May 2011  (2 years 9 months) Advanced Materials Design and Characterization, Surface Science Study focused on effects of Nanoparticles NSF Graduate Research Fellow Texas A&M University September 2008  \u2013  May 2011  (2 years 9 months) Advanced Materials Design and Characterization, Surface Science Study focused on effects of Nanoparticles Research Engineer Texas Engineering Experiment Station, TAMU December 2007  \u2013  August 2008  (9 months) Thermal Hydraulics of Nuclear Reactor Research, including Reactor Cavity Cooling Systems and Spray Suppression Studies Research Engineer Texas Engineering Experiment Station, TAMU December 2007  \u2013  August 2008  (9 months) Thermal Hydraulics of Nuclear Reactor Research, including Reactor Cavity Cooling Systems and Spray Suppression Studies Student Engineer Industrial Assesment Center 2004  \u2013  2006  (2 years) Provided energy audits for small to medium sized manufacturers in Texas. Prepared engineering recommendations for waste elimination, energy efficiency, and cost deductions for manufacturing operations. Student Engineer Industrial Assesment Center 2004  \u2013  2006  (2 years) Provided energy audits for small to medium sized manufacturers in Texas. Prepared engineering recommendations for waste elimination, energy efficiency, and cost deductions for manufacturing operations. Student Coop Engineer Cameron May 2004  \u2013  December 2004  (8 months) Little Rock, Arkansas Area Product Engineering Cooperative education engineer for Orbit Valve Division Student Coop Engineer Cameron May 2004  \u2013  December 2004  (8 months) Little Rock, Arkansas Area Product Engineering Cooperative education engineer for Orbit Valve Division Skills Labview Characterization Manufacturing Materials Science Design of Experiments Finite Element Analysis Scanning Electron... Heat Transfer Nanoparticles AFM Solidworks Powder X-ray Diffraction Mechanical Engineering Nanomaterials JMP Energy Efficiency Surface Chemistry Failure Analysis Simulations Engineering Nanotechnology TEM Semiconductors Experimentation XPS Spectroscopy Mechanical Testing SPC Microelectronics EDX Abaqus See 16+ \u00a0 \u00a0 See less Skills  Labview Characterization Manufacturing Materials Science Design of Experiments Finite Element Analysis Scanning Electron... Heat Transfer Nanoparticles AFM Solidworks Powder X-ray Diffraction Mechanical Engineering Nanomaterials JMP Energy Efficiency Surface Chemistry Failure Analysis Simulations Engineering Nanotechnology TEM Semiconductors Experimentation XPS Spectroscopy Mechanical Testing SPC Microelectronics EDX Abaqus See 16+ \u00a0 \u00a0 See less Labview Characterization Manufacturing Materials Science Design of Experiments Finite Element Analysis Scanning Electron... Heat Transfer Nanoparticles AFM Solidworks Powder X-ray Diffraction Mechanical Engineering Nanomaterials JMP Energy Efficiency Surface Chemistry Failure Analysis Simulations Engineering Nanotechnology TEM Semiconductors Experimentation XPS Spectroscopy Mechanical Testing SPC Microelectronics EDX Abaqus See 16+ \u00a0 \u00a0 See less Labview Characterization Manufacturing Materials Science Design of Experiments Finite Element Analysis Scanning Electron... Heat Transfer Nanoparticles AFM Solidworks Powder X-ray Diffraction Mechanical Engineering Nanomaterials JMP Energy Efficiency Surface Chemistry Failure Analysis Simulations Engineering Nanotechnology TEM Semiconductors Experimentation XPS Spectroscopy Mechanical Testing SPC Microelectronics EDX Abaqus See 16+ \u00a0 \u00a0 See less Education Texas A&M University Doctorate,  Mechanical Engineerimg 2008  \u2013 2011 Researched the synthesis of graphene and functionalized nanoparticles through directed self assembly under combined mechanical and chemical influence. Researched tribochemical reactions and authored several peer reviewed articles on interfacial kinetics and material responses. Studied materials science, surface chemistry, and materials synthesis and characterization techniques. Texas A&M University Master of Science (M.S.),  Mechanical Engineering 2006  \u2013 2007 Researched controlled carbon nanotube synthesis using dip-pen nanolithography as a catalysis for CVD reaction. Studies focused on materials synthesis and heat transfer. Texas A&M University Bachelor of Science (B.S.),  Mechanical Engineering 2002  \u2013 2006 Focus on design, materials, and energy engineering. Texas A&M University Doctorate,  Mechanical Engineerimg 2008  \u2013 2011 Researched the synthesis of graphene and functionalized nanoparticles through directed self assembly under combined mechanical and chemical influence. Researched tribochemical reactions and authored several peer reviewed articles on interfacial kinetics and material responses. Studied materials science, surface chemistry, and materials synthesis and characterization techniques. Texas A&M University Doctorate,  Mechanical Engineerimg 2008  \u2013 2011 Researched the synthesis of graphene and functionalized nanoparticles through directed self assembly under combined mechanical and chemical influence. Researched tribochemical reactions and authored several peer reviewed articles on interfacial kinetics and material responses. Studied materials science, surface chemistry, and materials synthesis and characterization techniques. Texas A&M University Doctorate,  Mechanical Engineerimg 2008  \u2013 2011 Researched the synthesis of graphene and functionalized nanoparticles through directed self assembly under combined mechanical and chemical influence. Researched tribochemical reactions and authored several peer reviewed articles on interfacial kinetics and material responses. Studied materials science, surface chemistry, and materials synthesis and characterization techniques. Texas A&M University Master of Science (M.S.),  Mechanical Engineering 2006  \u2013 2007 Researched controlled carbon nanotube synthesis using dip-pen nanolithography as a catalysis for CVD reaction. Studies focused on materials synthesis and heat transfer. Texas A&M University Master of Science (M.S.),  Mechanical Engineering 2006  \u2013 2007 Researched controlled carbon nanotube synthesis using dip-pen nanolithography as a catalysis for CVD reaction. Studies focused on materials synthesis and heat transfer. Texas A&M University Master of Science (M.S.),  Mechanical Engineering 2006  \u2013 2007 Researched controlled carbon nanotube synthesis using dip-pen nanolithography as a catalysis for CVD reaction. Studies focused on materials synthesis and heat transfer. Texas A&M University Bachelor of Science (B.S.),  Mechanical Engineering 2002  \u2013 2006 Focus on design, materials, and energy engineering. Texas A&M University Bachelor of Science (B.S.),  Mechanical Engineering 2002  \u2013 2006 Focus on design, materials, and energy engineering. Texas A&M University Bachelor of Science (B.S.),  Mechanical Engineering 2002  \u2013 2006 Focus on design, materials, and energy engineering. ", "Experience Quality Manager UT-Battelle Oak Ridge National Laboratory October 2009  \u2013 Present (5 years 11 months) Oak Ridge National Laboratory, Oak Ridge, TN Responsible for the strategic planning, implementation, and oversight of the quality management systems (QMS) for the Neutron Sciences Directorate and for the Consortium for the Advanced Simulation of Light Water Reactors (CASL). I oversee the QMS for the Spallation Neutron Source, a $1.4B DOE facility supplying the world's most powerful pulsed neutron beams to cutting-edge researchers. Chief Software Architect Efficience January 2008  \u2013  October 2009  (1 year 10 months) Knoxville, Tennessee Area Oversaw the development of web-based software solutions from start to finish, including gathering of requirements, systems architecture, application design and information architecture, and directing teams of offshore developers to deliver finished products on time and under budget. Initiated and led several efforts to improve operational effectiveness and quality, including instituting source code control, project management staff meetings, unit testing, Agile and Continuous Integration strategies, and tracking of quality metrics. I successfully managed several software projects, spanning a diverse range from a major distributed inventory control system to a Facebook application. In addition to project management, I was also a senior staff member of the company, and had a role in shaping strategic directions and setting policy in all areas of the business, including financial, operational, HR, and marketing. Senior Quality & Reliability Engineer Intel Corporation September 2002  \u2013  January 2008  (5 years 5 months) Hillsboro, Oregon Chief software architect of Intel\u2019s statistical quality and reliability simulation & optimization tools. Developed mathematical models of semiconductor processor behavior, usage and reliability. Led a group which produced, deployed & updated software tools implementing these models company-wide using MS Visual Studio .NET, Office automation, & XML. Designed and implemented business processes to support modeling & simulation efforts within the corporation. Designed & coded a novel object-oriented simulation workshop environment widely used within Intel to optimize cost/risk tradeoffs throughout the product development life cycle. Senior Process Engineer Intel Corporation December 1999  \u2013  September 2002  (2 years 10 months) Hillsboro, Oregon Responsible for interconnect defect reduction during development of Intel\u2019s 130nm and 90nm logic process technologies. Led cross-disciplinary teams tasked with detecting, containing, and finding root-cause solutions to urgent quality & yield problems, under demanding time pressure, in a working fab environment. Both processes set company records for time to manufacturable yields. Worked closely with yield, lithography, etch, process integration, and operations engineers. Postdoc/Staff Scientist Battelle Pacific Northwest National Laboratory January 1996  \u2013  December 1999  (4 years) Led a dual theoretical and experimental research program investigating stimulated surface chemistry using low-energy electron beams. Developed a novel quantum-mechanical theory of electron-solid interactions and coded numerical calculations to compare with experiment.  \nConducted experimental research on electron-beam interactions with thin films of technological and astrophysical relevance. Experience with e-beam sources, time-of-flight and quadrupole mass spectrometry, thermal programmed desorption, and surface imaging using novel techniques. \n\u2022 Received the 1998 M.T. Thomas Outstanding Postdoctoral Fellow award.  \nKey publications: Phys. Rev. Lett. 82, 3348 (1999), Surf. Sci. 451, 31 (2000), Phys. Rev. B 56, 4925 (1997), Nature 394, 554 (1998). Quality Manager UT-Battelle Oak Ridge National Laboratory October 2009  \u2013 Present (5 years 11 months) Oak Ridge National Laboratory, Oak Ridge, TN Responsible for the strategic planning, implementation, and oversight of the quality management systems (QMS) for the Neutron Sciences Directorate and for the Consortium for the Advanced Simulation of Light Water Reactors (CASL). I oversee the QMS for the Spallation Neutron Source, a $1.4B DOE facility supplying the world's most powerful pulsed neutron beams to cutting-edge researchers. Quality Manager UT-Battelle Oak Ridge National Laboratory October 2009  \u2013 Present (5 years 11 months) Oak Ridge National Laboratory, Oak Ridge, TN Responsible for the strategic planning, implementation, and oversight of the quality management systems (QMS) for the Neutron Sciences Directorate and for the Consortium for the Advanced Simulation of Light Water Reactors (CASL). I oversee the QMS for the Spallation Neutron Source, a $1.4B DOE facility supplying the world's most powerful pulsed neutron beams to cutting-edge researchers. Chief Software Architect Efficience January 2008  \u2013  October 2009  (1 year 10 months) Knoxville, Tennessee Area Oversaw the development of web-based software solutions from start to finish, including gathering of requirements, systems architecture, application design and information architecture, and directing teams of offshore developers to deliver finished products on time and under budget. Initiated and led several efforts to improve operational effectiveness and quality, including instituting source code control, project management staff meetings, unit testing, Agile and Continuous Integration strategies, and tracking of quality metrics. I successfully managed several software projects, spanning a diverse range from a major distributed inventory control system to a Facebook application. In addition to project management, I was also a senior staff member of the company, and had a role in shaping strategic directions and setting policy in all areas of the business, including financial, operational, HR, and marketing. Chief Software Architect Efficience January 2008  \u2013  October 2009  (1 year 10 months) Knoxville, Tennessee Area Oversaw the development of web-based software solutions from start to finish, including gathering of requirements, systems architecture, application design and information architecture, and directing teams of offshore developers to deliver finished products on time and under budget. Initiated and led several efforts to improve operational effectiveness and quality, including instituting source code control, project management staff meetings, unit testing, Agile and Continuous Integration strategies, and tracking of quality metrics. I successfully managed several software projects, spanning a diverse range from a major distributed inventory control system to a Facebook application. In addition to project management, I was also a senior staff member of the company, and had a role in shaping strategic directions and setting policy in all areas of the business, including financial, operational, HR, and marketing. Senior Quality & Reliability Engineer Intel Corporation September 2002  \u2013  January 2008  (5 years 5 months) Hillsboro, Oregon Chief software architect of Intel\u2019s statistical quality and reliability simulation & optimization tools. Developed mathematical models of semiconductor processor behavior, usage and reliability. Led a group which produced, deployed & updated software tools implementing these models company-wide using MS Visual Studio .NET, Office automation, & XML. Designed and implemented business processes to support modeling & simulation efforts within the corporation. Designed & coded a novel object-oriented simulation workshop environment widely used within Intel to optimize cost/risk tradeoffs throughout the product development life cycle. Senior Quality & Reliability Engineer Intel Corporation September 2002  \u2013  January 2008  (5 years 5 months) Hillsboro, Oregon Chief software architect of Intel\u2019s statistical quality and reliability simulation & optimization tools. Developed mathematical models of semiconductor processor behavior, usage and reliability. Led a group which produced, deployed & updated software tools implementing these models company-wide using MS Visual Studio .NET, Office automation, & XML. Designed and implemented business processes to support modeling & simulation efforts within the corporation. Designed & coded a novel object-oriented simulation workshop environment widely used within Intel to optimize cost/risk tradeoffs throughout the product development life cycle. Senior Process Engineer Intel Corporation December 1999  \u2013  September 2002  (2 years 10 months) Hillsboro, Oregon Responsible for interconnect defect reduction during development of Intel\u2019s 130nm and 90nm logic process technologies. Led cross-disciplinary teams tasked with detecting, containing, and finding root-cause solutions to urgent quality & yield problems, under demanding time pressure, in a working fab environment. Both processes set company records for time to manufacturable yields. Worked closely with yield, lithography, etch, process integration, and operations engineers. Senior Process Engineer Intel Corporation December 1999  \u2013  September 2002  (2 years 10 months) Hillsboro, Oregon Responsible for interconnect defect reduction during development of Intel\u2019s 130nm and 90nm logic process technologies. Led cross-disciplinary teams tasked with detecting, containing, and finding root-cause solutions to urgent quality & yield problems, under demanding time pressure, in a working fab environment. Both processes set company records for time to manufacturable yields. Worked closely with yield, lithography, etch, process integration, and operations engineers. Postdoc/Staff Scientist Battelle Pacific Northwest National Laboratory January 1996  \u2013  December 1999  (4 years) Led a dual theoretical and experimental research program investigating stimulated surface chemistry using low-energy electron beams. Developed a novel quantum-mechanical theory of electron-solid interactions and coded numerical calculations to compare with experiment.  \nConducted experimental research on electron-beam interactions with thin films of technological and astrophysical relevance. Experience with e-beam sources, time-of-flight and quadrupole mass spectrometry, thermal programmed desorption, and surface imaging using novel techniques. \n\u2022 Received the 1998 M.T. Thomas Outstanding Postdoctoral Fellow award.  \nKey publications: Phys. Rev. Lett. 82, 3348 (1999), Surf. Sci. 451, 31 (2000), Phys. Rev. B 56, 4925 (1997), Nature 394, 554 (1998). Postdoc/Staff Scientist Battelle Pacific Northwest National Laboratory January 1996  \u2013  December 1999  (4 years) Led a dual theoretical and experimental research program investigating stimulated surface chemistry using low-energy electron beams. Developed a novel quantum-mechanical theory of electron-solid interactions and coded numerical calculations to compare with experiment.  \nConducted experimental research on electron-beam interactions with thin films of technological and astrophysical relevance. Experience with e-beam sources, time-of-flight and quadrupole mass spectrometry, thermal programmed desorption, and surface imaging using novel techniques. \n\u2022 Received the 1998 M.T. Thomas Outstanding Postdoctoral Fellow award.  \nKey publications: Phys. Rev. Lett. 82, 3348 (1999), Surf. Sci. 451, 31 (2000), Phys. Rev. B 56, 4925 (1997), Nature 394, 554 (1998). Skills Requirements Analysis Agile Science DOE Simulation Data Analysis SPC Process Improvement Process Engineering Quality Assurance Programming Software Development Quality Management Research Scrum Agile Project Management Strategic Thinking NQA-1 Iso 9000 Design of Experiments Simulations Agile Methodologies Semiconductors Thin Films Numerical Analysis Characterization Program Management See 12+ \u00a0 \u00a0 See less Skills  Requirements Analysis Agile Science DOE Simulation Data Analysis SPC Process Improvement Process Engineering Quality Assurance Programming Software Development Quality Management Research Scrum Agile Project Management Strategic Thinking NQA-1 Iso 9000 Design of Experiments Simulations Agile Methodologies Semiconductors Thin Films Numerical Analysis Characterization Program Management See 12+ \u00a0 \u00a0 See less Requirements Analysis Agile Science DOE Simulation Data Analysis SPC Process Improvement Process Engineering Quality Assurance Programming Software Development Quality Management Research Scrum Agile Project Management Strategic Thinking NQA-1 Iso 9000 Design of Experiments Simulations Agile Methodologies Semiconductors Thin Films Numerical Analysis Characterization Program Management See 12+ \u00a0 \u00a0 See less Requirements Analysis Agile Science DOE Simulation Data Analysis SPC Process Improvement Process Engineering Quality Assurance Programming Software Development Quality Management Research Scrum Agile Project Management Strategic Thinking NQA-1 Iso 9000 Design of Experiments Simulations Agile Methodologies Semiconductors Thin Films Numerical Analysis Characterization Program Management See 12+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign PhD,  Physics 1990  \u2013 1995 Performed experiments to probe the atomic structure of semiconductor surfaces and interfaces. Techniques used included photoemission, RHEED, AES, STM, and XRD. Experience with MBE/CVD growth and characterization of Si, Ge, GaAs, GaSb, InSb, AlN, and thin SiOx/Si layers. Developed software for quantitative analysis of complex data sets.  \n\u2022Nominated for the 1995 SRC Outstanding Graduate Student award. \n\u2022Key publications: Phys. Rev. Lett. 73, 3117 (1994), PRL 75, 2043 (1995), PRL 77, 2758 (1996). University of Missouri-Rolla BS,  Physics 1986  \u2013 1990 University of Illinois at Urbana-Champaign PhD,  Physics 1990  \u2013 1995 Performed experiments to probe the atomic structure of semiconductor surfaces and interfaces. Techniques used included photoemission, RHEED, AES, STM, and XRD. Experience with MBE/CVD growth and characterization of Si, Ge, GaAs, GaSb, InSb, AlN, and thin SiOx/Si layers. Developed software for quantitative analysis of complex data sets.  \n\u2022Nominated for the 1995 SRC Outstanding Graduate Student award. \n\u2022Key publications: Phys. Rev. Lett. 73, 3117 (1994), PRL 75, 2043 (1995), PRL 77, 2758 (1996). University of Illinois at Urbana-Champaign PhD,  Physics 1990  \u2013 1995 Performed experiments to probe the atomic structure of semiconductor surfaces and interfaces. Techniques used included photoemission, RHEED, AES, STM, and XRD. Experience with MBE/CVD growth and characterization of Si, Ge, GaAs, GaSb, InSb, AlN, and thin SiOx/Si layers. Developed software for quantitative analysis of complex data sets.  \n\u2022Nominated for the 1995 SRC Outstanding Graduate Student award. \n\u2022Key publications: Phys. Rev. Lett. 73, 3117 (1994), PRL 75, 2043 (1995), PRL 77, 2758 (1996). University of Illinois at Urbana-Champaign PhD,  Physics 1990  \u2013 1995 Performed experiments to probe the atomic structure of semiconductor surfaces and interfaces. Techniques used included photoemission, RHEED, AES, STM, and XRD. Experience with MBE/CVD growth and characterization of Si, Ge, GaAs, GaSb, InSb, AlN, and thin SiOx/Si layers. Developed software for quantitative analysis of complex data sets.  \n\u2022Nominated for the 1995 SRC Outstanding Graduate Student award. \n\u2022Key publications: Phys. Rev. Lett. 73, 3117 (1994), PRL 75, 2043 (1995), PRL 77, 2758 (1996). University of Missouri-Rolla BS,  Physics 1986  \u2013 1990 University of Missouri-Rolla BS,  Physics 1986  \u2013 1990 University of Missouri-Rolla BS,  Physics 1986  \u2013 1990 ", "Summary Experienced Product Engineer in ramping products to high volume manufacturing. Emphasis on New production introduction, Reliability chip qualification, and Customer quality and systems across diverse product families using both ATE and System level environments Summary Experienced Product Engineer in ramping products to high volume manufacturing. Emphasis on New production introduction, Reliability chip qualification, and Customer quality and systems across diverse product families using both ATE and System level environments Experienced Product Engineer in ramping products to high volume manufacturing. Emphasis on New production introduction, Reliability chip qualification, and Customer quality and systems across diverse product families using both ATE and System level environments Experienced Product Engineer in ramping products to high volume manufacturing. Emphasis on New production introduction, Reliability chip qualification, and Customer quality and systems across diverse product families using both ATE and System level environments Experience Staff Product engineer Qualcomm February 2012  \u2013  2015  (3 years) San Francisco Bay Area  New Product Introduction (Small Cell, Wi-Fi and Powerline Products):  \n\u2022\tDrove timely execution and successful completion of NPI and Reliability Qualification (AEC-Q100) for Wi-Fi and Powerline chips for automotive market \n\u2022\tWorked on all aspects of new product introduction including new silicon debug, tester and bench characterization, yield analysis, test correlation between System and ATE and test time reduction. Used Agilent testers to collect and analyze data \n\u2022\tCollaborated with internal teams to complete the DPPM correlation on split and typical lots. Drove resolution of DPPM fails with DFT/ATE with the addition of new patterns at FT to screen failures \n\u2022\tProvided debug support to vendors to resolve issues related to ESD/LU/HTOL setup, test and execution \n\u2022\tHandled all aspects of HTOL stress including board design, debug and stress completion across several chips \n\u2022\tOwned resolution and risk assessment of all stress failures with Reliability Engineer during chip qualification \n\u2022\tFull responsibility for split (Fmax and Vmin) characterization and factory ramp on the First Small Cell product \n\u2022\tOwned Iddq characterization at the wafer and package level for determining test limits and minimizing yield loss \n \nAssembly/Test and Manufacturing:  \n\u2022\tManaged all activities with external SATs to ramp chips in production. Critical items included ATE test program correlation and release, Gage R&R analysis, establishing yield targets and QA sampling plans \n\u2022\tMonitored production yields at wafer sort, final test and system level test to identify main failure modes and work with process/test/quality teams for test time and yield improvement  \n\u2022\tManaged the timely execution and completion of all qualification activities and drove closure of issues with worldwide internal teams (Reliability, System, T Senior Product Engineer NVIDIA October 2001  \u2013  February 2012  (10 years 5 months) San Francisco Bay Area New Product introduction on several generations of graphics chips from first silicon, debug, characterization across voltage/temp, chip qualification, initial customer samplings and high volume production on both ATE/system environments \n \nESD/LU stress owner for several chip families. Responsible for hardware, qual execution, failure resolution and risk assessment of all failures \n \nWorked with global teams including SATS to release products to production. Provided ongoing support and direction for improving production yields, test time reduction, and meeting cost goals \n \nStrong data analysis skills using Datapower, JMP, ACME ACE, and excel for yield analysis and improvements, limit setting @ FT/WS and reliability stress pre/post data analysis \n \nOwned the resolution of all customer returns on the product segment with the quality and reliability teams. Responsible for developing flows to validate fails, all aspects of data collection at the ATE/system level, risk assessments and corrective actions. Senior Quality and Reliability Engineer Intel Corporation July 1993  \u2013  October 2001  (8 years 4 months) San Francisco Bay Area Product Owner for Reliability Qualification across several Pentium Chip families (Mobile & server) \n \nResponsible for hardware design, checkout and stress readiness for ESD/LU/Burn-in & HAST for qualification \n \nOwned risk assessment and resolution of all stress failures before product qualification \n \nDrove the successful production ramp of processors and made sure that the corporate quality goals were met for introduction with regards to DPPM, Production Burn-in and test times \n \nProvided ongoing support for process/assembly excursions and drove corrective actions \n \nChaired a cross functional group across quality/PE/system to develop customer return flows for failure validation, rootcause analysis and feedback loop to manufacturing and customers \n \nBellcore, Weibull and Mil-HDBK 217F Reliability Models for sampling and failure rate estimations. \n \nCAD Tool Owner for next generation Itanium Processors: \n\u2022\tReliability tool owner for Electromigration (EM)/Self Heat (SH) modules. \n\u2022\tDevelop, debug and maintain the Reliability flows for EM/SH \n\u2022\tDevelop Perl scripts to improve, change & modify design flows \n\u2022\tInstall the tools and other scripts necessary for tool usage Staff Product engineer Qualcomm February 2012  \u2013  2015  (3 years) San Francisco Bay Area  New Product Introduction (Small Cell, Wi-Fi and Powerline Products):  \n\u2022\tDrove timely execution and successful completion of NPI and Reliability Qualification (AEC-Q100) for Wi-Fi and Powerline chips for automotive market \n\u2022\tWorked on all aspects of new product introduction including new silicon debug, tester and bench characterization, yield analysis, test correlation between System and ATE and test time reduction. Used Agilent testers to collect and analyze data \n\u2022\tCollaborated with internal teams to complete the DPPM correlation on split and typical lots. Drove resolution of DPPM fails with DFT/ATE with the addition of new patterns at FT to screen failures \n\u2022\tProvided debug support to vendors to resolve issues related to ESD/LU/HTOL setup, test and execution \n\u2022\tHandled all aspects of HTOL stress including board design, debug and stress completion across several chips \n\u2022\tOwned resolution and risk assessment of all stress failures with Reliability Engineer during chip qualification \n\u2022\tFull responsibility for split (Fmax and Vmin) characterization and factory ramp on the First Small Cell product \n\u2022\tOwned Iddq characterization at the wafer and package level for determining test limits and minimizing yield loss \n \nAssembly/Test and Manufacturing:  \n\u2022\tManaged all activities with external SATs to ramp chips in production. Critical items included ATE test program correlation and release, Gage R&R analysis, establishing yield targets and QA sampling plans \n\u2022\tMonitored production yields at wafer sort, final test and system level test to identify main failure modes and work with process/test/quality teams for test time and yield improvement  \n\u2022\tManaged the timely execution and completion of all qualification activities and drove closure of issues with worldwide internal teams (Reliability, System, T Staff Product engineer Qualcomm February 2012  \u2013  2015  (3 years) San Francisco Bay Area  New Product Introduction (Small Cell, Wi-Fi and Powerline Products):  \n\u2022\tDrove timely execution and successful completion of NPI and Reliability Qualification (AEC-Q100) for Wi-Fi and Powerline chips for automotive market \n\u2022\tWorked on all aspects of new product introduction including new silicon debug, tester and bench characterization, yield analysis, test correlation between System and ATE and test time reduction. Used Agilent testers to collect and analyze data \n\u2022\tCollaborated with internal teams to complete the DPPM correlation on split and typical lots. Drove resolution of DPPM fails with DFT/ATE with the addition of new patterns at FT to screen failures \n\u2022\tProvided debug support to vendors to resolve issues related to ESD/LU/HTOL setup, test and execution \n\u2022\tHandled all aspects of HTOL stress including board design, debug and stress completion across several chips \n\u2022\tOwned resolution and risk assessment of all stress failures with Reliability Engineer during chip qualification \n\u2022\tFull responsibility for split (Fmax and Vmin) characterization and factory ramp on the First Small Cell product \n\u2022\tOwned Iddq characterization at the wafer and package level for determining test limits and minimizing yield loss \n \nAssembly/Test and Manufacturing:  \n\u2022\tManaged all activities with external SATs to ramp chips in production. Critical items included ATE test program correlation and release, Gage R&R analysis, establishing yield targets and QA sampling plans \n\u2022\tMonitored production yields at wafer sort, final test and system level test to identify main failure modes and work with process/test/quality teams for test time and yield improvement  \n\u2022\tManaged the timely execution and completion of all qualification activities and drove closure of issues with worldwide internal teams (Reliability, System, T Senior Product Engineer NVIDIA October 2001  \u2013  February 2012  (10 years 5 months) San Francisco Bay Area New Product introduction on several generations of graphics chips from first silicon, debug, characterization across voltage/temp, chip qualification, initial customer samplings and high volume production on both ATE/system environments \n \nESD/LU stress owner for several chip families. Responsible for hardware, qual execution, failure resolution and risk assessment of all failures \n \nWorked with global teams including SATS to release products to production. Provided ongoing support and direction for improving production yields, test time reduction, and meeting cost goals \n \nStrong data analysis skills using Datapower, JMP, ACME ACE, and excel for yield analysis and improvements, limit setting @ FT/WS and reliability stress pre/post data analysis \n \nOwned the resolution of all customer returns on the product segment with the quality and reliability teams. Responsible for developing flows to validate fails, all aspects of data collection at the ATE/system level, risk assessments and corrective actions. Senior Product Engineer NVIDIA October 2001  \u2013  February 2012  (10 years 5 months) San Francisco Bay Area New Product introduction on several generations of graphics chips from first silicon, debug, characterization across voltage/temp, chip qualification, initial customer samplings and high volume production on both ATE/system environments \n \nESD/LU stress owner for several chip families. Responsible for hardware, qual execution, failure resolution and risk assessment of all failures \n \nWorked with global teams including SATS to release products to production. Provided ongoing support and direction for improving production yields, test time reduction, and meeting cost goals \n \nStrong data analysis skills using Datapower, JMP, ACME ACE, and excel for yield analysis and improvements, limit setting @ FT/WS and reliability stress pre/post data analysis \n \nOwned the resolution of all customer returns on the product segment with the quality and reliability teams. Responsible for developing flows to validate fails, all aspects of data collection at the ATE/system level, risk assessments and corrective actions. Senior Quality and Reliability Engineer Intel Corporation July 1993  \u2013  October 2001  (8 years 4 months) San Francisco Bay Area Product Owner for Reliability Qualification across several Pentium Chip families (Mobile & server) \n \nResponsible for hardware design, checkout and stress readiness for ESD/LU/Burn-in & HAST for qualification \n \nOwned risk assessment and resolution of all stress failures before product qualification \n \nDrove the successful production ramp of processors and made sure that the corporate quality goals were met for introduction with regards to DPPM, Production Burn-in and test times \n \nProvided ongoing support for process/assembly excursions and drove corrective actions \n \nChaired a cross functional group across quality/PE/system to develop customer return flows for failure validation, rootcause analysis and feedback loop to manufacturing and customers \n \nBellcore, Weibull and Mil-HDBK 217F Reliability Models for sampling and failure rate estimations. \n \nCAD Tool Owner for next generation Itanium Processors: \n\u2022\tReliability tool owner for Electromigration (EM)/Self Heat (SH) modules. \n\u2022\tDevelop, debug and maintain the Reliability flows for EM/SH \n\u2022\tDevelop Perl scripts to improve, change & modify design flows \n\u2022\tInstall the tools and other scripts necessary for tool usage Senior Quality and Reliability Engineer Intel Corporation July 1993  \u2013  October 2001  (8 years 4 months) San Francisco Bay Area Product Owner for Reliability Qualification across several Pentium Chip families (Mobile & server) \n \nResponsible for hardware design, checkout and stress readiness for ESD/LU/Burn-in & HAST for qualification \n \nOwned risk assessment and resolution of all stress failures before product qualification \n \nDrove the successful production ramp of processors and made sure that the corporate quality goals were met for introduction with regards to DPPM, Production Burn-in and test times \n \nProvided ongoing support for process/assembly excursions and drove corrective actions \n \nChaired a cross functional group across quality/PE/system to develop customer return flows for failure validation, rootcause analysis and feedback loop to manufacturing and customers \n \nBellcore, Weibull and Mil-HDBK 217F Reliability Models for sampling and failure rate estimations. \n \nCAD Tool Owner for next generation Itanium Processors: \n\u2022\tReliability tool owner for Electromigration (EM)/Self Heat (SH) modules. \n\u2022\tDevelop, debug and maintain the Reliability flows for EM/SH \n\u2022\tDevelop Perl scripts to improve, change & modify design flows \n\u2022\tInstall the tools and other scripts necessary for tool usage Skills ASIC Cross-functional Team... SoC Product Engineering Semiconductors IC Debugging Electronics Verilog Mixed Signal Semiconductor Industry Product Management Embedded Systems Engineering Management Skills  ASIC Cross-functional Team... SoC Product Engineering Semiconductors IC Debugging Electronics Verilog Mixed Signal Semiconductor Industry Product Management Embedded Systems Engineering Management ASIC Cross-functional Team... SoC Product Engineering Semiconductors IC Debugging Electronics Verilog Mixed Signal Semiconductor Industry Product Management Embedded Systems Engineering Management ASIC Cross-functional Team... SoC Product Engineering Semiconductors IC Debugging Electronics Verilog Mixed Signal Semiconductor Industry Product Management Embedded Systems Engineering Management Education Louisiana State University Master's Degree,  Electrical and Electronics Engineering Louisiana State University Master's Degree,  Electrical and Electronics Engineering Louisiana State University Master's Degree,  Electrical and Electronics Engineering Louisiana State University Master's Degree,  Electrical and Electronics Engineering ", "Experience Senior Quality and Reliability Engineer Intel Corporation 2005  \u2013 Present (10 years) Senior Quality and Reliability Engineer Intel Corporation 2005  \u2013 Present (10 years) Senior Quality and Reliability Engineer Intel Corporation 2005  \u2013 Present (10 years) Skills SoC Design of Experiments Semiconductors IC ASIC Skills  SoC Design of Experiments Semiconductors IC ASIC SoC Design of Experiments Semiconductors IC ASIC SoC Design of Experiments Semiconductors IC ASIC Education University of Arizona Doctor of Philosophy (PhD),  Electrical and Computer Engineering University of Arizona Doctor of Philosophy (PhD),  Electrical and Computer Engineering University of Arizona Doctor of Philosophy (PhD),  Electrical and Computer Engineering University of Arizona Doctor of Philosophy (PhD),  Electrical and Computer Engineering ", "Summary Software Development Management, Technology Development, Software and Systems Architecture, Design and Implementation, Software Quality Improvement. Not limited to any particular set of industries but have worked in Telecom, Applications software, Embedded Systems, Financial, Semiconductors. Summary Software Development Management, Technology Development, Software and Systems Architecture, Design and Implementation, Software Quality Improvement. Not limited to any particular set of industries but have worked in Telecom, Applications software, Embedded Systems, Financial, Semiconductors. Software Development Management, Technology Development, Software and Systems Architecture, Design and Implementation, Software Quality Improvement. Not limited to any particular set of industries but have worked in Telecom, Applications software, Embedded Systems, Financial, Semiconductors. Software Development Management, Technology Development, Software and Systems Architecture, Design and Implementation, Software Quality Improvement. Not limited to any particular set of industries but have worked in Telecom, Applications software, Embedded Systems, Financial, Semiconductors. Experience Founder & CEO Quident Inc. November 2014  \u2013 Present (10 months) Plano, Texas Vice President, Engineering TransCloud Networks January 2013  \u2013  March 2014  (1 year 3 months) DFW Area, Texas www.transcloudnetworks.com Manager, Software Development Cisco Systems January 2000  \u2013  June 2009  (9 years 6 months) Managed team of software developers responsible for the foundation (platform) code (C/C++) of the BTS10200 VoIP SoftSwitch. Also was lead technical architect of the platform software of the system and of the redundancy/high availability architecture of the whole system. Senior Manager IPCell Technologies 1999  \u2013  2000  (1 year) Startup company, acquired by Cisco Systems in 2000 (See Cisco Systems). Led team of software developers responsible for the foundation (platform) code of the VoIP SoftSwitch. Principal Staff Engineer NEC America, Inc. January 1996  \u2013  November 1999  (3 years 11 months) Irving, Texas Team Lead, User Interface Development for wireless phones. Member of Technical Staff AT&T Bell Labortories June 1985  \u2013  November 1996  (11 years 6 months) Naperville, IL Started as Analog and mixed signal Designer on Line Interface Circuits, 5ESS switch \nMoved on to Switching Module Processor Design for 5ESS switch \nMoved from hardware to software - developed OO code in C++ for 5ESS switch configurator Owner & President Offe Enterprises May 1988  \u2013  May 1994  (6 years 1 month) Naperville, IL Developer of Graphics Software Senior Quality/Reliability Engineer Intel Corporation June 1982  \u2013  June 1985  (3 years 1 month) Chandler, AZ Software: Developed EPROM failure analysis software with graphical output on DOS/PC, Reliability prediction software on DOS/PC (Pascal + Assembly Language).  \nQA: Responsible for outgoing quality/reliability of Intel\u2019s EPROM based microcontrollers. Founder & CEO Quident Inc. November 2014  \u2013 Present (10 months) Plano, Texas Founder & CEO Quident Inc. November 2014  \u2013 Present (10 months) Plano, Texas Vice President, Engineering TransCloud Networks January 2013  \u2013  March 2014  (1 year 3 months) DFW Area, Texas www.transcloudnetworks.com Vice President, Engineering TransCloud Networks January 2013  \u2013  March 2014  (1 year 3 months) DFW Area, Texas www.transcloudnetworks.com Manager, Software Development Cisco Systems January 2000  \u2013  June 2009  (9 years 6 months) Managed team of software developers responsible for the foundation (platform) code (C/C++) of the BTS10200 VoIP SoftSwitch. Also was lead technical architect of the platform software of the system and of the redundancy/high availability architecture of the whole system. Manager, Software Development Cisco Systems January 2000  \u2013  June 2009  (9 years 6 months) Managed team of software developers responsible for the foundation (platform) code (C/C++) of the BTS10200 VoIP SoftSwitch. Also was lead technical architect of the platform software of the system and of the redundancy/high availability architecture of the whole system. Senior Manager IPCell Technologies 1999  \u2013  2000  (1 year) Startup company, acquired by Cisco Systems in 2000 (See Cisco Systems). Led team of software developers responsible for the foundation (platform) code of the VoIP SoftSwitch. Senior Manager IPCell Technologies 1999  \u2013  2000  (1 year) Startup company, acquired by Cisco Systems in 2000 (See Cisco Systems). Led team of software developers responsible for the foundation (platform) code of the VoIP SoftSwitch. Principal Staff Engineer NEC America, Inc. January 1996  \u2013  November 1999  (3 years 11 months) Irving, Texas Team Lead, User Interface Development for wireless phones. Principal Staff Engineer NEC America, Inc. January 1996  \u2013  November 1999  (3 years 11 months) Irving, Texas Team Lead, User Interface Development for wireless phones. Member of Technical Staff AT&T Bell Labortories June 1985  \u2013  November 1996  (11 years 6 months) Naperville, IL Started as Analog and mixed signal Designer on Line Interface Circuits, 5ESS switch \nMoved on to Switching Module Processor Design for 5ESS switch \nMoved from hardware to software - developed OO code in C++ for 5ESS switch configurator Member of Technical Staff AT&T Bell Labortories June 1985  \u2013  November 1996  (11 years 6 months) Naperville, IL Started as Analog and mixed signal Designer on Line Interface Circuits, 5ESS switch \nMoved on to Switching Module Processor Design for 5ESS switch \nMoved from hardware to software - developed OO code in C++ for 5ESS switch configurator Owner & President Offe Enterprises May 1988  \u2013  May 1994  (6 years 1 month) Naperville, IL Developer of Graphics Software Owner & President Offe Enterprises May 1988  \u2013  May 1994  (6 years 1 month) Naperville, IL Developer of Graphics Software Senior Quality/Reliability Engineer Intel Corporation June 1982  \u2013  June 1985  (3 years 1 month) Chandler, AZ Software: Developed EPROM failure analysis software with graphical output on DOS/PC, Reliability prediction software on DOS/PC (Pascal + Assembly Language).  \nQA: Responsible for outgoing quality/reliability of Intel\u2019s EPROM based microcontrollers. Senior Quality/Reliability Engineer Intel Corporation June 1982  \u2013  June 1985  (3 years 1 month) Chandler, AZ Software: Developed EPROM failure analysis software with graphical output on DOS/PC, Reliability prediction software on DOS/PC (Pascal + Assembly Language).  \nQA: Responsible for outgoing quality/reliability of Intel\u2019s EPROM based microcontrollers. Languages English Native or bilingual proficiency Malayalam Native or bilingual proficiency Tamil Limited working proficiency Hindi Elementary proficiency English Native or bilingual proficiency Malayalam Native or bilingual proficiency Tamil Limited working proficiency Hindi Elementary proficiency English Native or bilingual proficiency Malayalam Native or bilingual proficiency Tamil Limited working proficiency Hindi Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Limited working proficiency Elementary proficiency Skills Telecommunications VoIP High Availability Software Team Management Software Development Software Project... Software Architecture Software Design C++ Java TCP/IP HTML PHP Unix Solaris Linux Wireless Switches Graphics Software Start-ups Software Quality Embedded Systems Testing Shell Scripting IP Data Center Cloud Computing System Architecture Virtualization Architecture SS7 Network Security Agile Methodologies Technical Leadership Perl Operating Systems Strategy Software Engineering Project Management SIP Embedded Software Device Drivers Distributed Systems Cisco Technologies Integration Test Automation Mobile Devices Ethernet System Deployment See 34+ \u00a0 \u00a0 See less Skills  Telecommunications VoIP High Availability Software Team Management Software Development Software Project... Software Architecture Software Design C++ Java TCP/IP HTML PHP Unix Solaris Linux Wireless Switches Graphics Software Start-ups Software Quality Embedded Systems Testing Shell Scripting IP Data Center Cloud Computing System Architecture Virtualization Architecture SS7 Network Security Agile Methodologies Technical Leadership Perl Operating Systems Strategy Software Engineering Project Management SIP Embedded Software Device Drivers Distributed Systems Cisco Technologies Integration Test Automation Mobile Devices Ethernet System Deployment See 34+ \u00a0 \u00a0 See less Telecommunications VoIP High Availability Software Team Management Software Development Software Project... Software Architecture Software Design C++ Java TCP/IP HTML PHP Unix Solaris Linux Wireless Switches Graphics Software Start-ups Software Quality Embedded Systems Testing Shell Scripting IP Data Center Cloud Computing System Architecture Virtualization Architecture SS7 Network Security Agile Methodologies Technical Leadership Perl Operating Systems Strategy Software Engineering Project Management SIP Embedded Software Device Drivers Distributed Systems Cisco Technologies Integration Test Automation Mobile Devices Ethernet System Deployment See 34+ \u00a0 \u00a0 See less Telecommunications VoIP High Availability Software Team Management Software Development Software Project... Software Architecture Software Design C++ Java TCP/IP HTML PHP Unix Solaris Linux Wireless Switches Graphics Software Start-ups Software Quality Embedded Systems Testing Shell Scripting IP Data Center Cloud Computing System Architecture Virtualization Architecture SS7 Network Security Agile Methodologies Technical Leadership Perl Operating Systems Strategy Software Engineering Project Management SIP Embedded Software Device Drivers Distributed Systems Cisco Technologies Integration Test Automation Mobile Devices Ethernet System Deployment See 34+ \u00a0 \u00a0 See less Education Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering , 3.99/4.00 1980  \u2013 1982 Indian Institute of Technology, Madras B.Tech,  Electronics 1975  \u2013 1980 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering , 3.99/4.00 1980  \u2013 1982 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering , 3.99/4.00 1980  \u2013 1982 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering , 3.99/4.00 1980  \u2013 1982 Indian Institute of Technology, Madras B.Tech,  Electronics 1975  \u2013 1980 Indian Institute of Technology, Madras B.Tech,  Electronics 1975  \u2013 1980 Indian Institute of Technology, Madras B.Tech,  Electronics 1975  \u2013 1980 Honors & Awards Additional Honors & Awards * Manager of first team on BTS at Cisco to a) achieve 100% on code review, static-analysis and unit-test (phase containment) initiative and maintain for over 12 months (was given special recognition by external ISO auditors) \n \n* Manager of first team to achieve reduce static analysis warning to zero via tools such as Klocwork and lint \n \n* Manager of first team to achieve backlog of ZERO defect count in the software on BTS in Cisco. \n \n* Special recognition award from Cisco Advanced Services for contributions \n \n* Special award for implementation of redundancy in BTS10200 \n \n* Many Cisco Achievement Program awards for extraordinary contributions \n \n* Third rank nation-wide in the All India Higher Secondary Examination \n \n* Fifth rank nation-wide in the All India National Science Talent Search  \n \n* Top 1% in GRE Mathematics (worldwide) \n \n* Top 1% in Advanced GRE in Engineering (worldwide) Additional Honors & Awards * Manager of first team on BTS at Cisco to a) achieve 100% on code review, static-analysis and unit-test (phase containment) initiative and maintain for over 12 months (was given special recognition by external ISO auditors) \n \n* Manager of first team to achieve reduce static analysis warning to zero via tools such as Klocwork and lint \n \n* Manager of first team to achieve backlog of ZERO defect count in the software on BTS in Cisco. \n \n* Special recognition award from Cisco Advanced Services for contributions \n \n* Special award for implementation of redundancy in BTS10200 \n \n* Many Cisco Achievement Program awards for extraordinary contributions \n \n* Third rank nation-wide in the All India Higher Secondary Examination \n \n* Fifth rank nation-wide in the All India National Science Talent Search  \n \n* Top 1% in GRE Mathematics (worldwide) \n \n* Top 1% in Advanced GRE in Engineering (worldwide) Additional Honors & Awards * Manager of first team on BTS at Cisco to a) achieve 100% on code review, static-analysis and unit-test (phase containment) initiative and maintain for over 12 months (was given special recognition by external ISO auditors) \n \n* Manager of first team to achieve reduce static analysis warning to zero via tools such as Klocwork and lint \n \n* Manager of first team to achieve backlog of ZERO defect count in the software on BTS in Cisco. \n \n* Special recognition award from Cisco Advanced Services for contributions \n \n* Special award for implementation of redundancy in BTS10200 \n \n* Many Cisco Achievement Program awards for extraordinary contributions \n \n* Third rank nation-wide in the All India Higher Secondary Examination \n \n* Fifth rank nation-wide in the All India National Science Talent Search  \n \n* Top 1% in GRE Mathematics (worldwide) \n \n* Top 1% in Advanced GRE in Engineering (worldwide) Additional Honors & Awards * Manager of first team on BTS at Cisco to a) achieve 100% on code review, static-analysis and unit-test (phase containment) initiative and maintain for over 12 months (was given special recognition by external ISO auditors) \n \n* Manager of first team to achieve reduce static analysis warning to zero via tools such as Klocwork and lint \n \n* Manager of first team to achieve backlog of ZERO defect count in the software on BTS in Cisco. \n \n* Special recognition award from Cisco Advanced Services for contributions \n \n* Special award for implementation of redundancy in BTS10200 \n \n* Many Cisco Achievement Program awards for extraordinary contributions \n \n* Third rank nation-wide in the All India Higher Secondary Examination \n \n* Fifth rank nation-wide in the All India National Science Talent Search  \n \n* Top 1% in GRE Mathematics (worldwide) \n \n* Top 1% in Advanced GRE in Engineering (worldwide) ", "Summary Highly skilled Electronics Engineering Technologist with broad and progressive experiences in electronics manufacturing technology, quality assurance, test development and failure analysis. Specialties:Device test characterization, Quality Assurance, Reliability Engineering, Failure Analysis, Discrete and Integrated Semiconductors, RF Parametric Testing, GPIB Instrument Networking, Patent Search and Analysis Summary Highly skilled Electronics Engineering Technologist with broad and progressive experiences in electronics manufacturing technology, quality assurance, test development and failure analysis. Specialties:Device test characterization, Quality Assurance, Reliability Engineering, Failure Analysis, Discrete and Integrated Semiconductors, RF Parametric Testing, GPIB Instrument Networking, Patent Search and Analysis Highly skilled Electronics Engineering Technologist with broad and progressive experiences in electronics manufacturing technology, quality assurance, test development and failure analysis. Specialties:Device test characterization, Quality Assurance, Reliability Engineering, Failure Analysis, Discrete and Integrated Semiconductors, RF Parametric Testing, GPIB Instrument Networking, Patent Search and Analysis Highly skilled Electronics Engineering Technologist with broad and progressive experiences in electronics manufacturing technology, quality assurance, test development and failure analysis. Specialties:Device test characterization, Quality Assurance, Reliability Engineering, Failure Analysis, Discrete and Integrated Semiconductors, RF Parametric Testing, GPIB Instrument Networking, Patent Search and Analysis Experience Senior Patent Analyst Emerson Electric Co. November 2007  \u2013 Present (7 years 10 months) Recruited to establish and manage a patent analysis team for the company. Collaborate with inventors to assess patentability of company inventions. Design and implement accurate search items and update search to reflect changing business priorities. Construct effective monitors for newly issued patents and identify patents of interest to inventors. Senior Quality and Reliability Engineer Intel Corporation June 1995  \u2013  October 2007  (12 years 5 months) Promoted to lead the Flash memory product Quality and Reliability Engineering team. Ensured products and processes meet ISO9001 standards and fulfill quality and reliability goals prior release for production. Engage with product test engineers on ensuring test manufacturability and quality. Proactively assigned competent resources to meet workflow needs in manufacturing excursion management. Created project documentations, people development plans and failure analysis bluebooks. . Senior Quality Assurance Engineer Philips Semiconductors December 1988  \u2013  June 1995  (6 years 7 months) Recruited to own quality assurance for the latest line of RF transistors, hybrid modules and passive devices such as circulators, isolators and couplers. Evaluate test hardware and develop test software. Created generic RF test program and successfully deploy them for production use. Deploy control plans for assembly and test production processes. Ensure production line meets ISO9001 standards. Engage with ISO auditors during periodic factory audit sessions. Senior Patent Analyst Emerson Electric Co. November 2007  \u2013 Present (7 years 10 months) Recruited to establish and manage a patent analysis team for the company. Collaborate with inventors to assess patentability of company inventions. Design and implement accurate search items and update search to reflect changing business priorities. Construct effective monitors for newly issued patents and identify patents of interest to inventors. Senior Patent Analyst Emerson Electric Co. November 2007  \u2013 Present (7 years 10 months) Recruited to establish and manage a patent analysis team for the company. Collaborate with inventors to assess patentability of company inventions. Design and implement accurate search items and update search to reflect changing business priorities. Construct effective monitors for newly issued patents and identify patents of interest to inventors. Senior Quality and Reliability Engineer Intel Corporation June 1995  \u2013  October 2007  (12 years 5 months) Promoted to lead the Flash memory product Quality and Reliability Engineering team. Ensured products and processes meet ISO9001 standards and fulfill quality and reliability goals prior release for production. Engage with product test engineers on ensuring test manufacturability and quality. Proactively assigned competent resources to meet workflow needs in manufacturing excursion management. Created project documentations, people development plans and failure analysis bluebooks. . Senior Quality and Reliability Engineer Intel Corporation June 1995  \u2013  October 2007  (12 years 5 months) Promoted to lead the Flash memory product Quality and Reliability Engineering team. Ensured products and processes meet ISO9001 standards and fulfill quality and reliability goals prior release for production. Engage with product test engineers on ensuring test manufacturability and quality. Proactively assigned competent resources to meet workflow needs in manufacturing excursion management. Created project documentations, people development plans and failure analysis bluebooks. . Senior Quality Assurance Engineer Philips Semiconductors December 1988  \u2013  June 1995  (6 years 7 months) Recruited to own quality assurance for the latest line of RF transistors, hybrid modules and passive devices such as circulators, isolators and couplers. Evaluate test hardware and develop test software. Created generic RF test program and successfully deploy them for production use. Deploy control plans for assembly and test production processes. Ensure production line meets ISO9001 standards. Engage with ISO auditors during periodic factory audit sessions. Senior Quality Assurance Engineer Philips Semiconductors December 1988  \u2013  June 1995  (6 years 7 months) Recruited to own quality assurance for the latest line of RF transistors, hybrid modules and passive devices such as circulators, isolators and couplers. Evaluate test hardware and develop test software. Created generic RF test program and successfully deploy them for production use. Deploy control plans for assembly and test production processes. Ensure production line meets ISO9001 standards. Engage with ISO auditors during periodic factory audit sessions. Education University of Santo Tomas Bachelor of Science,  Electronics and Communication Engineering 1987 1987 ECE Board examination topnotcher Grace Christian High School 1972  \u2013 1982 University of Santo Tomas Bachelor of Science,  Electronics and Communication Engineering 1987 1987 ECE Board examination topnotcher University of Santo Tomas Bachelor of Science,  Electronics and Communication Engineering 1987 1987 ECE Board examination topnotcher University of Santo Tomas Bachelor of Science,  Electronics and Communication Engineering 1987 1987 ECE Board examination topnotcher Grace Christian High School 1972  \u2013 1982 Grace Christian High School 1972  \u2013 1982 Grace Christian High School 1972  \u2013 1982 ", "Summary A dedicated and passion engineer who has been looking for challenging engineering tasks, putting up all the knowledge to solve the problems through continuous learning and instilling the right management culture to achieve those goals of yield, manufacturability, cost and quality.  Summary A dedicated and passion engineer who has been looking for challenging engineering tasks, putting up all the knowledge to solve the problems through continuous learning and instilling the right management culture to achieve those goals of yield, manufacturability, cost and quality.  A dedicated and passion engineer who has been looking for challenging engineering tasks, putting up all the knowledge to solve the problems through continuous learning and instilling the right management culture to achieve those goals of yield, manufacturability, cost and quality.  A dedicated and passion engineer who has been looking for challenging engineering tasks, putting up all the knowledge to solve the problems through continuous learning and instilling the right management culture to achieve those goals of yield, manufacturability, cost and quality.  Experience Senior Staff Quality Engineer Flextronics June 2015  \u2013 Present (3 months) Penang, Malaysia Develops and initiates standards and methods for inspection, testing and evaluation. \n\u2022 Devises sampling procedures and designs and develops forms and instructions for recording, evaluating and reporting quality and reliability data. \n\u2022 Develops and implements methods and procedures for disposition of discrepant material and devises methods to assess cost and responsibility. \n\u2022 Directs workers engaged in measuring and testing product and tabulating data concerning materials, product or process quality and reliability. \n\u2022 Compiles and writes training material and conducts training sessions on quality control activities. \n\u2022 Supports Product Engineers and Quality Program Manager with customer interfaces as necessary on quality related issues. \n\u2022 Assures data availability and integrity for all quality related data. Consolidates and reports quality results. \n\u2022 Initiates corrective action requests as needed and tracks to satisfactory completion. \n\u2022 Assists with development and implementation of quality audits. \n\u2022 Responsible for developing, applying, revising and maintaining quality standards for processing materials into partially finished or finished products. \n\u2022 Designs and implements methods and procedures for inspecting, testing and evaluating the precision and accuracy of products and/or production equipment. \n\u2022 Analyzes reports and returned products and recommends corrective action. \n\u2022 Establishes program to evaluate precision and accuracy of production equipment and testing, measurement and analytical equipment and facilities. \n\u2022 Approves product, process and equipment qualifications. \n\u2022 Provides liaison to various regulatory bodies. \n Senior Quality & Reliability Engineer Intel Corporation March 2011  \u2013  May 2015  (4 years 3 months) Kulim & Penang , Malaysia Responsible for the overall risk assessment and final disposition for SBL and factory excursions triggered within shift, drive for quality improvement and manufacturing productivity (RFC, BKM compliance, flawless execution\u2026). \nConduct engineering commonality analysis and carry out DOE for quality issues by simulating the possible root causes to find the strong signal and thus recommending proactive solutions for the issues with relevant stakeholders. \nAnalyse the quality defects induced by the HVM assembly process excursions through Model Based Problem Solving (MBPS) and Fundamental Basic Investigation (FBI) methods and come out with mathematical modelling relationship formulae to correlate the failure mechanism with possible acceleration factors to understand the reliability risk at time-0, Customer Line Fallout (CLF) and User Condition failures. \nDefine reliability assessment by applying materials knowledge, theories and science knowledge to the excursion/ failure modes seen in line to establish a \u201clearning based culture\u201d among team so that reasonable engineering decision can be made. \nSupport various qualification activities that involve Die Preparation process changes, material changes in the package level, review & analyze the data from quality & reliability perspective through standardized White Paper documentation. \nDefine specific operational route view to catch the defects or any abnormalities for any lots that have quality issue (Rescreen, demix,route setup). \nTake lead and drive for the quality excursion within shift to understand the issue, draft out and strategize the RA plan, come out with \u201cWHAT-IF\u201d strategy for the effective dispo. \nAnalyze daily equipment health for backend tools, calculate their DPM and correlate with quality and reliability concern, feedback to the team for further improvement plan and instil \u201cDefect Free Manufacturing\u201d concept in factory. \nPackage QRE supporting & enabling NPI (Mobile products) and ramp during HVM at post US trip. \n \n Senior Process Engineer SunPower Corporation September 2010  \u2013  March 2011  (7 months) Melaka , Malaysia 1.\tIdentify process issues related with the electroplating process and troubleshoot the problems by conducting engineering runs and DOE qualification runs. \n2.\tCollect process parameter data\u2019s such as temperature, chemical concentrations, current setting and agitation parameters to correlate with the process defects such as rough plating, warpage, peel off and burn. \n3.\tCategorize the defects and analyze each root causes to improve yield. \n4.\tContinuously evaluating the process stability and efficiency, collect the data\u2019s and correlate with yield improvement and improve line capacity. \n5.\tControl the chemical consumption and establish standard usage as a part of cost reduction project. \n6.\tWorking with facility team to establish CDS installation for the electroplating process. \n7.\tMonitor the chemicals quality to ensure the plating process is optimized with minimum scrap and yield loss. \n8.\tTeach and train group of technicians of importance of identifying chemicals concentration drift and how it could affect the process. \n9.\tEstablish a documentation system to monitor all the chemicals concentration and monitor it on weekly basis. Process Engineer Infineon Technologies December 2008  \u2013  September 2010  (1 year 10 months) Kulim,Malaysia 1.\tOptimize the proccessing parameters such as chemical concentration, temperature and process flow construction for wafers cleaning and etching process for various technologies. \n2.\tIdentify, verify and correlate the process condition with throughput, yield and manufacturability of wafer production. \n3.\tIncrease the recipe robustness and effectiveness as parallel with tool capability. \n4.\tChemistry modification in wafer cleaning and etching technology. \n5.\tReduce the yield loss and wafer scrap by identifying the best processing condition. \n6.\tAnalyze the effectiveness of process recipe for various technologies. \n7.\tEnsure the process is optimized and desired result is achieved by monitoring the output of the process. \n8.\tWork closely with Technology engineering team to analyze the risk assessment and lot disposotion in MRB. \n Senior Staff Quality Engineer Flextronics June 2015  \u2013 Present (3 months) Penang, Malaysia Develops and initiates standards and methods for inspection, testing and evaluation. \n\u2022 Devises sampling procedures and designs and develops forms and instructions for recording, evaluating and reporting quality and reliability data. \n\u2022 Develops and implements methods and procedures for disposition of discrepant material and devises methods to assess cost and responsibility. \n\u2022 Directs workers engaged in measuring and testing product and tabulating data concerning materials, product or process quality and reliability. \n\u2022 Compiles and writes training material and conducts training sessions on quality control activities. \n\u2022 Supports Product Engineers and Quality Program Manager with customer interfaces as necessary on quality related issues. \n\u2022 Assures data availability and integrity for all quality related data. Consolidates and reports quality results. \n\u2022 Initiates corrective action requests as needed and tracks to satisfactory completion. \n\u2022 Assists with development and implementation of quality audits. \n\u2022 Responsible for developing, applying, revising and maintaining quality standards for processing materials into partially finished or finished products. \n\u2022 Designs and implements methods and procedures for inspecting, testing and evaluating the precision and accuracy of products and/or production equipment. \n\u2022 Analyzes reports and returned products and recommends corrective action. \n\u2022 Establishes program to evaluate precision and accuracy of production equipment and testing, measurement and analytical equipment and facilities. \n\u2022 Approves product, process and equipment qualifications. \n\u2022 Provides liaison to various regulatory bodies. \n Senior Staff Quality Engineer Flextronics June 2015  \u2013 Present (3 months) Penang, Malaysia Develops and initiates standards and methods for inspection, testing and evaluation. \n\u2022 Devises sampling procedures and designs and develops forms and instructions for recording, evaluating and reporting quality and reliability data. \n\u2022 Develops and implements methods and procedures for disposition of discrepant material and devises methods to assess cost and responsibility. \n\u2022 Directs workers engaged in measuring and testing product and tabulating data concerning materials, product or process quality and reliability. \n\u2022 Compiles and writes training material and conducts training sessions on quality control activities. \n\u2022 Supports Product Engineers and Quality Program Manager with customer interfaces as necessary on quality related issues. \n\u2022 Assures data availability and integrity for all quality related data. Consolidates and reports quality results. \n\u2022 Initiates corrective action requests as needed and tracks to satisfactory completion. \n\u2022 Assists with development and implementation of quality audits. \n\u2022 Responsible for developing, applying, revising and maintaining quality standards for processing materials into partially finished or finished products. \n\u2022 Designs and implements methods and procedures for inspecting, testing and evaluating the precision and accuracy of products and/or production equipment. \n\u2022 Analyzes reports and returned products and recommends corrective action. \n\u2022 Establishes program to evaluate precision and accuracy of production equipment and testing, measurement and analytical equipment and facilities. \n\u2022 Approves product, process and equipment qualifications. \n\u2022 Provides liaison to various regulatory bodies. \n Senior Quality & Reliability Engineer Intel Corporation March 2011  \u2013  May 2015  (4 years 3 months) Kulim & Penang , Malaysia Responsible for the overall risk assessment and final disposition for SBL and factory excursions triggered within shift, drive for quality improvement and manufacturing productivity (RFC, BKM compliance, flawless execution\u2026). \nConduct engineering commonality analysis and carry out DOE for quality issues by simulating the possible root causes to find the strong signal and thus recommending proactive solutions for the issues with relevant stakeholders. \nAnalyse the quality defects induced by the HVM assembly process excursions through Model Based Problem Solving (MBPS) and Fundamental Basic Investigation (FBI) methods and come out with mathematical modelling relationship formulae to correlate the failure mechanism with possible acceleration factors to understand the reliability risk at time-0, Customer Line Fallout (CLF) and User Condition failures. \nDefine reliability assessment by applying materials knowledge, theories and science knowledge to the excursion/ failure modes seen in line to establish a \u201clearning based culture\u201d among team so that reasonable engineering decision can be made. \nSupport various qualification activities that involve Die Preparation process changes, material changes in the package level, review & analyze the data from quality & reliability perspective through standardized White Paper documentation. \nDefine specific operational route view to catch the defects or any abnormalities for any lots that have quality issue (Rescreen, demix,route setup). \nTake lead and drive for the quality excursion within shift to understand the issue, draft out and strategize the RA plan, come out with \u201cWHAT-IF\u201d strategy for the effective dispo. \nAnalyze daily equipment health for backend tools, calculate their DPM and correlate with quality and reliability concern, feedback to the team for further improvement plan and instil \u201cDefect Free Manufacturing\u201d concept in factory. \nPackage QRE supporting & enabling NPI (Mobile products) and ramp during HVM at post US trip. \n \n Senior Quality & Reliability Engineer Intel Corporation March 2011  \u2013  May 2015  (4 years 3 months) Kulim & Penang , Malaysia Responsible for the overall risk assessment and final disposition for SBL and factory excursions triggered within shift, drive for quality improvement and manufacturing productivity (RFC, BKM compliance, flawless execution\u2026). \nConduct engineering commonality analysis and carry out DOE for quality issues by simulating the possible root causes to find the strong signal and thus recommending proactive solutions for the issues with relevant stakeholders. \nAnalyse the quality defects induced by the HVM assembly process excursions through Model Based Problem Solving (MBPS) and Fundamental Basic Investigation (FBI) methods and come out with mathematical modelling relationship formulae to correlate the failure mechanism with possible acceleration factors to understand the reliability risk at time-0, Customer Line Fallout (CLF) and User Condition failures. \nDefine reliability assessment by applying materials knowledge, theories and science knowledge to the excursion/ failure modes seen in line to establish a \u201clearning based culture\u201d among team so that reasonable engineering decision can be made. \nSupport various qualification activities that involve Die Preparation process changes, material changes in the package level, review & analyze the data from quality & reliability perspective through standardized White Paper documentation. \nDefine specific operational route view to catch the defects or any abnormalities for any lots that have quality issue (Rescreen, demix,route setup). \nTake lead and drive for the quality excursion within shift to understand the issue, draft out and strategize the RA plan, come out with \u201cWHAT-IF\u201d strategy for the effective dispo. \nAnalyze daily equipment health for backend tools, calculate their DPM and correlate with quality and reliability concern, feedback to the team for further improvement plan and instil \u201cDefect Free Manufacturing\u201d concept in factory. \nPackage QRE supporting & enabling NPI (Mobile products) and ramp during HVM at post US trip. \n \n Senior Process Engineer SunPower Corporation September 2010  \u2013  March 2011  (7 months) Melaka , Malaysia 1.\tIdentify process issues related with the electroplating process and troubleshoot the problems by conducting engineering runs and DOE qualification runs. \n2.\tCollect process parameter data\u2019s such as temperature, chemical concentrations, current setting and agitation parameters to correlate with the process defects such as rough plating, warpage, peel off and burn. \n3.\tCategorize the defects and analyze each root causes to improve yield. \n4.\tContinuously evaluating the process stability and efficiency, collect the data\u2019s and correlate with yield improvement and improve line capacity. \n5.\tControl the chemical consumption and establish standard usage as a part of cost reduction project. \n6.\tWorking with facility team to establish CDS installation for the electroplating process. \n7.\tMonitor the chemicals quality to ensure the plating process is optimized with minimum scrap and yield loss. \n8.\tTeach and train group of technicians of importance of identifying chemicals concentration drift and how it could affect the process. \n9.\tEstablish a documentation system to monitor all the chemicals concentration and monitor it on weekly basis. Senior Process Engineer SunPower Corporation September 2010  \u2013  March 2011  (7 months) Melaka , Malaysia 1.\tIdentify process issues related with the electroplating process and troubleshoot the problems by conducting engineering runs and DOE qualification runs. \n2.\tCollect process parameter data\u2019s such as temperature, chemical concentrations, current setting and agitation parameters to correlate with the process defects such as rough plating, warpage, peel off and burn. \n3.\tCategorize the defects and analyze each root causes to improve yield. \n4.\tContinuously evaluating the process stability and efficiency, collect the data\u2019s and correlate with yield improvement and improve line capacity. \n5.\tControl the chemical consumption and establish standard usage as a part of cost reduction project. \n6.\tWorking with facility team to establish CDS installation for the electroplating process. \n7.\tMonitor the chemicals quality to ensure the plating process is optimized with minimum scrap and yield loss. \n8.\tTeach and train group of technicians of importance of identifying chemicals concentration drift and how it could affect the process. \n9.\tEstablish a documentation system to monitor all the chemicals concentration and monitor it on weekly basis. Process Engineer Infineon Technologies December 2008  \u2013  September 2010  (1 year 10 months) Kulim,Malaysia 1.\tOptimize the proccessing parameters such as chemical concentration, temperature and process flow construction for wafers cleaning and etching process for various technologies. \n2.\tIdentify, verify and correlate the process condition with throughput, yield and manufacturability of wafer production. \n3.\tIncrease the recipe robustness and effectiveness as parallel with tool capability. \n4.\tChemistry modification in wafer cleaning and etching technology. \n5.\tReduce the yield loss and wafer scrap by identifying the best processing condition. \n6.\tAnalyze the effectiveness of process recipe for various technologies. \n7.\tEnsure the process is optimized and desired result is achieved by monitoring the output of the process. \n8.\tWork closely with Technology engineering team to analyze the risk assessment and lot disposotion in MRB. \n Process Engineer Infineon Technologies December 2008  \u2013  September 2010  (1 year 10 months) Kulim,Malaysia 1.\tOptimize the proccessing parameters such as chemical concentration, temperature and process flow construction for wafers cleaning and etching process for various technologies. \n2.\tIdentify, verify and correlate the process condition with throughput, yield and manufacturability of wafer production. \n3.\tIncrease the recipe robustness and effectiveness as parallel with tool capability. \n4.\tChemistry modification in wafer cleaning and etching technology. \n5.\tReduce the yield loss and wafer scrap by identifying the best processing condition. \n6.\tAnalyze the effectiveness of process recipe for various technologies. \n7.\tEnsure the process is optimized and desired result is achieved by monitoring the output of the process. \n8.\tWork closely with Technology engineering team to analyze the risk assessment and lot disposotion in MRB. \n Languages Tamil Full professional proficiency English Full professional proficiency Malay Full professional proficiency Tamil Full professional proficiency English Full professional proficiency Malay Full professional proficiency Tamil Full professional proficiency English Full professional proficiency Malay Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills Semiconductors JMP Design of Experiments SPC Yield Failure Analysis Semiconductor Industry FMEA Characterization Reliability Process Integration Reliability Engineering Simulations Root Cause Analysis Semiconductor Process Process Engineering Engineering Management Process Simulation Materials Science Etching Process Control Semiconductor Device Continuous Improvement Diffusion CVD Product Engineering Thin Films See 12+ \u00a0 \u00a0 See less Skills  Semiconductors JMP Design of Experiments SPC Yield Failure Analysis Semiconductor Industry FMEA Characterization Reliability Process Integration Reliability Engineering Simulations Root Cause Analysis Semiconductor Process Process Engineering Engineering Management Process Simulation Materials Science Etching Process Control Semiconductor Device Continuous Improvement Diffusion CVD Product Engineering Thin Films See 12+ \u00a0 \u00a0 See less Semiconductors JMP Design of Experiments SPC Yield Failure Analysis Semiconductor Industry FMEA Characterization Reliability Process Integration Reliability Engineering Simulations Root Cause Analysis Semiconductor Process Process Engineering Engineering Management Process Simulation Materials Science Etching Process Control Semiconductor Device Continuous Improvement Diffusion CVD Product Engineering Thin Films See 12+ \u00a0 \u00a0 See less Semiconductors JMP Design of Experiments SPC Yield Failure Analysis Semiconductor Industry FMEA Characterization Reliability Process Integration Reliability Engineering Simulations Root Cause Analysis Semiconductor Process Process Engineering Engineering Management Process Simulation Materials Science Etching Process Control Semiconductor Device Continuous Improvement Diffusion CVD Product Engineering Thin Films See 12+ \u00a0 \u00a0 See less Education Universiti Malaysia Perlis Bachelor's degree,  Materials Engineering , Second Class Upper, CGPA 3.4 2005  \u2013 2008 Graduated with Honors in Materials Engineering. Major in Polymers, Ceramics, Metal and Composite engineering materials. Received Dean List Awards for 5 times. Accomplished a study on the A bio \u2013 sorbent green \u2013 algae removal of zinc from the aqueous solution. Zinc removal efficiency was studied with different conditions. The effect of each parameter was characterized and optimum condition was evaluated. The project was then proposed to Indah Water Konsortium SDN BHD for further detail study for the economic implementation.  Universiti Malaysia Perlis Bachelor's degree,  Materials Engineering , Second Class Upper, CGPA 3.4 2005  \u2013 2008 Graduated with Honors in Materials Engineering. Major in Polymers, Ceramics, Metal and Composite engineering materials. Received Dean List Awards for 5 times. Accomplished a study on the A bio \u2013 sorbent green \u2013 algae removal of zinc from the aqueous solution. Zinc removal efficiency was studied with different conditions. The effect of each parameter was characterized and optimum condition was evaluated. The project was then proposed to Indah Water Konsortium SDN BHD for further detail study for the economic implementation.  Universiti Malaysia Perlis Bachelor's degree,  Materials Engineering , Second Class Upper, CGPA 3.4 2005  \u2013 2008 Graduated with Honors in Materials Engineering. Major in Polymers, Ceramics, Metal and Composite engineering materials. Received Dean List Awards for 5 times. Accomplished a study on the A bio \u2013 sorbent green \u2013 algae removal of zinc from the aqueous solution. Zinc removal efficiency was studied with different conditions. The effect of each parameter was characterized and optimum condition was evaluated. The project was then proposed to Indah Water Konsortium SDN BHD for further detail study for the economic implementation.  Universiti Malaysia Perlis Bachelor's degree,  Materials Engineering , Second Class Upper, CGPA 3.4 2005  \u2013 2008 Graduated with Honors in Materials Engineering. Major in Polymers, Ceramics, Metal and Composite engineering materials. Received Dean List Awards for 5 times. Accomplished a study on the A bio \u2013 sorbent green \u2013 algae removal of zinc from the aqueous solution. Zinc removal efficiency was studied with different conditions. The effect of each parameter was characterized and optimum condition was evaluated. The project was then proposed to Indah Water Konsortium SDN BHD for further detail study for the economic implementation.  ", "Summary Quality Leader with demonstrated expertise managing product Quality and Manufacturing organizations at the start-up and Fortune 100 level. Focused on data-driven decision making, 8D structured approach to problem solving and risk management, and continuous improvement. Extensive experience managing product startup/ramp in the Foundry and OSAT environments, and building positive customer relationships. \n \nKey Competencies: ISO9001 Certification & QMS, Sub-Contractor & Supply Chain Management, Environmental Stds RoHS/HF/REACH, FA/FI Methods & Problem Solving, DFQ/DFM/DFT Methods, Customer Issue Resolution, 8D Quality Management. Summary Quality Leader with demonstrated expertise managing product Quality and Manufacturing organizations at the start-up and Fortune 100 level. Focused on data-driven decision making, 8D structured approach to problem solving and risk management, and continuous improvement. Extensive experience managing product startup/ramp in the Foundry and OSAT environments, and building positive customer relationships. \n \nKey Competencies: ISO9001 Certification & QMS, Sub-Contractor & Supply Chain Management, Environmental Stds RoHS/HF/REACH, FA/FI Methods & Problem Solving, DFQ/DFM/DFT Methods, Customer Issue Resolution, 8D Quality Management. Quality Leader with demonstrated expertise managing product Quality and Manufacturing organizations at the start-up and Fortune 100 level. Focused on data-driven decision making, 8D structured approach to problem solving and risk management, and continuous improvement. Extensive experience managing product startup/ramp in the Foundry and OSAT environments, and building positive customer relationships. \n \nKey Competencies: ISO9001 Certification & QMS, Sub-Contractor & Supply Chain Management, Environmental Stds RoHS/HF/REACH, FA/FI Methods & Problem Solving, DFQ/DFM/DFT Methods, Customer Issue Resolution, 8D Quality Management. Quality Leader with demonstrated expertise managing product Quality and Manufacturing organizations at the start-up and Fortune 100 level. Focused on data-driven decision making, 8D structured approach to problem solving and risk management, and continuous improvement. Extensive experience managing product startup/ramp in the Foundry and OSAT environments, and building positive customer relationships. \n \nKey Competencies: ISO9001 Certification & QMS, Sub-Contractor & Supply Chain Management, Environmental Stds RoHS/HF/REACH, FA/FI Methods & Problem Solving, DFQ/DFM/DFT Methods, Customer Issue Resolution, 8D Quality Management. Experience Quality Manager Apple October 2012  \u2013 Present (2 years 11 months) Melbourne, Florida Area Manage Quality & Manufacturing operations across multiple Asia Foundry/OSAT factories launching Touch ID - fingerprint identity sensor. \n \n\u2022\tLed team to assess technology/product quality interactions, and implement QMS and system improvements based on risk and factory constraints. As a result, product was able to launch on a compressed schedule and with improved quality from previous generations. \n\u2022\tDeveloped a supplier selection system based on technology, quality, and other manufacturing metrics applying a risk based approach. System will be implemented on future programs to ensure suppliers capabilities are understood with plans in place to address deficiencies. Director Quality & Reliability AuthenTec October 2007  \u2013  November 2012  (5 years 2 months) Lead worldwide organization managing product quality into 9 of the top 10 PC OEMs.  \n \n\u2022\tLed company to ISO9001:2008 certification from spec development through implementation. \n\u2022\tIntroduced internal testing structure to improve outgoing quality by 500%. \n\u2022\tReorganized RMA/FA system to improve response times 300% and meet industry standards. \n\u2022\tCertified and ramped a new custom manufacturing line to annual $12M, from generation of quality infrastructure, SPC, qualification and supplier management. \n\u2022\tIntegrated acquired companies products, specs, and personnel into AuthenTec quality structure, enabling significant revenue growth and a broader customer base.  \n\u2022\tDeveloped infrastructure to support/demonstrate compliance to environmental regulations, bringing the company into alignment with industry standards. \n\u2022\tImplemented risk-based reliability assessments to reduce product qualifications and improve time to market. (3 new product introductions & 1 new supplier process cert per year) \n\u2022\tManaged supply chain quality across 5 factories manufacturing sensors and module assemblies to meet 500 PPM goals.  \n\u2022\tSet quality strategy and goals for the company reflecting a focus on continuous improvement and customer roadmap expectations. \n\u2022\tAuthorized change control across all manufacturing sites, coordinating quality improvements and cost saving measures to meet company and customer goals as Chairman of Material Review Board. \n\u2022\tCoordinated & executed FA actions to drive qualification issue resolution, and rapid responses for customer returns and avoid lines-down situations.  \n\u2022\tDirect customer support and liaison for quality, reliability, process technology issues. \n\u2022\tRole model data-based decision making and ISO9001 culture through training sessions, audits at manufacturing sites and internal audits. \n\u2022\tQuality organization locations in USA, Korea, China, Philippines, Singapore, Japan, Taiwan. Foundry Quality Manager Intel June 2004  \u2013  October 2007  (3 years 5 months) Folsom, CA Managed portfolio of 6 WiMAX & WIFI products across the 90nm and 65nm foundry process technologies. Products ranging from high performance baseband/radio and value driven SKU\u2019s.  \n \n\u2022\tNegotiated FAFI contracts and timetables for rapid excursion and test-hole closure, ensuring compliance with internal Intel requirements and customer expectations while maintaining product cost goal. \n\u2022\tServed as process flow instructor on Foundry 90nm technology to build the technical capability of the organization. \n\u2022\tDefined and managed product qualifications tailored to the device use conditions and segment, resulting in 100% success rate for on-time completion and enabling tight product launch schedules. \n\u2022\tConducted external audits at manufacturing sites to ensure suppliers compliance to contractual agreements, which contributed to no excursions in HVM and shipment/quality goals being met. Senior Quality & Reliability Engineer Intel Corporation 2001  \u2013  2004  (3 years) Folsom, CA Managed team of 5 engineers responsible for flagship north and south bridge chipsets including qualification specification, design for test, burn-in design and hardware, test methodology, component platform validation, customer returns and FA/FI coordination.  \n \n\u2022\tImplemented layout and other manufacturing considerations of sensitive circuits (transistor/device matching) to optimize performance and minimize variation risk. \n\u2022\tManaged reliability test structures on 2 generations of test chips to develop better electrical testing and silicon modeling. \n\u2022\tServed as instructor for electrical/sort/class correlations to yield and yield deviations, which built the technical capability of the organization. Design Validation Engineer Intel Corporation 2000  \u2013  2001  (1 year) Folsom, CA \u2022\tDeveloped test program to evaluate product timing spec and drive resolution within design team for violations.  \n\u2022\tDesigned test hardware and managed schedules to meet product launch. Silicon Manufacturing Product Engineer Intel Corporation 1996  \u2013  2000  (4 years) Rio Rancho, NM Responsible for yields, process optimization, and design-process interaction for the high volume desktop/mobile/server chipset products in Fab11. Process instructor on 0.25um technology. Quality Manager Apple October 2012  \u2013 Present (2 years 11 months) Melbourne, Florida Area Manage Quality & Manufacturing operations across multiple Asia Foundry/OSAT factories launching Touch ID - fingerprint identity sensor. \n \n\u2022\tLed team to assess technology/product quality interactions, and implement QMS and system improvements based on risk and factory constraints. As a result, product was able to launch on a compressed schedule and with improved quality from previous generations. \n\u2022\tDeveloped a supplier selection system based on technology, quality, and other manufacturing metrics applying a risk based approach. System will be implemented on future programs to ensure suppliers capabilities are understood with plans in place to address deficiencies. Quality Manager Apple October 2012  \u2013 Present (2 years 11 months) Melbourne, Florida Area Manage Quality & Manufacturing operations across multiple Asia Foundry/OSAT factories launching Touch ID - fingerprint identity sensor. \n \n\u2022\tLed team to assess technology/product quality interactions, and implement QMS and system improvements based on risk and factory constraints. As a result, product was able to launch on a compressed schedule and with improved quality from previous generations. \n\u2022\tDeveloped a supplier selection system based on technology, quality, and other manufacturing metrics applying a risk based approach. System will be implemented on future programs to ensure suppliers capabilities are understood with plans in place to address deficiencies. Director Quality & Reliability AuthenTec October 2007  \u2013  November 2012  (5 years 2 months) Lead worldwide organization managing product quality into 9 of the top 10 PC OEMs.  \n \n\u2022\tLed company to ISO9001:2008 certification from spec development through implementation. \n\u2022\tIntroduced internal testing structure to improve outgoing quality by 500%. \n\u2022\tReorganized RMA/FA system to improve response times 300% and meet industry standards. \n\u2022\tCertified and ramped a new custom manufacturing line to annual $12M, from generation of quality infrastructure, SPC, qualification and supplier management. \n\u2022\tIntegrated acquired companies products, specs, and personnel into AuthenTec quality structure, enabling significant revenue growth and a broader customer base.  \n\u2022\tDeveloped infrastructure to support/demonstrate compliance to environmental regulations, bringing the company into alignment with industry standards. \n\u2022\tImplemented risk-based reliability assessments to reduce product qualifications and improve time to market. (3 new product introductions & 1 new supplier process cert per year) \n\u2022\tManaged supply chain quality across 5 factories manufacturing sensors and module assemblies to meet 500 PPM goals.  \n\u2022\tSet quality strategy and goals for the company reflecting a focus on continuous improvement and customer roadmap expectations. \n\u2022\tAuthorized change control across all manufacturing sites, coordinating quality improvements and cost saving measures to meet company and customer goals as Chairman of Material Review Board. \n\u2022\tCoordinated & executed FA actions to drive qualification issue resolution, and rapid responses for customer returns and avoid lines-down situations.  \n\u2022\tDirect customer support and liaison for quality, reliability, process technology issues. \n\u2022\tRole model data-based decision making and ISO9001 culture through training sessions, audits at manufacturing sites and internal audits. \n\u2022\tQuality organization locations in USA, Korea, China, Philippines, Singapore, Japan, Taiwan. Director Quality & Reliability AuthenTec October 2007  \u2013  November 2012  (5 years 2 months) Lead worldwide organization managing product quality into 9 of the top 10 PC OEMs.  \n \n\u2022\tLed company to ISO9001:2008 certification from spec development through implementation. \n\u2022\tIntroduced internal testing structure to improve outgoing quality by 500%. \n\u2022\tReorganized RMA/FA system to improve response times 300% and meet industry standards. \n\u2022\tCertified and ramped a new custom manufacturing line to annual $12M, from generation of quality infrastructure, SPC, qualification and supplier management. \n\u2022\tIntegrated acquired companies products, specs, and personnel into AuthenTec quality structure, enabling significant revenue growth and a broader customer base.  \n\u2022\tDeveloped infrastructure to support/demonstrate compliance to environmental regulations, bringing the company into alignment with industry standards. \n\u2022\tImplemented risk-based reliability assessments to reduce product qualifications and improve time to market. (3 new product introductions & 1 new supplier process cert per year) \n\u2022\tManaged supply chain quality across 5 factories manufacturing sensors and module assemblies to meet 500 PPM goals.  \n\u2022\tSet quality strategy and goals for the company reflecting a focus on continuous improvement and customer roadmap expectations. \n\u2022\tAuthorized change control across all manufacturing sites, coordinating quality improvements and cost saving measures to meet company and customer goals as Chairman of Material Review Board. \n\u2022\tCoordinated & executed FA actions to drive qualification issue resolution, and rapid responses for customer returns and avoid lines-down situations.  \n\u2022\tDirect customer support and liaison for quality, reliability, process technology issues. \n\u2022\tRole model data-based decision making and ISO9001 culture through training sessions, audits at manufacturing sites and internal audits. \n\u2022\tQuality organization locations in USA, Korea, China, Philippines, Singapore, Japan, Taiwan. Foundry Quality Manager Intel June 2004  \u2013  October 2007  (3 years 5 months) Folsom, CA Managed portfolio of 6 WiMAX & WIFI products across the 90nm and 65nm foundry process technologies. Products ranging from high performance baseband/radio and value driven SKU\u2019s.  \n \n\u2022\tNegotiated FAFI contracts and timetables for rapid excursion and test-hole closure, ensuring compliance with internal Intel requirements and customer expectations while maintaining product cost goal. \n\u2022\tServed as process flow instructor on Foundry 90nm technology to build the technical capability of the organization. \n\u2022\tDefined and managed product qualifications tailored to the device use conditions and segment, resulting in 100% success rate for on-time completion and enabling tight product launch schedules. \n\u2022\tConducted external audits at manufacturing sites to ensure suppliers compliance to contractual agreements, which contributed to no excursions in HVM and shipment/quality goals being met. Foundry Quality Manager Intel June 2004  \u2013  October 2007  (3 years 5 months) Folsom, CA Managed portfolio of 6 WiMAX & WIFI products across the 90nm and 65nm foundry process technologies. Products ranging from high performance baseband/radio and value driven SKU\u2019s.  \n \n\u2022\tNegotiated FAFI contracts and timetables for rapid excursion and test-hole closure, ensuring compliance with internal Intel requirements and customer expectations while maintaining product cost goal. \n\u2022\tServed as process flow instructor on Foundry 90nm technology to build the technical capability of the organization. \n\u2022\tDefined and managed product qualifications tailored to the device use conditions and segment, resulting in 100% success rate for on-time completion and enabling tight product launch schedules. \n\u2022\tConducted external audits at manufacturing sites to ensure suppliers compliance to contractual agreements, which contributed to no excursions in HVM and shipment/quality goals being met. Senior Quality & Reliability Engineer Intel Corporation 2001  \u2013  2004  (3 years) Folsom, CA Managed team of 5 engineers responsible for flagship north and south bridge chipsets including qualification specification, design for test, burn-in design and hardware, test methodology, component platform validation, customer returns and FA/FI coordination.  \n \n\u2022\tImplemented layout and other manufacturing considerations of sensitive circuits (transistor/device matching) to optimize performance and minimize variation risk. \n\u2022\tManaged reliability test structures on 2 generations of test chips to develop better electrical testing and silicon modeling. \n\u2022\tServed as instructor for electrical/sort/class correlations to yield and yield deviations, which built the technical capability of the organization. Senior Quality & Reliability Engineer Intel Corporation 2001  \u2013  2004  (3 years) Folsom, CA Managed team of 5 engineers responsible for flagship north and south bridge chipsets including qualification specification, design for test, burn-in design and hardware, test methodology, component platform validation, customer returns and FA/FI coordination.  \n \n\u2022\tImplemented layout and other manufacturing considerations of sensitive circuits (transistor/device matching) to optimize performance and minimize variation risk. \n\u2022\tManaged reliability test structures on 2 generations of test chips to develop better electrical testing and silicon modeling. \n\u2022\tServed as instructor for electrical/sort/class correlations to yield and yield deviations, which built the technical capability of the organization. Design Validation Engineer Intel Corporation 2000  \u2013  2001  (1 year) Folsom, CA \u2022\tDeveloped test program to evaluate product timing spec and drive resolution within design team for violations.  \n\u2022\tDesigned test hardware and managed schedules to meet product launch. Design Validation Engineer Intel Corporation 2000  \u2013  2001  (1 year) Folsom, CA \u2022\tDeveloped test program to evaluate product timing spec and drive resolution within design team for violations.  \n\u2022\tDesigned test hardware and managed schedules to meet product launch. Silicon Manufacturing Product Engineer Intel Corporation 1996  \u2013  2000  (4 years) Rio Rancho, NM Responsible for yields, process optimization, and design-process interaction for the high volume desktop/mobile/server chipset products in Fab11. Process instructor on 0.25um technology. Silicon Manufacturing Product Engineer Intel Corporation 1996  \u2013  2000  (4 years) Rio Rancho, NM Responsible for yields, process optimization, and design-process interaction for the high volume desktop/mobile/server chipset products in Fab11. Process instructor on 0.25um technology. Skills 8D Problem Solving Quality Assurance Semiconductors SPC Failure Analysis Manufacturing Product Development Testing Supply Chain Management Semiconductor Industry Quality System Design of Experiments Reliability Engineering Iso 9000 Continuous Improvement Six Sigma Cross-functional Team... IC Engineering Management Electronics See 5+ \u00a0 \u00a0 See less Skills  8D Problem Solving Quality Assurance Semiconductors SPC Failure Analysis Manufacturing Product Development Testing Supply Chain Management Semiconductor Industry Quality System Design of Experiments Reliability Engineering Iso 9000 Continuous Improvement Six Sigma Cross-functional Team... IC Engineering Management Electronics See 5+ \u00a0 \u00a0 See less 8D Problem Solving Quality Assurance Semiconductors SPC Failure Analysis Manufacturing Product Development Testing Supply Chain Management Semiconductor Industry Quality System Design of Experiments Reliability Engineering Iso 9000 Continuous Improvement Six Sigma Cross-functional Team... IC Engineering Management Electronics See 5+ \u00a0 \u00a0 See less 8D Problem Solving Quality Assurance Semiconductors SPC Failure Analysis Manufacturing Product Development Testing Supply Chain Management Semiconductor Industry Quality System Design of Experiments Reliability Engineering Iso 9000 Continuous Improvement Six Sigma Cross-functional Team... IC Engineering Management Electronics See 5+ \u00a0 \u00a0 See less Education Rochester Institute of Technology MS,  MicroElectronic Engineering 1994  \u2013 1996 Microelectronic Engineering Degree \nResearch Area: Photolithography. University of Colorado Boulder BS,  Chemical Engineering 1989  \u2013 1993 Chemical Engineering Degree Rochester Institute of Technology MS,  MicroElectronic Engineering 1994  \u2013 1996 Microelectronic Engineering Degree \nResearch Area: Photolithography. Rochester Institute of Technology MS,  MicroElectronic Engineering 1994  \u2013 1996 Microelectronic Engineering Degree \nResearch Area: Photolithography. Rochester Institute of Technology MS,  MicroElectronic Engineering 1994  \u2013 1996 Microelectronic Engineering Degree \nResearch Area: Photolithography. University of Colorado Boulder BS,  Chemical Engineering 1989  \u2013 1993 Chemical Engineering Degree University of Colorado Boulder BS,  Chemical Engineering 1989  \u2013 1993 Chemical Engineering Degree University of Colorado Boulder BS,  Chemical Engineering 1989  \u2013 1993 Chemical Engineering Degree ", "Summary Strong knowledge in continuum mechanics and strength of material: \n\u2022\tHands on experience in Finite Element Analysis Modeling. ABAQUS , ANSYS, COMSOL-Multiphysics  \n\u2022\tPractical experience in experiment design for characterizing dynamic behavior of materials \n\u2022\tExperience in scientific coding with Python, JMP, SQL, MATLAB, FORTRAN, VBA, Origin, Mathematica, Tecplot \n \nPractical experience in IC packaging reliability:  \n\u2022\tHands-on experience of failure mode and effects analysis, reliability testing (temperature-humidity, temperature cycle, shock), reliability statistics analysis and Design of Experiment in JMP.  \n\u2022\tPractical knowledge of packaging technique, such as Flip Chip BGA, Direct Chip Attach, Package-on-Package (PoP), 3D Chip-to-Chip Interconnection  \n \n \nStructured problem solving and excellent cross-functional communication skills with internal and external customers. \n \n \nU.S. Permanent Resident Summary Strong knowledge in continuum mechanics and strength of material: \n\u2022\tHands on experience in Finite Element Analysis Modeling. ABAQUS , ANSYS, COMSOL-Multiphysics  \n\u2022\tPractical experience in experiment design for characterizing dynamic behavior of materials \n\u2022\tExperience in scientific coding with Python, JMP, SQL, MATLAB, FORTRAN, VBA, Origin, Mathematica, Tecplot \n \nPractical experience in IC packaging reliability:  \n\u2022\tHands-on experience of failure mode and effects analysis, reliability testing (temperature-humidity, temperature cycle, shock), reliability statistics analysis and Design of Experiment in JMP.  \n\u2022\tPractical knowledge of packaging technique, such as Flip Chip BGA, Direct Chip Attach, Package-on-Package (PoP), 3D Chip-to-Chip Interconnection  \n \n \nStructured problem solving and excellent cross-functional communication skills with internal and external customers. \n \n \nU.S. Permanent Resident Strong knowledge in continuum mechanics and strength of material: \n\u2022\tHands on experience in Finite Element Analysis Modeling. ABAQUS , ANSYS, COMSOL-Multiphysics  \n\u2022\tPractical experience in experiment design for characterizing dynamic behavior of materials \n\u2022\tExperience in scientific coding with Python, JMP, SQL, MATLAB, FORTRAN, VBA, Origin, Mathematica, Tecplot \n \nPractical experience in IC packaging reliability:  \n\u2022\tHands-on experience of failure mode and effects analysis, reliability testing (temperature-humidity, temperature cycle, shock), reliability statistics analysis and Design of Experiment in JMP.  \n\u2022\tPractical knowledge of packaging technique, such as Flip Chip BGA, Direct Chip Attach, Package-on-Package (PoP), 3D Chip-to-Chip Interconnection  \n \n \nStructured problem solving and excellent cross-functional communication skills with internal and external customers. \n \n \nU.S. Permanent Resident Strong knowledge in continuum mechanics and strength of material: \n\u2022\tHands on experience in Finite Element Analysis Modeling. ABAQUS , ANSYS, COMSOL-Multiphysics  \n\u2022\tPractical experience in experiment design for characterizing dynamic behavior of materials \n\u2022\tExperience in scientific coding with Python, JMP, SQL, MATLAB, FORTRAN, VBA, Origin, Mathematica, Tecplot \n \nPractical experience in IC packaging reliability:  \n\u2022\tHands-on experience of failure mode and effects analysis, reliability testing (temperature-humidity, temperature cycle, shock), reliability statistics analysis and Design of Experiment in JMP.  \n\u2022\tPractical knowledge of packaging technique, such as Flip Chip BGA, Direct Chip Attach, Package-on-Package (PoP), 3D Chip-to-Chip Interconnection  \n \n \nStructured problem solving and excellent cross-functional communication skills with internal and external customers. \n \n \nU.S. Permanent Resident Experience Senior Quality & Reliability Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, Arizona - Chip-to-Package Interconnection Temperature-Humidity Reliability \n- Direct Chip Attach \n- 3D Chip-to-Chip Temperature-Humidity Reliability \n- Second Level Interconnection Quality and Reliability \n- Package on Customer Board Thermal Solution Design \n- Reliability Modeling Technical Development \n- Knowledge Based Quality (KBQ) Requirement Definition  \n- Customer System Optimization ITHERM2014 Session Chair IEEE May 2014  \u2013  May 2014  (1 month) Orlando, Florida Area - Session Chair of Packaging Materials - Pb-Free Solders IMECE2012 Session Chair ASME (The American Society of Mechanical Engineers) November 2012  \u2013  November 2012  (1 month) Houston, Texas Area -- Session Chair of Viberation and Acoustics Applications to Cardiovascular and Respiratory Systems \n-- Session Chair of Theoretical and numerical study of heat transfer in electronic equipment Research Assistant School of Aeronautical and Astronautical Engineering, Purdue University January 2006  \u2013  August 2011  (5 years 8 months) West Lafayette, IN - Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in Finite Deformation, US Army Research Lab Funded Project \n- Dynamic Fracture of Composite, General Electric Company Funded Project Intern: Aircraft Systems Integration Engineer Honeywell Aerospace June 2008  \u2013  August 2008  (3 months) Shanghai City, China System Integration Engineer and Customer Facing Engineer: Assisted aircraft system trade by leveraging customer requirement and selection criteria with Honeywell state of the art technology into system architecture design. Senior Quality & Reliability Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, Arizona - Chip-to-Package Interconnection Temperature-Humidity Reliability \n- Direct Chip Attach \n- 3D Chip-to-Chip Temperature-Humidity Reliability \n- Second Level Interconnection Quality and Reliability \n- Package on Customer Board Thermal Solution Design \n- Reliability Modeling Technical Development \n- Knowledge Based Quality (KBQ) Requirement Definition  \n- Customer System Optimization Senior Quality & Reliability Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, Arizona - Chip-to-Package Interconnection Temperature-Humidity Reliability \n- Direct Chip Attach \n- 3D Chip-to-Chip Temperature-Humidity Reliability \n- Second Level Interconnection Quality and Reliability \n- Package on Customer Board Thermal Solution Design \n- Reliability Modeling Technical Development \n- Knowledge Based Quality (KBQ) Requirement Definition  \n- Customer System Optimization ITHERM2014 Session Chair IEEE May 2014  \u2013  May 2014  (1 month) Orlando, Florida Area - Session Chair of Packaging Materials - Pb-Free Solders ITHERM2014 Session Chair IEEE May 2014  \u2013  May 2014  (1 month) Orlando, Florida Area - Session Chair of Packaging Materials - Pb-Free Solders IMECE2012 Session Chair ASME (The American Society of Mechanical Engineers) November 2012  \u2013  November 2012  (1 month) Houston, Texas Area -- Session Chair of Viberation and Acoustics Applications to Cardiovascular and Respiratory Systems \n-- Session Chair of Theoretical and numerical study of heat transfer in electronic equipment IMECE2012 Session Chair ASME (The American Society of Mechanical Engineers) November 2012  \u2013  November 2012  (1 month) Houston, Texas Area -- Session Chair of Viberation and Acoustics Applications to Cardiovascular and Respiratory Systems \n-- Session Chair of Theoretical and numerical study of heat transfer in electronic equipment Research Assistant School of Aeronautical and Astronautical Engineering, Purdue University January 2006  \u2013  August 2011  (5 years 8 months) West Lafayette, IN - Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in Finite Deformation, US Army Research Lab Funded Project \n- Dynamic Fracture of Composite, General Electric Company Funded Project Research Assistant School of Aeronautical and Astronautical Engineering, Purdue University January 2006  \u2013  August 2011  (5 years 8 months) West Lafayette, IN - Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in Finite Deformation, US Army Research Lab Funded Project \n- Dynamic Fracture of Composite, General Electric Company Funded Project Intern: Aircraft Systems Integration Engineer Honeywell Aerospace June 2008  \u2013  August 2008  (3 months) Shanghai City, China System Integration Engineer and Customer Facing Engineer: Assisted aircraft system trade by leveraging customer requirement and selection criteria with Honeywell state of the art technology into system architecture design. Intern: Aircraft Systems Integration Engineer Honeywell Aerospace June 2008  \u2013  August 2008  (3 months) Shanghai City, China System Integration Engineer and Customer Facing Engineer: Assisted aircraft system trade by leveraging customer requirement and selection criteria with Honeywell state of the art technology into system architecture design. Languages English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency English Full professional proficiency Chinese Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Matlab Simulations Semiconductors Failure Analysis Design of Experiments ANSYS Characterization Engineering Finite Element Analysis Engineering Management Abaqus JMP Numerical Analysis Materials Science MEMS Optimization Labview See 2+ \u00a0 \u00a0 See less Skills  Matlab Simulations Semiconductors Failure Analysis Design of Experiments ANSYS Characterization Engineering Finite Element Analysis Engineering Management Abaqus JMP Numerical Analysis Materials Science MEMS Optimization Labview See 2+ \u00a0 \u00a0 See less Matlab Simulations Semiconductors Failure Analysis Design of Experiments ANSYS Characterization Engineering Finite Element Analysis Engineering Management Abaqus JMP Numerical Analysis Materials Science MEMS Optimization Labview See 2+ \u00a0 \u00a0 See less Matlab Simulations Semiconductors Failure Analysis Design of Experiments ANSYS Characterization Engineering Finite Element Analysis Engineering Management Abaqus JMP Numerical Analysis Materials Science MEMS Optimization Labview See 2+ \u00a0 \u00a0 See less Education Purdue University Ph.D.,  Aeronautical and Astronautical Engineering 2006  \u2013 2011 -- Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in High Strain-rate Finite Deformation, US Army Research Lab Funded Project \n-- Dynamic Fracture of Composite, General Electric Company Funded Project University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Science and Technology of China Bachelor's degree,  Mechanical Engineering Purdue University Ph.D.,  Aeronautical and Astronautical Engineering 2006  \u2013 2011 -- Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in High Strain-rate Finite Deformation, US Army Research Lab Funded Project \n-- Dynamic Fracture of Composite, General Electric Company Funded Project Purdue University Ph.D.,  Aeronautical and Astronautical Engineering 2006  \u2013 2011 -- Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in High Strain-rate Finite Deformation, US Army Research Lab Funded Project \n-- Dynamic Fracture of Composite, General Electric Company Funded Project Purdue University Ph.D.,  Aeronautical and Astronautical Engineering 2006  \u2013 2011 -- Experimental Investigation and Constitutive Modeling of Dynamic Behavior of Extra Soft Materials in High Strain-rate Finite Deformation, US Army Research Lab Funded Project \n-- Dynamic Fracture of Composite, General Electric Company Funded Project University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Colorado Boulder University of Science and Technology of China Bachelor's degree,  Mechanical Engineering University of Science and Technology of China Bachelor's degree,  Mechanical Engineering University of Science and Technology of China Bachelor's degree,  Mechanical Engineering Honors & Awards Society for Experimental Mechanics Student presenter award SEM June 2006 Honeywell Innovator Scholarship Honeywell International June 2008 Customer Advocacy Award Intel, CQN April 2014 Society for Experimental Mechanics Student presenter award SEM June 2006 Society for Experimental Mechanics Student presenter award SEM June 2006 Society for Experimental Mechanics Student presenter award SEM June 2006 Honeywell Innovator Scholarship Honeywell International June 2008 Honeywell Innovator Scholarship Honeywell International June 2008 Honeywell Innovator Scholarship Honeywell International June 2008 Customer Advocacy Award Intel, CQN April 2014 Customer Advocacy Award Intel, CQN April 2014 Customer Advocacy Award Intel, CQN April 2014 ", "Experience Senior Quality and Reliability Engineer: Assembly and Test Technology Development Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Senior Quality and Reliability Engineer. Product design/Silicon Quality Reliability Engineer Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Portland, Oregon Area Circuit Design Engineer: Low Power Design Intel Corporation: Circuit Research Lab January 2003  \u2013  April 2004  (1 year 4 months) Portland, Oregon Area Senior Quality and Reliability Engineer: Assembly and Test Technology Development Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Senior Quality and Reliability Engineer: Assembly and Test Technology Development Intel Corporation January 2011  \u2013 Present (4 years 8 months) Chandler, Arizona Senior Quality and Reliability Engineer. Product design/Silicon Quality Reliability Engineer Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Portland, Oregon Area Senior Quality and Reliability Engineer. Product design/Silicon Quality Reliability Engineer Intel Corporation September 2005  \u2013  December 2010  (5 years 4 months) Portland, Oregon Area Circuit Design Engineer: Low Power Design Intel Corporation: Circuit Research Lab January 2003  \u2013  April 2004  (1 year 4 months) Portland, Oregon Area Circuit Design Engineer: Low Power Design Intel Corporation: Circuit Research Lab January 2003  \u2013  April 2004  (1 year 4 months) Portland, Oregon Area Skills Semiconductors SoC Analog Wireless CMOS Simulations IC Verilog Mixed Signal ASIC Circuit Design Testing VLSI Silicon Embedded Systems Failure Analysis RF Reliability Debugging Matlab See 5+ \u00a0 \u00a0 See less Skills  Semiconductors SoC Analog Wireless CMOS Simulations IC Verilog Mixed Signal ASIC Circuit Design Testing VLSI Silicon Embedded Systems Failure Analysis RF Reliability Debugging Matlab See 5+ \u00a0 \u00a0 See less Semiconductors SoC Analog Wireless CMOS Simulations IC Verilog Mixed Signal ASIC Circuit Design Testing VLSI Silicon Embedded Systems Failure Analysis RF Reliability Debugging Matlab See 5+ \u00a0 \u00a0 See less Semiconductors SoC Analog Wireless CMOS Simulations IC Verilog Mixed Signal ASIC Circuit Design Testing VLSI Silicon Embedded Systems Failure Analysis RF Reliability Debugging Matlab See 5+ \u00a0 \u00a0 See less Education University of Waterloo Post Doctoral,  Electrical Engineering 2004  \u2013 2005 University of Waterloo PhD,  Electrical Engineering 2000  \u2013 2004 University of Waterloo MSc,  System Design Engineering 1998  \u2013 2000 Sharif University of Technology BSc,  Electrical engineering 1984  \u2013 1989 Allame Helli University of Waterloo Post Doctoral,  Electrical Engineering 2004  \u2013 2005 University of Waterloo Post Doctoral,  Electrical Engineering 2004  \u2013 2005 University of Waterloo Post Doctoral,  Electrical Engineering 2004  \u2013 2005 University of Waterloo PhD,  Electrical Engineering 2000  \u2013 2004 University of Waterloo PhD,  Electrical Engineering 2000  \u2013 2004 University of Waterloo PhD,  Electrical Engineering 2000  \u2013 2004 University of Waterloo MSc,  System Design Engineering 1998  \u2013 2000 University of Waterloo MSc,  System Design Engineering 1998  \u2013 2000 University of Waterloo MSc,  System Design Engineering 1998  \u2013 2000 Sharif University of Technology BSc,  Electrical engineering 1984  \u2013 1989 Sharif University of Technology BSc,  Electrical engineering 1984  \u2013 1989 Sharif University of Technology BSc,  Electrical engineering 1984  \u2013 1989 Allame Helli Allame Helli Allame Helli ", "Experience Senior Quality and Reliability Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Cara, CA Quality and Reliability Engineer Intel Corporation January 2006  \u2013  July 2013  (7 years 7 months) Hudson, MA Component Design Engineer Intel June 2005  \u2013  December 2005  (7 months) Bangalore, India Senior Quality and Reliability Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Cara, CA Senior Quality and Reliability Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Santa Cara, CA Quality and Reliability Engineer Intel Corporation January 2006  \u2013  July 2013  (7 years 7 months) Hudson, MA Quality and Reliability Engineer Intel Corporation January 2006  \u2013  July 2013  (7 years 7 months) Hudson, MA Component Design Engineer Intel June 2005  \u2013  December 2005  (7 months) Bangalore, India Component Design Engineer Intel June 2005  \u2013  December 2005  (7 months) Bangalore, India Skills VLSI C++ RTL design Algorithms Simulations Java Verilog Perl Semiconductors Microprocessors Python ASIC EDA VHDL CMOS C IC Debugging See 3+ \u00a0 \u00a0 See less Skills  VLSI C++ RTL design Algorithms Simulations Java Verilog Perl Semiconductors Microprocessors Python ASIC EDA VHDL CMOS C IC Debugging See 3+ \u00a0 \u00a0 See less VLSI C++ RTL design Algorithms Simulations Java Verilog Perl Semiconductors Microprocessors Python ASIC EDA VHDL CMOS C IC Debugging See 3+ \u00a0 \u00a0 See less VLSI C++ RTL design Algorithms Simulations Java Verilog Perl Semiconductors Microprocessors Python ASIC EDA VHDL CMOS C IC Debugging See 3+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Kharagpur Master's,  Computer Science Engineering 2004  \u2013 2005 Indian Institute of Technology, Kharagpur Bachelor's,  Computer Science Enginnering 2000  \u2013 2004 Indian Institute of Technology, Kharagpur Master's,  Computer Science Engineering 2004  \u2013 2005 Indian Institute of Technology, Kharagpur Master's,  Computer Science Engineering 2004  \u2013 2005 Indian Institute of Technology, Kharagpur Master's,  Computer Science Engineering 2004  \u2013 2005 Indian Institute of Technology, Kharagpur Bachelor's,  Computer Science Enginnering 2000  \u2013 2004 Indian Institute of Technology, Kharagpur Bachelor's,  Computer Science Enginnering 2000  \u2013 2004 Indian Institute of Technology, Kharagpur Bachelor's,  Computer Science Enginnering 2000  \u2013 2004 ", "Experience Senior Quality and Reliability Engineer Intel Corporation February 1996  \u2013 Present (19 years 7 months) Senior Quality and Reliability Engineer Intel Corporation February 1996  \u2013 Present (19 years 7 months) Senior Quality and Reliability Engineer Intel Corporation February 1996  \u2013 Present (19 years 7 months) ", "Summary Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Summary Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Dedicated and accomplished Senior Mechanical / Thermal Engineer offering over 15 years of experience in semiconductor design. Proven leader with the ability to manage teams, deliver projects on aggressive schedules, and technical problem solving & debugging. Additional core competencies include: \n \nDelivered innovative Thermal / Mechanical solutions \u25cf Proven knowledge of Mechanical / Thermal simulation & correlation \u25cf Statistical analysis \u25cf GD&T \u25cf Designed IC Package, Interpose, and PCB \u25cf Designed from concept to Production Phase \u25cf Team Leadership \u25cf Supplier Management \u25cf Risk Remediation \u25cf Developed Product Quality & Reliability test plan \u25cf Exceptional Verbal and Written Communication Skills.  \n Experience Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Quality and Reliability Engineer Intel Corporation 2012  \u2013 Present (3 years) Folsom Responsible for qualifying Intel\u2019s phone and tablet platforms. Created Platform Quality and Reliability Test Plans, defined Q&R test cases, and MTBF test goals. Assessed health of platforms and determined platform risk score with stakeholders by reviewing, analyzing Q&R Rel data and validation data from various teams. Presented the Platform Quality and Reliability Release Criteria risk assessment to senior leaders and made final recommendations on platform milestones declaration.  \n \n\u25cf\tRecommended action on whether or not to launch platforms based on data from development teams. \n\u25cf\tCollaborated with many cross-functional teams to develop and automate Q&R stress test cases. \n\u25cf\tTested new features to ensure all planned features exceeded or meet minimum quality and reliability standards.  \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior Thermal / Mechanical Engineering Lead Intel Corporation 2009  \u2013  2012  (3 years) Folsom, CA Enabled test socket, thermal solutions, and chassis designs for Intel phones platform. Designed custom validation test sockets for platforms validations. Designed thermal solutions to enable EV/SV corner test cases. Collaborated with cross functional design teams to capture thermal / mechanical requirements to develop an enclosed Form Factor Design (FFD) and opening chassis design. Performed system / component thermal mechanical modeling and collected data for models correlation. Managed vendors, suppliers, and ODMs for prototypes and volume builds. Created characterization test plans and schedule.  \n \n\u25cf\tDelivered test sockets and thermal solutions for platforms validations.  \n\u25cf\tRealized cost savings of millions of dollars by redesigning the socket HW solution. \n\u25cf\tWorked with vendors, suppliers, and ODMs to deliver an opening chassis and FFD enclosed designs. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior IC Package Design Engineer Intel Corporation 2006  \u2013  2009  (3 years) Sacramento, CA Designed wire-bond and flip-chip packages to support networking and embedded products. Collaborated with Product Development Teams (PDTs) to ensure package met design requirements. Owned driving package design rules and managed substrate/assembly houses relationships. Reviewed and signed off designs for fabrication.  \n \n\u25cf\tChaired Package Design Work Group to drive package design / assemblies rules to support products roadmap.  \n\u25cf\tMentored and trained team members on designs with DRCs free. \n\u25cf\tCollaborated with cross functional teams and drove ball-map / die bump freeze and tape out designs as planned.  \n\u25cf\tCollaborated with Design Automation and developed Package Layout Automation (PLA) to improve design TPT & quality. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Mechanical Engineer Intel Corporation 2003  \u2013  2006  (3 years) Folsom, CA Collaborated with Cisco packaging team to come to consensus on shock profiles, board strain gauge placement. Performed shocks testing and collected strain data to correlate with analytical modeling.  \n\u25cf\tWorked closely with customers to gather design requirements and scheduling needs. \n\u25cf\tDelivered results based on customer requests, consistently delighting customers with results. \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n Senior Component Thermal Engineer Intel Corporation 2000  \u2013  2003  (3 years) Folsom, CA Designed passive/active HS solutions to support Intel Networking products. Developed detailed thermal models with Flotherm. Facilitated package thermal simulation and recommended heat sink solutions. Designed JEDEC test boards. Collaborated with external vendors to procure thermal die and heat sink. Collected and analyzed empirical data. Utilized Pro-E for passive/active heat sink modeling. Procured prototypes and released final drawings. \n\u2022\tDelivered passive and active heatsinks reference solutions to customers \n\u2022\tCorrelated thermal model with empirical data and provide correlated model to customers  \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n IC Package design Engineer Intel Corporation 1997  \u2013  2000  (3 years) Chandler, AZ Designed IC packages to meet product roadmap goals. Designed PBGA wirebond packages in 15mm to 35mm technology with Allegro Cadence ADP. Collaborated with silicon design team and package team on ball map freeze and electrical requirements. Resolved assembly issues and substrate manufacturer issues. Defined PBGA design rules.  \n \n\u25cf\tDeveloped Package Layout Automation (PLA) to improve design TPT. \n\u25cf\tDrove substrate suppliers and assemblies house to continue to push design rules and assembly rules envelop \n Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Equipment Engineer Bausch + Lomb June 1996  \u2013  April 1997  (11 months) Rochester, New York Area Focus on redesigning manufacturing subsystems to reduce maintenance time to increase productivity. Languages English Chinese Vietnamese English Chinese Vietnamese English Chinese Vietnamese Skills Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Skills  Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Cross-functional Team... Program Management Board design Mechanical Product... Component Thermal Design Flip Chip / Wire Bond... Test Development Manufacturing Engineering Testing Simulations Semiconductors Automation Finite Element Analysis PTC Creo IC See 1+ \u00a0 \u00a0 See less Education Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 Rochester Institute of Technology Bachelor of Science (B.S.),  Mechanical Engineering 1992  \u2013 1996 "]}