```md
# –®–∞–±–ª–æ–Ω –ø—Ä–æ–µ–∫—Ç–∞ Xilinx ISE –¥–ª—è Basys 2

–≠—Ç–æ—Ç —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–π —Å–æ–¥–µ—Ä–∂–∏—Ç —á–∏—Å—Ç—ã–π –∏ –º–∏–Ω–∏–º–∞–ª—å–Ω—ã–π —à–∞–±–ª–æ–Ω –ø—Ä–æ–µ–∫—Ç–∞
**Xilinx ISE** –¥–ª—è FPGA-–ø–ª–∞—Ç—ã **Digilent Basys 2 (Spartan-3E)**.

–®–∞–±–ª–æ–Ω –ø—Ä–µ–¥–Ω–∞–∑–Ω–∞—á–µ–Ω –¥–ª—è –±—ã—Å—Ç—Ä–æ–≥–æ —Å–æ–∑–¥–∞–Ω–∏—è –Ω–æ–≤—ã—Ö –ø—Ä–æ–µ–∫—Ç–æ–≤ –±–µ–∑
—Ä—É—á–Ω–æ–π –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ Xilinx ISE –∫–∞–∂–¥—ã–π —Ä–∞–∑.

üá¨üáß English version: [README.md](README.md)

---

## –û–ø–∏—Å–∞–Ω–∏–µ

–í —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–∏ –Ω–∞—Ö–æ–¥—è—Ç—Å—è:
- –≥–æ—Ç–æ–≤—ã–π —à–∞–±–ª–æ–Ω –ø—Ä–æ–µ–∫—Ç–∞ Xilinx ISE
- Python-—Å–∫—Ä–∏–ø—Ç –¥–ª—è —Å–æ–∑–¥–∞–Ω–∏—è –Ω–æ–≤—ã—Ö –ø—Ä–æ–µ–∫—Ç–æ–≤
- –∫–æ—Ä—Ä–µ–∫—Ç–Ω—ã–π —Ñ–∞–π–ª –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π (UCF) –¥–ª—è –ø–ª–∞—Ç—ã Basys 2

–¶–µ–ª—å ‚Äî –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å –æ–¥–∏–Ω –ø—Ä–æ–≤–µ—Ä–µ–Ω–Ω—ã–π —à–∞–±–ª–æ–Ω –∫–∞–∫ –æ—Å–Ω–æ–≤—É
–¥–ª—è –≤—Å–µ—Ö –Ω–æ–≤—ã—Ö –ø—Ä–æ–µ–∫—Ç–æ–≤.

---

## –¢—Ä–µ–±–æ–≤–∞–Ω–∏—è

- FPGA-–ø–ª–∞—Ç–∞ **Basys 2**
- **Xilinx ISE WebPACK**
- **Digilent Adept**
- Python 3.x (–¥–ª—è –≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä–∞ –ø—Ä–æ–µ–∫—Ç–æ–≤)

---

## –°—Ç—Ä—É–∫—Ç—É—Ä–∞ —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏—è

ise-basys2-project/
‚îú‚îÄ‚îÄ Basys2Project.xise # –®–∞–±–ª–æ–Ω –ø—Ä–æ–µ–∫—Ç–∞ ISE
‚îú‚îÄ‚îÄ Basys2Project.vhd # –®–∞–±–ª–æ–Ω –≤–µ—Ä—Ö–Ω–µ–≥–æ –º–æ–¥—É–ª—è
‚îú‚îÄ‚îÄ Basys2_100_250General.ucf # UCF –¥–ª—è Basys 2
‚îú‚îÄ‚îÄ create-new-project.py # –ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –ø—Ä–æ–µ–∫—Ç–æ–≤
‚îú‚îÄ‚îÄ .gitignore
‚îú‚îÄ‚îÄ README.md
‚îî‚îÄ‚îÄ README.ru.md

yaml
–ö–æ–ø–∏—Ä–æ–≤–∞—Ç—å –∫–æ–¥

---

## –°–æ–∑–¥–∞–Ω–∏–µ –Ω–æ–≤–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞

1. –ü–µ—Ä–µ–π–¥–∏—Ç–µ –≤ –∫–æ—Ä–Ω–µ–≤—É—é –ø–∞–ø–∫—É —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏—è:

```bash
cd ise-basys2-project
–ó–∞–ø—É—Å—Ç–∏—Ç–µ —Å–∫—Ä–∏–ø—Ç:

bash
–ö–æ–ø–∏—Ä–æ–≤–∞—Ç—å –∫–æ–¥
python create-new-project.py "–ò–º—è –ø—Ä–æ–µ–∫—Ç–∞"
–ë—É–¥–µ—Ç —Å–æ–∑–¥–∞–Ω–∞ –Ω–æ–≤–∞—è –ø–∞–ø–∫–∞ –ø—Ä–æ–µ–∫—Ç–∞:

text
–ö–æ–ø–∏—Ä–æ–≤–∞—Ç—å –∫–æ–¥
–ò–º—è_–ø—Ä–æ–µ–∫—Ç–∞/
‚îú‚îÄ‚îÄ –ò–º—è_–ø—Ä–æ–µ–∫—Ç–∞.xise
‚îú‚îÄ‚îÄ Basys2_100_250General.ucf
‚îî‚îÄ‚îÄ VHD/
    ‚îî‚îÄ‚îÄ –ò–º—è_–ø—Ä–æ–µ–∫—Ç–∞.vhd
–û—Ç–∫—Ä–æ–π—Ç–µ —Ñ–∞–π–ª .xise –≤ Xilinx ISE –∏ —Å–æ–±–µ—Ä–∏—Ç–µ –ø—Ä–æ–µ–∫—Ç.

–Ø–∑—ã–∫–∏ –æ–ø–∏—Å–∞–Ω–∏—è (VHDL / Verilog)
Xilinx ISE –Ω–µ —Ä–∞–∑–¥–µ–ª—è–µ—Ç –ø—Ä–æ–µ–∫—Ç—ã –ø–æ —è–∑—ã–∫–∞–º HDL.

–í –æ–¥–Ω–æ–º –ø—Ä–æ–µ–∫—Ç–µ –º–æ–≥—É—Ç –∏—Å–ø–æ–ª—å–∑–æ–≤–∞—Ç—å—Å—è:

VHDL (.vhd)

Verilog (.v)

–∏–ª–∏ –∏—Ö –∫–æ–º–±–∏–Ω–∞—Ü–∏—è

–í–∞–∂–Ω–æ —Ç–æ–ª—å–∫–æ –ø—Ä–∞–≤–∏–ª—å–Ω–æ —É–∫–∞–∑–∞—Ç—å –≤–µ—Ä—Ö–Ω–∏–π –º–æ–¥—É–ª—å.

–í–∞–∂–Ω–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ ISE: FPGA Start-Up Clock
–ü—Ä–∏ –ø—Ä–æ–≥—Ä–∞–º–º–∏—Ä–æ–≤–∞–Ω–∏–∏ FPGA –Ω–∞–ø—Ä—è–º—É—é —á–µ—Ä–µ–∑ JTAG (Adept) –Ω–µ–æ–±—Ö–æ–¥–∏–º–æ –∏–∑–º–µ–Ω–∏—Ç—å
–∏—Å—Ç–æ—á–Ω–∏–∫ —Ç–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏—è –ø—Ä–∏ —Å—Ç–∞—Ä—Ç–µ.

–û–±—è–∑–∞—Ç–µ–ª—å–Ω–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞:

FPGA Start-Up Clock ‚Üí JTAG Clock

–ü—É—Ç—å –≤ ISE:

mathematica
–ö–æ–ø–∏—Ä–æ–≤–∞—Ç—å –∫–æ–¥
Generate Programming File
‚Üí Process Properties
‚Üí Startup Options
‚Üí FPGA Start-Up Clock
–ö–æ–Ω—Ç—Ä–æ–ª—å –≤–µ—Ä—Å–∏–π (Git)
Xilinx ISE —Å–æ–∑–¥–∞—ë—Ç –±–æ–ª—å—à–æ–µ –∫–æ–ª–∏—á–µ—Å—Ç–≤–æ –≤—Ä–µ–º–µ–Ω–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤.
–í —Ä–µ–ø–æ–∑–∏—Ç–æ—Ä–∏–∏ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è .gitignore, –∏—Å–∫–ª—é—á–∞—é—â–∏–π build-–∞—Ä—Ç–µ—Ñ–∞–∫—Ç—ã.

–†–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è —Ö—Ä–∞–Ω–∏—Ç—å –≤ Git —Ç–æ–ª—å–∫–æ:

.xise

.ucf

.v / .vhd

README

–ê–≤—Ç–æ—Ä—Å—Ç–≤–æ
–ü—Ä–æ–µ–∫—Ç –æ—Å–Ω–æ–≤–∞–Ω –Ω–∞ –æ—Ä–∏–≥–∏–Ω–∞–ª—å–Ω–æ–π —Ä–∞–±–æ—Ç–µ
Thomas Russell Murphy:

https://github.com/thomasrussellmurphy/ise-basys2-project

Basys 2‚Ñ¢ —è–≤–ª—è–µ—Ç—Å—è —Ç–æ—Ä–≥–æ–≤–æ–π –º–∞—Ä–∫–æ–π Digilent Inc.

markdown
–ö–æ–ø–∏—Ä–æ–≤–∞—Ç—å –∫–æ–¥
