Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jan 21 19:27:16 2019
| Host         : WIN-01609101751 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AHeap_top_timing_summary_routed.rpt -pb AHeap_top_timing_summary_routed.pb -rpx AHeap_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AHeap_top
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: delft2/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[4]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[0]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q (HIGH)

 There are 224 register/latch pins with no clock driven by root clock pin: winnertree0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[4]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[0]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[2]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[3]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr_reg[4]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[0]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1098 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.236       -4.814                     63                20936        0.089        0.000                      0                20936        1.700        0.000                       0                  7518  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
SYS_CLK  {0.000 2.100}        4.200           238.095         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYS_CLK            -0.236       -4.814                     63                20936        0.089        0.000                      0                20936        1.700        0.000                       0                  7518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :           63  Failing Endpoints,  Worst Slack       -0.236ns,  Total Violation       -4.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.445ns (11.527%)  route 3.415ns (88.473%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 8.303 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y145       FDCE                                         r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDCE (Prop_fdce_C_Q)         0.223     4.670 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q
                         net (fo=13, routed)          0.448     5.118    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wraddress[2]
    SLICE_X103Y146       LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4/O
                         net (fo=2, routed)           0.107     5.268    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4_n_0
    SLICE_X103Y146       LUT5 (Prop_lut5_I0_O)        0.043     5.311 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1/O
                         net (fo=1, routed)           0.506     5.816    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.909 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=238, routed)         1.586     7.495    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X90Y162        LUT4 (Prop_lut4_I3_O)        0.043     7.538 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr[1]_i_1/O
                         net (fo=8, routed)           0.769     8.307    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X5Y70         RAMB18E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.105     8.303    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y70         RAMB18E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220     8.522    
                         clock uncertainty           -0.035     8.487    
    RAMB18_X5Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.071    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.445ns (11.655%)  route 3.373ns (88.345%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 8.303 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y145       FDCE                                         r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDCE (Prop_fdce_C_Q)         0.223     4.670 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q
                         net (fo=13, routed)          0.448     5.118    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wraddress[2]
    SLICE_X103Y146       LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4/O
                         net (fo=2, routed)           0.107     5.268    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4_n_0
    SLICE_X103Y146       LUT5 (Prop_lut5_I0_O)        0.043     5.311 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1/O
                         net (fo=1, routed)           0.506     5.816    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.909 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=238, routed)         1.582     7.491    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X95Y159        LUT3 (Prop_lut3_I1_O)        0.043     7.534 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr[0]_i_1/O
                         net (fo=8, routed)           0.731     8.265    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X5Y70         RAMB18E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.105     8.303    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y70         RAMB18E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.220     8.522    
                         clock uncertainty           -0.035     8.487    
    RAMB18_X5Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.416     8.071    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.445ns (11.664%)  route 3.370ns (88.336%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 8.305 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y145       FDCE                                         r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDCE (Prop_fdce_C_Q)         0.223     4.670 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q
                         net (fo=13, routed)          0.448     5.118    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wraddress[2]
    SLICE_X103Y146       LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4/O
                         net (fo=2, routed)           0.107     5.268    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4_n_0
    SLICE_X103Y146       LUT5 (Prop_lut5_I0_O)        0.043     5.311 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1/O
                         net (fo=1, routed)           0.506     5.816    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.909 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=238, routed)         1.582     7.491    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X95Y159        LUT3 (Prop_lut3_I1_O)        0.043     7.534 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr[0]_i_1/O
                         net (fo=8, routed)           0.728     8.262    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y34         RAMB36E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.107     8.305    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y34         RAMB36E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.524    
                         clock uncertainty           -0.035     8.489    
    RAMB36_X5Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.073    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.073    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.463ns (12.119%)  route 3.358ns (87.881%))
  Logic Levels:           3  (BUFG=1 LUT5=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 8.317 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y147       FDCE                                         r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDCE (Prop_fdce_C_Q)         0.204     4.651 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q
                         net (fo=13, routed)          0.560     5.211    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Q[3]
    SLICE_X105Y146       LUT5 (Prop_lut5_I1_O)        0.123     5.334 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__3/O
                         net (fo=1, routed)           0.436     5.769    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.862 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=216, routed)         1.572     7.434    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X91Y177        LUT5 (Prop_lut5_I1_O)        0.043     7.477 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/ram_224_16_pkt0_i_2__1/O
                         net (fo=7, routed)           0.790     8.267    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X5Y39         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.119     8.317    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y39         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.536    
                         clock uncertainty           -0.035     8.501    
    RAMB36_X5Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     8.085    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.463ns (12.161%)  route 3.344ns (87.839%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 8.317 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y147       FDCE                                         r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDCE (Prop_fdce_C_Q)         0.204     4.651 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q
                         net (fo=13, routed)          0.560     5.211    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Q[3]
    SLICE_X105Y146       LUT5 (Prop_lut5_I1_O)        0.123     5.334 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__3/O
                         net (fo=1, routed)           0.436     5.769    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.862 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=216, routed)         1.564     7.426    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X87Y175        LUT3 (Prop_lut3_I1_O)        0.043     7.469 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/ram_224_16_pkt0_i_4__1/O
                         net (fo=7, routed)           0.785     8.254    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y39         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.119     8.317    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y39         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.536    
                         clock uncertainty           -0.035     8.501    
    RAMB36_X5Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.085    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.463ns (12.011%)  route 3.392ns (87.989%))
  Logic Levels:           3  (BUFG=1 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 8.373 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y147       FDCE                                         r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDCE (Prop_fdce_C_Q)         0.204     4.651 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q
                         net (fo=13, routed)          0.560     5.211    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Q[3]
    SLICE_X105Y146       LUT5 (Prop_lut5_I1_O)        0.123     5.334 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__3/O
                         net (fo=1, routed)           0.436     5.769    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.862 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=216, routed)         1.572     7.434    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X91Y177        LUT5 (Prop_lut5_I1_O)        0.043     7.477 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/ram_224_16_pkt0_i_2__1/O
                         net (fo=7, routed)           0.825     8.302    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y34         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.175     8.373    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y34         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.592    
                         clock uncertainty           -0.035     8.557    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     8.141    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.463ns (12.019%)  route 3.389ns (87.981%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 8.371 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y147       FDCE                                         r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDCE (Prop_fdce_C_Q)         0.204     4.651 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q
                         net (fo=13, routed)          0.560     5.211    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Q[3]
    SLICE_X105Y146       LUT5 (Prop_lut5_I1_O)        0.123     5.334 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__3/O
                         net (fo=1, routed)           0.436     5.769    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.862 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=216, routed)         1.564     7.426    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X87Y175        LUT3 (Prop_lut3_I1_O)        0.043     7.469 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/ram_224_16_pkt0_i_4__1/O
                         net (fo=7, routed)           0.830     8.299    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X4Y35         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.173     8.371    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y35         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.590    
                         clock uncertainty           -0.035     8.555    
    RAMB36_X4Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.139    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.445ns (11.475%)  route 3.433ns (88.525%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 8.321 - 4.200 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.232     4.450    delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X99Y146        FDCE                                         r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y146        FDCE (Prop_fdce_C_Q)         0.223     4.673 r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q
                         net (fo=14, routed)          0.446     5.119    delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wraddress[2]
    SLICE_X101Y146       LUT6 (Prop_lut6_I1_O)        0.043     5.162 r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_3__0/O
                         net (fo=2, routed)           0.105     5.266    delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_3__0_n_0
    SLICE_X101Y146       LUT5 (Prop_lut5_I0_O)        0.043     5.309 r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__0/O
                         net (fo=1, routed)           0.433     5.743    delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.836 r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=238, routed)         1.602     7.437    delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X87Y144        LUT3 (Prop_lut3_I1_O)        0.043     7.480 r  delft1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr[0]_i_1__0/O
                         net (fo=8, routed)           0.848     8.328    delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y24         RAMB36E1                                     r  delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.123     8.321    delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.306     8.626    
                         clock uncertainty           -0.035     8.591    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.175    delft1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.463ns (12.226%)  route 3.324ns (87.774%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 8.315 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y147       FDCE                                         r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y147       FDCE (Prop_fdce_C_Q)         0.204     4.651 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[3]/Q
                         net (fo=13, routed)          0.560     5.211    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Q[3]
    SLICE_X105Y146       LUT5 (Prop_lut5_I1_O)        0.123     5.334 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1__3/O
                         net (fo=1, routed)           0.436     5.769    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     5.862 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=216, routed)         1.564     7.426    winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X87Y175        LUT3 (Prop_lut3_I1_O)        0.043     7.469 r  winnertree1/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/ram_224_16_pkt0_i_4__1/O
                         net (fo=7, routed)           0.765     8.234    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X5Y38         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.117     8.315    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y38         RAMB36E1                                     r  winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.534    
                         clock uncertainty           -0.035     8.499    
    RAMB36_X5Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     8.083    winnertree1/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (SYS_CLK rise@4.200ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.445ns (11.751%)  route 3.342ns (88.249%))
  Logic Levels:           4  (BUFG=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 8.317 - 4.200 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.396     3.125    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.218 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.229     4.447    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/SYS_CLK_IBUF_BUFG
    SLICE_X103Y145       FDCE                                         r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDCE (Prop_fdce_C_Q)         0.223     4.670 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr_reg[2]/Q
                         net (fo=13, routed)          0.448     5.118    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wraddress[2]
    SLICE_X103Y146       LUT6 (Prop_lut6_I1_O)        0.043     5.161 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4/O
                         net (fo=2, routed)           0.107     5.268    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/wptr[3]_i_4_n_0
    SLICE_X103Y146       LUT5 (Prop_lut5_I0_O)        0.043     5.311 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_i_1/O
                         net (fo=1, routed)           0.506     5.816    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.909 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG_inst/O
                         net (fo=238, routed)         1.561     7.470    delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/Empty_reg_reg_0_BUFG
    SLICE_X93Y170        LUT5 (Prop_lut5_I0_O)        0.043     7.513 r  delft0/scfifo_224_16_pkt_fifo/SYNC.scfifo_inst/rptr[2]_i_1/O
                         net (fo=8, routed)           0.721     8.234    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X5Y30         RAMB36E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    4.200     4.200 r  
    AC18                                              0.000     4.200 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     4.200    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.654     4.854 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.261     7.115    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.198 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        1.119     8.317    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y30         RAMB36E1                                     r  delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     8.536    
                         clock uncertainty           -0.035     8.501    
    RAMB36_X5Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416     8.085    delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                 -0.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 delft2/check_key_q_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft2/Dleft_out_key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.146ns (34.944%)  route 0.272ns (65.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.557     1.790    delft2/SYS_CLK_IBUF_BUFG
    SLICE_X130Y112       FDCE                                         r  delft2/check_key_q_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y112       FDCE (Prop_fdce_C_Q)         0.118     1.908 r  delft2/check_key_q_reg2_reg[6]/Q
                         net (fo=1, routed)           0.272     2.180    delft2/check_key_q_reg2_reg_n_0_[6]
    SLICE_X131Y98        LUT2 (Prop_lut2_I1_O)        0.028     2.208 r  delft2/Dleft_out_key[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.208    delft2/Dleft_out_key0_in[6]
    SLICE_X131Y98        FDCE                                         r  delft2/Dleft_out_key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.834     2.397    delft2/SYS_CLK_IBUF_BUFG
    SLICE_X131Y98        FDCE                                         r  delft2/Dleft_out_key_reg[6]/C
                         clock pessimism             -0.338     2.059    
    SLICE_X131Y98        FDCE (Hold_fdce_C_D)         0.060     2.119    delft2/Dleft_out_key_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 delft0/check_key_q_reg2_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/Dleft_out_key_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.625     1.858    delft0/SYS_CLK_IBUF_BUFG
    SLICE_X31Y121        FDCE                                         r  delft0/check_key_q_reg2_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDCE (Prop_fdce_C_Q)         0.100     1.958 r  delft0/check_key_q_reg2_reg[119]/Q
                         net (fo=3, routed)           0.062     2.020    delft0/p_1_in[23]
    SLICE_X30Y121        LUT2 (Prop_lut2_I1_O)        0.028     2.048 r  delft0/Dleft_out_key[119]_i_1/O
                         net (fo=1, routed)           0.000     2.048    delft0/Dleft_out_key0_in[119]
    SLICE_X30Y121        FDCE                                         r  delft0/Dleft_out_key_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.826     2.389    delft0/SYS_CLK_IBUF_BUFG
    SLICE_X30Y121        FDCE                                         r  delft0/Dleft_out_key_reg[119]/C
                         clock pessimism             -0.520     1.869    
    SLICE_X30Y121        FDCE (Hold_fdce_C_D)         0.087     1.956    delft0/Dleft_out_key_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 delft0/ram_data_a_reg[189]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.497%)  route 0.506ns (83.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.635     1.868    delft0/SYS_CLK_IBUF_BUFG
    SLICE_X27Y140        FDCE                                         r  delft0/ram_data_a_reg[189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDCE (Prop_fdce_C_Q)         0.100     1.968 r  delft0/ram_data_a_reg[189]/Q
                         net (fo=4, routed)           0.506     2.474    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y35         RAMB36E1                                     r  delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.852     2.414    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.330     2.085    
    RAMB36_X1Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.381    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 delft2/check_key_q_reg2_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft2/Dleft_out_key_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.146ns (32.650%)  route 0.301ns (67.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.559     1.792    delft2/SYS_CLK_IBUF_BUFG
    SLICE_X132Y107       FDCE                                         r  delft2/check_key_q_reg2_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y107       FDCE (Prop_fdce_C_Q)         0.118     1.910 r  delft2/check_key_q_reg2_reg[91]/Q
                         net (fo=2, routed)           0.301     2.211    delft2/check_key_q_reg2_reg_n_0_[91]
    SLICE_X132Y91        LUT2 (Prop_lut2_I1_O)        0.028     2.239 r  delft2/Dleft_out_key[91]_i_1__1/O
                         net (fo=1, routed)           0.000     2.239    delft2/Dleft_out_key0_in[91]
    SLICE_X132Y91        FDCE                                         r  delft2/Dleft_out_key_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.832     2.395    delft2/SYS_CLK_IBUF_BUFG
    SLICE_X132Y91        FDCE                                         r  delft2/Dleft_out_key_reg[91]/C
                         clock pessimism             -0.338     2.057    
    SLICE_X132Y91        FDCE (Hold_fdce_C_D)         0.087     2.144    delft2/Dleft_out_key_reg[91]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 delft0/ram_addr_a_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.704%)  route 0.232ns (66.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.601     1.834    delft0/SYS_CLK_IBUF_BUFG
    SLICE_X34Y136        FDCE                                         r  delft0/ram_addr_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y136        FDCE (Prop_fdce_C_Q)         0.118     1.952 r  delft0/ram_addr_a_reg[12]/Q
                         net (fo=7, routed)           0.232     2.184    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[12]
    RAMB18_X2Y56         RAMB18E1                                     r  delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.837     2.399    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y56         RAMB18E1                                     r  delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.902    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.085    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 winnertree1/check_key_q_reg2_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/Dleft_out_key_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.797%)  route 0.332ns (72.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.582     1.815    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X155Y195       FDCE                                         r  winnertree1/check_key_q_reg2_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y195       FDCE (Prop_fdce_C_Q)         0.100     1.915 r  winnertree1/check_key_q_reg2_reg[45]/Q
                         net (fo=2, routed)           0.332     2.248    winnertree1/hash_2/Q[13]
    SLICE_X157Y206       LUT4 (Prop_lut4_I1_O)        0.028     2.276 r  winnertree1/hash_2/Dleft_out_key[45]_i_1__3/O
                         net (fo=1, routed)           0.000     2.276    winnertree1/Dleft_out_key0_in[45]
    SLICE_X157Y206       FDCE                                         r  winnertree1/Dleft_out_key_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.889     2.452    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X157Y206       FDCE                                         r  winnertree1/Dleft_out_key_reg[45]/C
                         clock pessimism             -0.338     2.114    
    SLICE_X157Y206       FDCE (Hold_fdce_C_D)         0.061     2.175    winnertree1/Dleft_out_key_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 winnertree1/check_key_q_reg2_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/Dleft_out_key_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.663%)  route 0.335ns (72.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.551     1.784    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X153Y199       FDCE                                         r  winnertree1/check_key_q_reg2_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y199       FDCE (Prop_fdce_C_Q)         0.100     1.884 r  winnertree1/check_key_q_reg2_reg[74]/Q
                         net (fo=2, routed)           0.335     2.219    winnertree1/hash_2/Q[42]
    SLICE_X153Y207       LUT4 (Prop_lut4_I1_O)        0.028     2.247 r  winnertree1/hash_2/Dleft_out_key[74]_i_1__3/O
                         net (fo=1, routed)           0.000     2.247    winnertree1/Dleft_out_key0_in[74]
    SLICE_X153Y207       FDCE                                         r  winnertree1/Dleft_out_key_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.855     2.418    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X153Y207       FDCE                                         r  winnertree1/Dleft_out_key_reg[74]/C
                         clock pessimism             -0.338     2.080    
    SLICE_X153Y207       FDCE (Hold_fdce_C_D)         0.061     2.141    winnertree1/Dleft_out_key_reg[74]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 delft1/check_key_q_reg1_reg[204]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            delft1/check_key_q_reg2_reg[204]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.549     1.782    delft1/SYS_CLK_IBUF_BUFG
    SLICE_X75Y130        FDCE                                         r  delft1/check_key_q_reg1_reg[204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDCE (Prop_fdce_C_Q)         0.100     1.882 r  delft1/check_key_q_reg1_reg[204]/Q
                         net (fo=1, routed)           0.055     1.937    delft1/check_key_q_reg1[204]
    SLICE_X75Y130        FDCE                                         r  delft1/check_key_q_reg2_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.748     2.311    delft1/SYS_CLK_IBUF_BUFG
    SLICE_X75Y130        FDCE                                         r  delft1/check_key_q_reg2_reg[204]/C
                         clock pessimism             -0.529     1.782    
    SLICE_X75Y130        FDCE (Hold_fdce_C_D)         0.049     1.831    delft1/check_key_q_reg2_reg[204]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 winnertree1/hash_2/q_a_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/Dleft_out_key_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.030%)  route 0.364ns (73.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.584     1.817    winnertree1/hash_2/SYS_CLK_IBUF_BUFG
    SLICE_X159Y196       FDCE                                         r  winnertree1/hash_2/q_a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y196       FDCE (Prop_fdce_C_Q)         0.100     1.917 r  winnertree1/hash_2/q_a_reg[17]/Q
                         net (fo=3, routed)           0.364     2.281    winnertree1/hash_2/q_a_reg_n_0_[17]
    SLICE_X158Y208       LUT4 (Prop_lut4_I3_O)        0.028     2.309 r  winnertree1/hash_2/Dleft_out_key[49]_i_1__3/O
                         net (fo=1, routed)           0.000     2.309    winnertree1/Dleft_out_key0_in[49]
    SLICE_X158Y208       FDCE                                         r  winnertree1/Dleft_out_key_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.890     2.453    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X158Y208       FDCE                                         r  winnertree1/Dleft_out_key_reg[49]/C
                         clock pessimism             -0.338     2.115    
    SLICE_X158Y208       FDCE (Hold_fdce_C_D)         0.087     2.202    winnertree1/Dleft_out_key_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 winnertree1/check_key_q_reg1_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            winnertree1/check_key_q_reg2_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.071     0.071 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.207    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.233 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.551     1.784    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X153Y197       FDCE                                         r  winnertree1/check_key_q_reg1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y197       FDCE (Prop_fdce_C_Q)         0.100     1.884 r  winnertree1/check_key_q_reg1_reg[59]/Q
                         net (fo=1, routed)           0.055     1.939    winnertree1/check_key_q_reg1[59]
    SLICE_X153Y197       FDCE                                         r  winnertree1/check_key_q_reg2_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    AC18                 IBUF (Prop_ibuf_I_O)         0.319     0.319 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.533    SYS_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.563 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=7517, routed)        0.757     2.320    winnertree1/SYS_CLK_IBUF_BUFG
    SLICE_X153Y197       FDCE                                         r  winnertree1/check_key_q_reg2_reg[59]/C
                         clock pessimism             -0.536     1.784    
    SLICE_X153Y197       FDCE (Hold_fdce_C_D)         0.047     1.831    winnertree1/check_key_q_reg2_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.200
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.200       2.361      RAMB36_X2Y9    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.200       2.361      RAMB36_X2Y9    delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.200       2.361      RAMB36_X1Y30   delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.200       2.361      RAMB36_X1Y30   delft0/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.200       2.361      RAMB36_X5Y32   delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.200       2.361      RAMB36_X5Y32   delft0/ram_224_16_pkt0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.200       2.361      RAMB36_X2Y8    delft1/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.200       2.361      RAMB36_X2Y8    delft1/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.200       2.361      RAMB36_X5Y9    delft1/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.200       2.361      RAMB36_X5Y9    delft1/hash2_ram_1024_192/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X62Y143  delft0/ram_addr_a_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X63Y142  delft0/check_key_q_reg0_reg[101]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X67Y141  delft0/check_key_q_reg0_reg[103]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X66Y136  delft0/check_key_q_reg0_reg[109]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X62Y141  delft0/check_key_q_reg0_reg[111]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X66Y136  delft0/check_key_q_reg0_reg[119]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X72Y137  delft0/check_key_q_reg0_reg[121]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X63Y142  delft0/check_key_q_reg0_reg[123]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X71Y139  delft0/check_key_q_reg0_reg[129]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.100       1.700      SLICE_X71Y139  delft0/check_key_q_reg0_reg[137]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X62Y145  delft0/ram_addr_a_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X61Y144  delft0/ram_addr_a_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X34Y136  delft0/ram_addr_a_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X36Y136  delft0/ram_addr_a_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X63Y144  delft0/ram_addr_a_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X33Y120  delft0/ram_data_a_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X27Y114  delft0/ram_data_a_reg[100]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X42Y109  delft0/ram_data_a_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X42Y109  delft0/ram_data_a_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.100       1.750      SLICE_X27Y115  delft0/ram_data_a_reg[111]/C



