// Mem file initialization records.
//
// SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
// Vivado v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Sunday April 12, 2020 - 11:39:38 pm, from:
//
//     Map file     - /home/docquantum/homework/ce446_solovey/final/code/Skrach.srcs/sources_1/bd/lab4_design/lab4_design.bmm
//     Data file(s) - /home/docquantum/homework/ce446_solovey/final/code/Skrach.srcs/sources_1/bd/lab4_design/ip/lab4_design_microblaze_0_5/data/mb_bootloop_le.elf
//
// Address space 'lab4_design_i_microblaze_0.lab4_design_i_microblaze_0_local_memory_lmb_bram_128K_2_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
