$date
	Thu Aug  3 10:39:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example1_tb $end
$var wire 1 ! d $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module e1 $end
$var wire 1 ! f $end
$var wire 1 % g $end
$var wire 1 & h $end
$var wire 1 ' k $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1&
1$
#40
0!
0&
0'
0$
1#
#60
1$
#80
1'
0$
0#
1"
#100
1!
1&
1$
#120
0&
1%
0'
0$
1#
#140
1$
#160
