{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677252570839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677252570839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 23:29:30 2023 " "Processing started: Fri Feb 24 23:29:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677252570839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677252570839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderSeg7 -c AdderSeg7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderSeg7 -c AdderSeg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677252570839 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677252571209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderseg7.v 3 3 " "Found 3 design units, including 3 entities, in source file adderseg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSeg7 " "Found entity 1: AdderSeg7" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677252571274 ""} { "Info" "ISGN_ENTITY_NAME" "2 Key " "Found entity 2: Key" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677252571274 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_driver " "Found entity 3: seg_driver" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677252571274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677252571274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderSeg7 " "Elaborating entity \"AdderSeg7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677252571333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key Key:nKey\[0\].Key " "Elaborating entity \"Key\" for hierarchy \"Key:nKey\[0\].Key\"" {  } { { "AdderSeg7.v" "nKey\[0\].Key" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677252571347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:seg_driver\"" {  } { { "AdderSeg7.v" "seg_driver" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677252571356 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "dic AdderSeg7.v(76) " "Verilog HDL warning at AdderSeg7.v(76): initial value for variable dic should be constant" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 76 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1677252571357 "|AdderSeg7|seg_driver:seg_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AdderSeg7.v(97) " "Verilog HDL Case Statement information at AdderSeg7.v(97): all case item expressions in this case statement are onehot" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677252571361 "|AdderSeg7|seg_driver:seg_driver"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dic 0 AdderSeg7.v(65) " "Net \"dic\" at AdderSeg7.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1677252571372 "|AdderSeg7|seg_driver:seg_driver"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "num_cnt\[3\]\[3\] AdderSeg7.v(108) " "Can't resolve multiple constant drivers for net \"num_cnt\[3\]\[3\]\" at AdderSeg7.v(108)" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 108 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677252571374 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "AdderSeg7.v(97) " "Constant driver at AdderSeg7.v(97)" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 97 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1677252571375 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "num_cnt\[3\]\[2\] AdderSeg7.v(108) " "Can't resolve multiple constant drivers for net \"num_cnt\[3\]\[2\]\" at AdderSeg7.v(108)" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 108 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677252571375 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "num_cnt\[3\]\[1\] AdderSeg7.v(108) " "Can't resolve multiple constant drivers for net \"num_cnt\[3\]\[1\]\" at AdderSeg7.v(108)" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 108 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677252571375 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "num_cnt\[3\]\[0\] AdderSeg7.v(108) " "Can't resolve multiple constant drivers for net \"num_cnt\[3\]\[0\]\" at AdderSeg7.v(108)" {  } { { "AdderSeg7.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 108 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677252571375 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "seg_driver:seg_driver " "Can't elaborate user hierarchy \"seg_driver:seg_driver\"" {  } { { "AdderSeg7.v" "seg_driver" { Text "D:/vic/Project/Verilog_Project/AdderSeg7/AdderSeg7.v" 35 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677252571375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677252571524 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 24 23:29:31 2023 " "Processing ended: Fri Feb 24 23:29:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677252571524 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677252571524 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677252571524 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677252571524 ""}
