// Seed: 1307645468
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = 1;
  id_2(
      .id_0(), .id_1(id_1), .id_2(1), .id_3(1 == 1), .id_4(id_1)
  );
  assign id_1 = 1;
  wire id_3;
  module_0(
      id_3, id_3
  );
  logic [7:0] id_4;
  wire id_5;
  always id_4[1 : 1] = 1;
  wire id_6;
endmodule
