Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: TestProject.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TestProject.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TestProject"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TestProject
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProject\Svn2.vf" into library work
Parsing module <Svn2>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProject\DividerForNumber.vf" into library work
Parsing module <CD4RE_HXILINX_DividerForNumber>.
Parsing module <FTC_HXILINX_DividerForNumber>.
Parsing module <DividerForNumber>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProject\DividerFor7segment.vf" into library work
Parsing module <CB4RE_HXILINX_DividerFor7segment>.
Parsing module <DividerFor7segment>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProject\Divider.vf" into library work
Parsing module <CD4RE_HXILINX_Divider>.
Parsing module <FTC_HXILINX_Divider>.
Parsing module <Divider>.
Analyzing Verilog file "D:\work\2D\Digital\lab\TestProject\TestProject.vf" into library work
Parsing module <CD4RE_HXILINX_TestProject>.
Parsing module <FTC_HXILINX_TestProject>.
Parsing module <D2_4E_HXILINX_TestProject>.
Parsing module <CB4RE_HXILINX_TestProject>.
Parsing module <M2_1_HXILINX_TestProject>.
Parsing module <CB2CE_HXILINX_TestProject>.
Parsing module <Svn2_MUSER_TestProject>.
Parsing module <DividerForNumber_MUSER_TestProject>.
Parsing module <DividerFor7segment_MUSER_TestProject>.
Parsing module <Divider_MUSER_TestProject>.
Parsing module <TestProject>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TestProject>.

Elaborating module <Svn2_MUSER_TestProject>.

Elaborating module <OR3>.

Elaborating module <XNOR2>.

Elaborating module <INV>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <OR2B1>.

Elaborating module <AND4B1>.

Elaborating module <AND4B2>.

Elaborating module <AND2B1>.

Elaborating module <CD4RE_HXILINX_TestProject>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" Line 60: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <GND>.

Elaborating module <VCC>.

Elaborating module <M2_1_HXILINX_TestProject>.

Elaborating module <Divider_MUSER_TestProject>.

Elaborating module <FTC_HXILINX_TestProject>.

Elaborating module <D2_4E_HXILINX_TestProject>.

Elaborating module <CB2CE_HXILINX_TestProject>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" Line 206: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <DividerFor7segment_MUSER_TestProject>.

Elaborating module <CB4RE_HXILINX_TestProject>.
WARNING:HDLCompiler:413 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" Line 154: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <FDR>.

Elaborating module <DividerForNumber_MUSER_TestProject>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Set property "HU_SET = XLXI_2_20" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_5_0_28" for instance <XLXI_5_0>.
    Set property "HU_SET = XLXI_5_1_27" for instance <XLXI_5_1>.
    Set property "HU_SET = XLXI_5_2_26" for instance <XLXI_5_2>.
    Set property "HU_SET = XLXI_5_3_25" for instance <XLXI_5_3>.
    Set property "HU_SET = XLXI_5_4_24" for instance <XLXI_5_4>.
    Set property "HU_SET = XLXI_5_5_23" for instance <XLXI_5_5>.
    Set property "HU_SET = XLXI_5_6_22" for instance <XLXI_5_6>.
    Set property "HU_SET = XLXI_5_7_21" for instance <XLXI_5_7>.
    Set property "HU_SET = XLXI_10_29" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_30" for instance <XLXI_11>.
    Set property "CLOCK_DEDICATED_ROUTE = FALSE" for signal <Button>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 818: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 818: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 888: Output port <CEO> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 888: Output port <TC> of the instance <XLXI_11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TestProject> synthesized.

Synthesizing Unit <Svn2_MUSER_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Summary:
	no macro.
Unit <Svn2_MUSER_TestProject> synthesized.

Synthesizing Unit <CD4RE_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
        TERMINAL_COUNT = 4'b1001
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_15_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <CD4RE_HXILINX_TestProject> synthesized.

Synthesizing Unit <M2_1_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_TestProject> synthesized.

Synthesizing Unit <Divider_MUSER_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_14" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_15" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_16" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_17" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_18" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_16_19" for instance <XLXI_16>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 679: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 679: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 679: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 679: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 679: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 689: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 689: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 689: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 689: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 689: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 699: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 699: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 699: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 699: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 699: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 709: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 709: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 709: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 709: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 709: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 719: Output port <CEO> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 719: Output port <Q0> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 719: Output port <Q1> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 719: Output port <Q2> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 719: Output port <Q3> of the instance <XLXI_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 729: Output port <CEO> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 729: Output port <Q0> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 729: Output port <Q1> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 729: Output port <Q2> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 729: Output port <Q3> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 739: Output port <CEO> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 739: Output port <Q0> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 739: Output port <Q1> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 739: Output port <Q2> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 739: Output port <Q3> of the instance <XLXI_7> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Divider_MUSER_TestProject> synthesized.

Synthesizing Unit <FTC_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_TestProject> synthesized.

Synthesizing Unit <D2_4E_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_TestProject> synthesized.

Synthesizing Unit <CB2CE_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_22_o_add_0_OUT> created at line 206.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_TestProject> synthesized.

Synthesizing Unit <DividerFor7segment_MUSER_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Set property "HU_SET = XLXI_1_8" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_9" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_10" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_11" for instance <XLXI_4>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 597: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 597: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 597: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 597: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 597: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 607: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 607: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 607: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 607: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 607: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 617: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 617: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 617: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 617: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 617: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 627: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 627: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 627: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 627: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 627: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DividerFor7segment_MUSER_TestProject> synthesized.

Synthesizing Unit <CB4RE_HXILINX_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_24_o_add_1_OUT> created at line 154.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4RE_HXILINX_TestProject> synthesized.

Synthesizing Unit <DividerForNumber_MUSER_TestProject>.
    Related source file is "D:\work\2D\Digital\lab\TestProject\TestProject.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_11_4" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_13_5" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_15_6" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_7" for instance <XLXI_16>.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 485: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 485: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 485: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 485: Output port <Q2> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 485: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 495: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 495: Output port <Q0> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 495: Output port <Q1> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 495: Output port <Q2> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 495: Output port <Q3> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 505: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 505: Output port <Q0> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 505: Output port <Q1> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 505: Output port <Q2> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 505: Output port <Q3> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 515: Output port <CEO> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 515: Output port <Q0> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 515: Output port <Q1> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 515: Output port <Q2> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 515: Output port <Q3> of the instance <XLXI_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 535: Output port <CEO> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 535: Output port <Q0> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 535: Output port <Q1> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 535: Output port <Q2> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 535: Output port <Q3> of the instance <XLXI_11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 547: Output port <CEO> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 547: Output port <Q0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 547: Output port <Q1> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 547: Output port <Q2> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 547: Output port <Q3> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 559: Output port <CEO> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 559: Output port <Q0> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 559: Output port <Q1> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 559: Output port <Q3> of the instance <XLXI_15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\work\2D\Digital\lab\TestProject\TestProject.vf" line 559: Output port <TC> of the instance <XLXI_15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DividerForNumber_MUSER_TestProject> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 2-bit adder                                           : 1
 4-bit adder                                           : 19
# Registers                                            : 23
 1-bit register                                        : 4
 4-bit register                                        : 19
# Multiplexers                                         : 117
 1-bit 2-to-1 multiplexer                              : 117

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB4RE_HXILINX_TestProject>.
The following registers are absorbed into counter <Q0_Q1_Q2_Q3>: 1 register on signal <Q0_Q1_Q2_Q3>.
Unit <CB4RE_HXILINX_TestProject> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 2-bit adder                                           : 1
 4-bit adder                                           : 15
# Counters                                             : 4
 4-bit up counter                                      : 4
# Registers                                            : 65
 Flip-Flops                                            : 65
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 109

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Svn2_MUSER_TestProject> ...

Optimizing unit <XLXI_5_7> ...

Optimizing unit <XLXI_5_6> ...

Optimizing unit <XLXI_5_5> ...

Optimizing unit <XLXI_5_4> ...

Optimizing unit <XLXI_5_3> ...

Optimizing unit <XLXI_5_2> ...

Optimizing unit <XLXI_5_1> ...

Optimizing unit <XLXI_5_0> ...

Optimizing unit <TestProject> ...

Optimizing unit <CD4RE_HXILINX_TestProject> ...

Optimizing unit <FTC_HXILINX_TestProject> ...

Optimizing unit <CB4RE_HXILINX_TestProject> ...

Optimizing unit <CB2CE_HXILINX_TestProject> ...

Optimizing unit <D2_4E_HXILINX_TestProject> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TestProject, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TestProject.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      AND2                        : 8
#      AND2B1                      : 7
#      AND3                        : 4
#      AND4B1                      : 1
#      AND4B2                      : 1
#      GND                         : 1
#      INV                         : 52
#      LUT2                        : 17
#      LUT3                        : 34
#      LUT4                        : 36
#      OR2                         : 10
#      OR2B1                       : 1
#      OR3                         : 5
#      OR4                         : 1
#      VCC                         : 1
#      XNOR2                       : 4
#      XOR2                        : 2
# FlipFlops/Latches                : 81
#      FDCE                        : 4
#      FDR                         : 1
#      FDRE                        : 76
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                  139  out of   5720     2%  
    Number used as Logic:               139  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    220
   Number with an unused Flip Flop:     139  out of    220    63%  
   Number with an unused LUT:            81  out of    220    36%  
   Number of fully used LUT-FF pairs:     0  out of    220     0%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                | Load  |
-----------------------------------------------+--------------------------------------+-------+
XLXI_24/XLXI_4/TC(XLXI_24/XLXI_4/TC1:O)        | NONE(*)(XLXI_24/XLXI_9)              | 1     |
XLXI_25/XLXI_13/TC(XLXI_25/XLXI_13/Mmux_TC11:O)| NONE(*)(XLXI_25/XLXI_15/Q0)          | 4     |
XLXI_25/XLXI_11/TC(XLXI_25/XLXI_11/Mmux_TC11:O)| NONE(*)(XLXI_25/XLXI_13/Q0)          | 4     |
XLXI_25/XLXI_3/TC(XLXI_25/XLXI_3/Mmux_TC11:O)  | NONE(*)(XLXI_25/XLXI_11/Q0)          | 4     |
XLXI_25/XLXI_2/TC(XLXI_25/XLXI_2/Mmux_TC11:O)  | NONE(*)(XLXI_25/XLXI_3/Q0)           | 4     |
XLXI_25/XLXI_4/TC(XLXI_25/XLXI_4/Mmux_TC11:O)  | NONE(*)(XLXI_25/XLXI_2/Q0)           | 4     |
XLXI_25/XLXI_1/TC(XLXI_25/XLXI_1/Mmux_TC11:O)  | NONE(*)(XLXI_25/XLXI_4/Q0)           | 4     |
Clk                                            | BUFGP                                | 12    |
XLXI_6/XLXI_7/TC(XLXI_6/XLXI_7/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_6/Q0)            | 4     |
XLXI_6/XLXI_5/TC(XLXI_6/XLXI_5/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_7/Q0)            | 4     |
XLXI_6/XLXI_4/TC(XLXI_6/XLXI_4/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_5/Q0)            | 4     |
XLXI_6/XLXI_3/TC(XLXI_6/XLXI_3/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_4/Q0)            | 4     |
XLXI_6/XLXI_2/TC(XLXI_6/XLXI_2/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_3/Q0)            | 4     |
XLXI_6/XLXI_1/TC(XLXI_6/XLXI_1/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_2/Q0)            | 4     |
XLXI_25/XLXI_16/Q                              | NONE(XLXI_2/Q0)                      | 4     |
XLXI_25/XLXI_15/Q2                             | NONE(XLXI_25/XLXI_16/Q)              | 1     |
XLXI_6/XLXI_6/TC(XLXI_6/XLXI_6/Mmux_TC11:O)    | NONE(*)(XLXI_6/XLXI_16/Q)            | 1     |
XLXI_24/XLXI_3/TC(XLXI_24/XLXI_3/TC1:O)        | NONE(*)(XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3)| 4     |
XLXI_24/XLXI_2/TC(XLXI_24/XLXI_2/TC1:O)        | NONE(*)(XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3)| 4     |
XLXI_24/XLXI_1/TC(XLXI_24/XLXI_1/TC1:O)        | NONE(*)(XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3)| 4     |
XLXN_62                                        | NONE(XLXI_11/Q0)                     | 2     |
-----------------------------------------------+--------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.426ns (Maximum Frequency: 412.184MHz)
   Minimum input arrival time before clock: 2.258ns
   Maximum output required time after clock: 10.752ns
   Maximum combinational path delay: 6.661ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_4/TC'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_9 (FF)
  Destination:       XLXI_24/XLXI_9 (FF)
  Source Clock:      XLXI_24/XLXI_4/TC falling
  Destination Clock: XLXI_24/XLXI_4/TC falling

  Data Path: XLXI_24/XLXI_9 to XLXI_24/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  XLXI_24/XLXI_9 (XLXN_62)
     INV:I->O              1   0.568   0.579  XLXI_24/XLXI_11 (XLXI_24/XLXN_16)
     FDR:D                     0.102          XLXI_24/XLXI_9
    ----------------------------------------
    Total                      2.346ns (1.117ns logic, 1.229ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_13/TC'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 15 / 8
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_15/Q0 (FF)
  Destination:       XLXI_25/XLXI_15/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_13/TC falling
  Destination Clock: XLXI_25/XLXI_13/TC falling

  Data Path: XLXI_25/XLXI_15/Q0 to XLXI_25/XLXI_15/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_11/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_13/Q0 (FF)
  Destination:       XLXI_25/XLXI_13/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_11/TC falling
  Destination Clock: XLXI_25/XLXI_11/TC falling

  Data Path: XLXI_25/XLXI_13/Q0 to XLXI_25/XLXI_13/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_11/Q0 (FF)
  Destination:       XLXI_25/XLXI_11/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_3/TC falling
  Destination Clock: XLXI_25/XLXI_3/TC falling

  Data Path: XLXI_25/XLXI_11/Q0 to XLXI_25/XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_3/Q0 (FF)
  Destination:       XLXI_25/XLXI_3/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_2/TC falling
  Destination Clock: XLXI_25/XLXI_2/TC falling

  Data Path: XLXI_25/XLXI_3/Q0 to XLXI_25/XLXI_3/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_4/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_2/Q0 (FF)
  Destination:       XLXI_25/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_4/TC falling
  Destination Clock: XLXI_25/XLXI_4/TC falling

  Data Path: XLXI_25/XLXI_2/Q0 to XLXI_25/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_4/Q0 (FF)
  Destination:       XLXI_25/XLXI_4/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_1/TC falling
  Destination Clock: XLXI_25/XLXI_1/TC falling

  Data Path: XLXI_25/XLXI_4/Q0 to XLXI_25/XLXI_4/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 32 / 12
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_1/Q0 (FF)
  Destination:       XLXI_25/XLXI_1/Q0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: XLXI_25/XLXI_1/Q0 to XLXI_25/XLXI_1/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_7/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_6/Q0 (FF)
  Destination:       XLXI_6/XLXI_6/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_7/TC falling
  Destination Clock: XLXI_6/XLXI_7/TC falling

  Data Path: XLXI_6/XLXI_6/Q0 to XLXI_6/XLXI_6/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_5/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_7/Q0 (FF)
  Destination:       XLXI_6/XLXI_7/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_5/TC falling
  Destination Clock: XLXI_6/XLXI_5/TC falling

  Data Path: XLXI_6/XLXI_7/Q0 to XLXI_6/XLXI_7/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_4/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_5/Q0 (FF)
  Destination:       XLXI_6/XLXI_5/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_4/TC falling
  Destination Clock: XLXI_6/XLXI_4/TC falling

  Data Path: XLXI_6/XLXI_5/Q0 to XLXI_6/XLXI_5/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_4/Q0 (FF)
  Destination:       XLXI_6/XLXI_4/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_3/TC falling
  Destination Clock: XLXI_6/XLXI_3/TC falling

  Data Path: XLXI_6/XLXI_4/Q0 to XLXI_6/XLXI_4/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_3/Q0 (FF)
  Destination:       XLXI_6/XLXI_3/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_2/TC falling
  Destination Clock: XLXI_6/XLXI_2/TC falling

  Data Path: XLXI_6/XLXI_3/Q0 to XLXI_6/XLXI_3/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_2/Q0 (FF)
  Destination:       XLXI_6/XLXI_2/Q0 (FF)
  Source Clock:      XLXI_6/XLXI_1/TC falling
  Destination Clock: XLXI_6/XLXI_1/TC falling

  Data Path: XLXI_6/XLXI_2/Q0 to XLXI_6/XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_16/Q'
  Clock period: 2.426ns (frequency: 412.184MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.426ns (Levels of Logic = 1)
  Source:            XLXI_2/Q0 (FF)
  Destination:       XLXI_2/Q0 (FF)
  Source Clock:      XLXI_25/XLXI_16/Q rising
  Destination Clock: XLXI_25/XLXI_16/Q rising

  Data Path: XLXI_2/Q0 to XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.447   1.092  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Mmux_Q3_GND_15_o_MUX_13_o11_INV_0 (Q3_GND_15_o_MUX_13_o)
     FDRE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.426ns (0.755ns logic, 1.671ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_25/XLXI_15/Q2'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_25/XLXI_16/Q (FF)
  Destination:       XLXI_25/XLXI_16/Q (FF)
  Source Clock:      XLXI_25/XLXI_15/Q2 rising
  Destination Clock: XLXI_25/XLXI_15/Q2 rising

  Data Path: XLXI_25/XLXI_16/Q to XLXI_25/XLXI_16/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/XLXI_6/TC'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_6/XLXI_16/Q (FF)
  Destination:       XLXI_6/XLXI_16/Q (FF)
  Source Clock:      XLXI_6/XLXI_6/TC falling
  Destination Clock: XLXI_6/XLXI_6/TC falling

  Data Path: XLXI_6/XLXI_16/Q to XLXI_6/XLXI_16/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Q_INV_2_o1_INV_0 (Q_INV_2_o)
     FDCE:D                    0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_3/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_24/XLXI_3/TC falling
  Destination Clock: XLXI_24/XLXI_3/TC falling

  Data Path: XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3 to XLXI_24/XLXI_4/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_2/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_24/XLXI_2/TC falling
  Destination Clock: XLXI_24/XLXI_2/TC falling

  Data Path: XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3 to XLXI_24/XLXI_3/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_24/XLXI_1/TC'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 (FF)
  Destination:       XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 (FF)
  Source Clock:      XLXI_24/XLXI_1/TC falling
  Destination Clock: XLXI_24/XLXI_1/TC falling

  Data Path: XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3 to XLXI_24/XLXI_2/Q0_Q1_Q2_Q3_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   0.714  Q0_Q1_Q2_Q3_3 (Q0_Q1_Q2_Q3_3)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_Q2_Q3_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.102          Q0_Q1_Q2_Q3_3
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_62'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            XLXI_11/Q0 (FF)
  Destination:       XLXI_11/Q0 (FF)
  Source Clock:      XLXN_62 rising
  Destination Clock: XLXN_62 rising

  Data Path: XLXI_11/Q0 to XLXI_11/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  Q0 (Q0)
     INV:I->O              1   0.206   0.579  Madd_Q1_GND_22_o_add_0_OUT_xor<0>11_INV_0 (Q1_GND_22_o_add_0_OUT<0>)
     FDCE:D                    0.102          Q0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_25/XLXI_16/Q'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.258ns (Levels of Logic = 2)
  Source:            Button (PAD)
  Destination:       XLXI_2/Q0 (FF)
  Destination Clock: XLXI_25/XLXI_16/Q rising

  Data Path: Button to XLXI_2/Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.714  Button_IBUF (Button_IBUF)
     begin scope: 'XLXI_2:CE'
     FDRE:CE                   0.322          Q0
    ----------------------------------------
    Total                      2.258ns (1.544ns logic, 0.714ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/XLXI_6/TC'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.789ns (Levels of Logic = 5)
  Source:            XLXI_6/XLXI_16/Q (FF)
  Destination:       Segment_out<7> (PAD)
  Source Clock:      XLXI_6/XLXI_6/TC falling

  Data Path: XLXI_6/XLXI_16/Q to Segment_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Q (Q)
     end scope: 'XLXI_6/XLXI_16:Q'
     OR2:I0->O             8   0.203   0.803  XLXI_27 (XLXN_115)
     begin scope: 'XLXI_5_7:S0'
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_5_7:O'
     OBUF:I->O                 2.571          Segment_out_7_OBUF (Segment_out<7>)
    ----------------------------------------
    Total                      5.789ns (3.426ns logic, 2.363ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_25/XLXI_16/Q'
  Total number of paths / destination ports: 65 / 7
-------------------------------------------------------------------------
Offset:              10.752ns (Levels of Logic = 9)
  Source:            XLXI_2/Q1 (FF)
  Destination:       Segment_out<6> (PAD)
  Source Clock:      XLXI_25/XLXI_16/Q rising

  Data Path: XLXI_2/Q1 to Segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.478  Q1 (Q1)
     end scope: 'XLXI_2:Q1'
     XOR2:I0->O            1   0.203   0.944  XLXI_1/XLXI_9 (XLXI_1/XLXN_41)
     OR2:I0->O             1   0.203   0.924  XLXI_1/XLXI_8 (XLXI_1/XLXN_39)
     AND2:I1->O            1   0.223   0.924  XLXI_1/XLXI_10 (XLXI_1/XLXN_79)
     OR2:I1->O             1   0.223   0.924  XLXI_1/XLXI_14 (XLXI_1/XLXN_91)
     AND2B1:I1->O          1   0.223   0.684  XLXI_1/XLXI_120 (Segment<3>)
     begin scope: 'XLXI_5_3:D1'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_5_3:O'
     OBUF:I->O                 2.571          Segment_out_3_OBUF (Segment_out<3>)
    ----------------------------------------
    Total                     10.752ns (4.296ns logic, 6.456ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_62'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 4)
  Source:            XLXI_11/Q0 (FF)
  Destination:       com2 (PAD)
  Source Clock:      XLXN_62 rising

  Data Path: XLXI_11/Q0 to com2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  Q0 (Q0)
     end scope: 'XLXI_11:Q0'
     begin scope: 'XLXI_10:A0'
     LUT2:I0->O            1   0.203   0.579  Mmux_D211 (D2)
     end scope: 'XLXI_10:D2'
     OBUF:I->O                 2.571          com2_OBUF (com2)
    ----------------------------------------
    Total                      4.649ns (3.221ns logic, 1.428ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.661ns (Levels of Logic = 5)
  Source:            Button (PAD)
  Destination:       Segment_out<7> (PAD)

  Data Path: Button to Segment_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  Button_IBUF (Button_IBUF)
     OR2:I1->O             8   0.223   0.803  XLXI_27 (XLXN_115)
     begin scope: 'XLXI_5_7:S0'
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_5_7:O'
     OBUF:I->O                 2.571          Segment_out_7_OBUF (Segment_out<7>)
    ----------------------------------------
    Total                      6.661ns (4.221ns logic, 2.440ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    2.048|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_1/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_24/XLXI_1/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_2/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_24/XLXI_2/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_3/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_24/XLXI_3/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_24/XLXI_4/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_24/XLXI_4/TC|         |         |    2.346|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_1/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_25/XLXI_1/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_11/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_25/XLXI_11/TC|         |         |    2.048|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_13/TC
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_25/XLXI_13/TC|         |         |    2.016|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_15/Q2
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_25/XLXI_15/Q2|    2.048|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_16/Q
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_25/XLXI_16/Q|    2.426|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_2/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_25/XLXI_2/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_3/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_25/XLXI_3/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_25/XLXI_4/TC
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_25/XLXI_4/TC|         |         |    2.048|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_1/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_1/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_2/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_2/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_3/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_3/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_4/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_4/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_5/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_5/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_6/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_6/TC|         |         |    1.950|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/XLXI_7/TC
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_6/XLXI_7/TC|         |         |    2.048|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_62
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_62        |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.87 secs
 
--> 

Total memory usage is 4509436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   95 (   0 filtered)

