$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Sat Oct 15 11:52:22 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ SW [9] $end
$var wire 1 \ SW [8] $end
$var wire 1 ] SW [7] $end
$var wire 1 ^ SW [6] $end
$var wire 1 _ SW [5] $end
$var wire 1 ` SW [4] $end
$var wire 1 a SW [3] $end
$var wire 1 b SW [2] $end
$var wire 1 c SW [1] $end
$var wire 1 d SW [0] $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_CLOCK_50 $end
$var wire 1 o ww_SW [9] $end
$var wire 1 p ww_SW [8] $end
$var wire 1 q ww_SW [7] $end
$var wire 1 r ww_SW [6] $end
$var wire 1 s ww_SW [5] $end
$var wire 1 t ww_SW [4] $end
$var wire 1 u ww_SW [3] $end
$var wire 1 v ww_SW [2] $end
$var wire 1 w ww_SW [1] $end
$var wire 1 x ww_SW [0] $end
$var wire 1 y ww_LEDR [9] $end
$var wire 1 z ww_LEDR [8] $end
$var wire 1 { ww_LEDR [7] $end
$var wire 1 | ww_LEDR [6] $end
$var wire 1 } ww_LEDR [5] $end
$var wire 1 ~ ww_LEDR [4] $end
$var wire 1 !! ww_LEDR [3] $end
$var wire 1 "! ww_LEDR [2] $end
$var wire 1 #! ww_LEDR [1] $end
$var wire 1 $! ww_LEDR [0] $end
$var wire 1 %! ww_HEX0 [6] $end
$var wire 1 &! ww_HEX0 [5] $end
$var wire 1 '! ww_HEX0 [4] $end
$var wire 1 (! ww_HEX0 [3] $end
$var wire 1 )! ww_HEX0 [2] $end
$var wire 1 *! ww_HEX0 [1] $end
$var wire 1 +! ww_HEX0 [0] $end
$var wire 1 ,! ww_HEX1 [6] $end
$var wire 1 -! ww_HEX1 [5] $end
$var wire 1 .! ww_HEX1 [4] $end
$var wire 1 /! ww_HEX1 [3] $end
$var wire 1 0! ww_HEX1 [2] $end
$var wire 1 1! ww_HEX1 [1] $end
$var wire 1 2! ww_HEX1 [0] $end
$var wire 1 3! ww_HEX2 [6] $end
$var wire 1 4! ww_HEX2 [5] $end
$var wire 1 5! ww_HEX2 [4] $end
$var wire 1 6! ww_HEX2 [3] $end
$var wire 1 7! ww_HEX2 [2] $end
$var wire 1 8! ww_HEX2 [1] $end
$var wire 1 9! ww_HEX2 [0] $end
$var wire 1 :! ww_HEX3 [6] $end
$var wire 1 ;! ww_HEX3 [5] $end
$var wire 1 <! ww_HEX3 [4] $end
$var wire 1 =! ww_HEX3 [3] $end
$var wire 1 >! ww_HEX3 [2] $end
$var wire 1 ?! ww_HEX3 [1] $end
$var wire 1 @! ww_HEX3 [0] $end
$var wire 1 A! ww_HEX4 [6] $end
$var wire 1 B! ww_HEX4 [5] $end
$var wire 1 C! ww_HEX4 [4] $end
$var wire 1 D! ww_HEX4 [3] $end
$var wire 1 E! ww_HEX4 [2] $end
$var wire 1 F! ww_HEX4 [1] $end
$var wire 1 G! ww_HEX4 [0] $end
$var wire 1 H! ww_HEX5 [6] $end
$var wire 1 I! ww_HEX5 [5] $end
$var wire 1 J! ww_HEX5 [4] $end
$var wire 1 K! ww_HEX5 [3] $end
$var wire 1 L! ww_HEX5 [2] $end
$var wire 1 M! ww_HEX5 [1] $end
$var wire 1 N! ww_HEX5 [0] $end
$var wire 1 O! ww_KEY [3] $end
$var wire 1 P! ww_KEY [2] $end
$var wire 1 Q! ww_KEY [1] $end
$var wire 1 R! ww_KEY [0] $end
$var wire 1 S! ww_FPGA_RESET_N $end
$var wire 1 T! \CLOCK_50~input_o\ $end
$var wire 1 U! \KEY[0]~input_o\ $end
$var wire 1 V! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 W! \CPU|incrementaPC|Add0~2\ $end
$var wire 1 X! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 Y! \ROM|memROM~3_combout\ $end
$var wire 1 Z! \ROM|memROM~6_combout\ $end
$var wire 1 [! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 \! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 ]! \ROM|memROM~4_combout\ $end
$var wire 1 ^! \ROM|memROM~7_combout\ $end
$var wire 1 _! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 `! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 a! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 b! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 c! \~GND~combout\ $end
$var wire 1 d! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 e! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 f! \DATA_IN[0]~0_combout\ $end
$var wire 1 g! \ROM|memROM~1_combout\ $end
$var wire 1 h! \CPU|DESVIO1|Sel~0_combout\ $end
$var wire 1 i! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 j! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 k! \ROM|memROM~0_combout\ $end
$var wire 1 l! \ROM|memROM~9_combout\ $end
$var wire 1 m! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 n! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 o! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 p! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 q! \ROM|memROM~2_combout\ $end
$var wire 1 r! \ROM|memROM~5_combout\ $end
$var wire 1 s! \ROM|memROM~8_combout\ $end
$var wire 1 t! \CPU|DECODER1|saida~0_combout\ $end
$var wire 1 u! \SW[9]~input_o\ $end
$var wire 1 v! \KEY[3]~input_o\ $end
$var wire 1 w! \DATA_IN[0]~1_combout\ $end
$var wire 1 x! \KEY[2]~input_o\ $end
$var wire 1 y! \DATA_IN[0]~2_combout\ $end
$var wire 1 z! \SW[8]~input_o\ $end
$var wire 1 {! \KEY[1]~input_o\ $end
$var wire 1 |! \DATA_IN[0]~3_combout\ $end
$var wire 1 }! \AND_SW0_7|saida~0_combout\ $end
$var wire 1 ~! \AND_HEX0|saida~1_combout\ $end
$var wire 1 !" \SW[0]~input_o\ $end
$var wire 1 "" \FPGA_RESET_N~input_o\ $end
$var wire 1 #" \DATA_IN[0]~4_combout\ $end
$var wire 1 $" \DATA_IN[0]~5_combout\ $end
$var wire 1 %" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 &" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 '" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 (" \AND_HEX0|saida~0_combout\ $end
$var wire 1 )" \AND_LEDR0_7|saida~0_combout\ $end
$var wire 1 *" \SW[1]~input_o\ $end
$var wire 1 +" \CPU|MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 ," \CPU|ULA1|Add1~2\ $end
$var wire 1 -" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 ." \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 /" \SW[2]~input_o\ $end
$var wire 1 0" \CPU|MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 1" \CPU|ULA1|Add1~6\ $end
$var wire 1 2" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 3" \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 4" \AND_SW0_7|saida~1_combout\ $end
$var wire 1 5" \SW[3]~input_o\ $end
$var wire 1 6" \CPU|ULA1|Add1~10\ $end
$var wire 1 7" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 8" \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 9" \SW[4]~input_o\ $end
$var wire 1 :" \CPU|ULA1|Add1~14\ $end
$var wire 1 ;" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 <" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 =" \SW[5]~input_o\ $end
$var wire 1 >" \CPU|ULA1|Add1~18\ $end
$var wire 1 ?" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 @" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 A" \SW[6]~input_o\ $end
$var wire 1 B" \CPU|ULA1|Add1~22\ $end
$var wire 1 C" \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 D" \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 E" \SW[7]~input_o\ $end
$var wire 1 F" \CPU|ULA1|Add1~26\ $end
$var wire 1 G" \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 H" \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 I" \FLIP_FLOP_LED8|DOUT~0_combout\ $end
$var wire 1 J" \FLIP_FLOP_LED8|DOUT~q\ $end
$var wire 1 K" \FLIP_FLOP_LED9|DOUT~0_combout\ $end
$var wire 1 L" \FLIP_FLOP_LED9|DOUT~q\ $end
$var wire 1 M" \AND_HEX0|saida~2_combout\ $end
$var wire 1 N" \DECODER_7SEG_0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 O" \DECODER_7SEG_0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 P" \DECODER_7SEG_0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Q" \DECODER_7SEG_0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 R" \DECODER_7SEG_0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 S" \DECODER_7SEG_0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 T" \DECODER_7SEG_0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 U" \AND_HEX1|saida~0_combout\ $end
$var wire 1 V" \DECODER_7SEG_1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 W" \DECODER_7SEG_1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 X" \DECODER_7SEG_1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Y" \DECODER_7SEG_1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Z" \DECODER_7SEG_1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 [" \DECODER_7SEG_1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 \" \DECODER_7SEG_1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ]" \AND_HEX2|saida~0_combout\ $end
$var wire 1 ^" \DECODER_7SEG_2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 _" \DECODER_7SEG_2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 `" \DECODER_7SEG_2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 a" \DECODER_7SEG_2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 b" \DECODER_7SEG_2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 c" \DECODER_7SEG_2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 d" \DECODER_7SEG_2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 e" \AND_HEX3|saida~0_combout\ $end
$var wire 1 f" \DECODER_7SEG_3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 g" \DECODER_7SEG_3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 h" \DECODER_7SEG_3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 i" \DECODER_7SEG_3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 j" \DECODER_7SEG_3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 k" \DECODER_7SEG_3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 l" \DECODER_7SEG_3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 m" \AND_HEX0|saida~3_combout\ $end
$var wire 1 n" \AND_HEX4|saida~0_combout\ $end
$var wire 1 o" \DECODER_7SEG_4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p" \DECODER_7SEG_4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q" \DECODER_7SEG_4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r" \DECODER_7SEG_4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s" \DECODER_7SEG_4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t" \DECODER_7SEG_4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u" \DECODER_7SEG_4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v" \AND_HEX5|saida~combout\ $end
$var wire 1 w" \DECODER_7SEG_5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 x" \DECODER_7SEG_5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 y" \DECODER_7SEG_5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 z" \DECODER_7SEG_5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 {" \DECODER_7SEG_5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 |" \DECODER_7SEG_5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 }" \DECODER_7SEG_5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ~" \REG_LEDR0_7|DOUT\ [7] $end
$var wire 1 !# \REG_LEDR0_7|DOUT\ [6] $end
$var wire 1 "# \REG_LEDR0_7|DOUT\ [5] $end
$var wire 1 ## \REG_LEDR0_7|DOUT\ [4] $end
$var wire 1 $# \REG_LEDR0_7|DOUT\ [3] $end
$var wire 1 %# \REG_LEDR0_7|DOUT\ [2] $end
$var wire 1 &# \REG_LEDR0_7|DOUT\ [1] $end
$var wire 1 '# \REG_LEDR0_7|DOUT\ [0] $end
$var wire 1 (# \CPU|REGA|DOUT\ [7] $end
$var wire 1 )# \CPU|REGA|DOUT\ [6] $end
$var wire 1 *# \CPU|REGA|DOUT\ [5] $end
$var wire 1 +# \CPU|REGA|DOUT\ [4] $end
$var wire 1 ,# \CPU|REGA|DOUT\ [3] $end
$var wire 1 -# \CPU|REGA|DOUT\ [2] $end
$var wire 1 .# \CPU|REGA|DOUT\ [1] $end
$var wire 1 /# \CPU|REGA|DOUT\ [0] $end
$var wire 1 0# \CPU|PC|DOUT\ [8] $end
$var wire 1 1# \CPU|PC|DOUT\ [7] $end
$var wire 1 2# \CPU|PC|DOUT\ [6] $end
$var wire 1 3# \CPU|PC|DOUT\ [5] $end
$var wire 1 4# \CPU|PC|DOUT\ [4] $end
$var wire 1 5# \CPU|PC|DOUT\ [3] $end
$var wire 1 6# \CPU|PC|DOUT\ [2] $end
$var wire 1 7# \CPU|PC|DOUT\ [1] $end
$var wire 1 8# \CPU|PC|DOUT\ [0] $end
$var wire 1 9# \REG_HEX4|DOUT\ [3] $end
$var wire 1 :# \REG_HEX4|DOUT\ [2] $end
$var wire 1 ;# \REG_HEX4|DOUT\ [1] $end
$var wire 1 <# \REG_HEX4|DOUT\ [0] $end
$var wire 1 =# \REG_HEX0|DOUT\ [3] $end
$var wire 1 ># \REG_HEX0|DOUT\ [2] $end
$var wire 1 ?# \REG_HEX0|DOUT\ [1] $end
$var wire 1 @# \REG_HEX0|DOUT\ [0] $end
$var wire 1 A# \REG_HEX1|DOUT\ [3] $end
$var wire 1 B# \REG_HEX1|DOUT\ [2] $end
$var wire 1 C# \REG_HEX1|DOUT\ [1] $end
$var wire 1 D# \REG_HEX1|DOUT\ [0] $end
$var wire 1 E# \REG_HEX2|DOUT\ [3] $end
$var wire 1 F# \REG_HEX2|DOUT\ [2] $end
$var wire 1 G# \REG_HEX2|DOUT\ [1] $end
$var wire 1 H# \REG_HEX2|DOUT\ [0] $end
$var wire 1 I# \REG_HEX3|DOUT\ [3] $end
$var wire 1 J# \REG_HEX3|DOUT\ [2] $end
$var wire 1 K# \REG_HEX3|DOUT\ [1] $end
$var wire 1 L# \REG_HEX3|DOUT\ [0] $end
$var wire 1 M# \REG_HEX5|DOUT\ [3] $end
$var wire 1 N# \REG_HEX5|DOUT\ [2] $end
$var wire 1 O# \REG_HEX5|DOUT\ [1] $end
$var wire 1 P# \REG_HEX5|DOUT\ [0] $end
$var wire 1 Q# \CPU|DESVIO1|Sel\ [1] $end
$var wire 1 R# \CPU|DESVIO1|Sel\ [0] $end
$var wire 1 S# \REG_HEX4|ALT_INV_DOUT\ [3] $end
$var wire 1 T# \REG_HEX4|ALT_INV_DOUT\ [2] $end
$var wire 1 U# \REG_HEX4|ALT_INV_DOUT\ [1] $end
$var wire 1 V# \REG_HEX4|ALT_INV_DOUT\ [0] $end
$var wire 1 W# \REG_HEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 X# \REG_HEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 Y# \REG_HEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 Z# \REG_HEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 [# \REG_HEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 \# \REG_HEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 ]# \REG_HEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 ^# \REG_HEX2|ALT_INV_DOUT\ [0] $end
$var wire 1 _# \REG_HEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 `# \REG_HEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 a# \REG_HEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 b# \REG_HEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 c# \REG_HEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 d# \REG_HEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 e# \REG_HEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 f# \REG_HEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 g# \FLIP_FLOP_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 h# \FLIP_FLOP_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 i# \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 j# \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 k# \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 l# \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 m# \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 n# \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 o# \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 p# \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 q# \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 r# \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 s# \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 t# \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 u# \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 v# \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 w# \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 x# \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 y# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 z# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 {# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 |# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 }# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ~# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 !$ \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 "$ \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 #$ \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 $$ \ALT_INV_SW[7]~input_o\ $end
$var wire 1 %$ \ALT_INV_SW[6]~input_o\ $end
$var wire 1 &$ \ALT_INV_SW[5]~input_o\ $end
$var wire 1 '$ \ALT_INV_SW[4]~input_o\ $end
$var wire 1 ($ \ALT_INV_SW[3]~input_o\ $end
$var wire 1 )$ \ALT_INV_SW[2]~input_o\ $end
$var wire 1 *$ \ALT_INV_SW[1]~input_o\ $end
$var wire 1 +$ \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 ,$ \ALT_INV_SW[0]~input_o\ $end
$var wire 1 -$ \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 .$ \ALT_INV_SW[8]~input_o\ $end
$var wire 1 /$ \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 0$ \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 1$ \ALT_INV_SW[9]~input_o\ $end
$var wire 1 2$ \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 3$ \CPU|DESVIO1|ALT_INV_Sel\ [0] $end
$var wire 1 4$ \CPU|DESVIO1|ALT_INV_Sel~0_combout\ $end
$var wire 1 5$ \AND_SW0_7|ALT_INV_saida~1_combout\ $end
$var wire 1 6$ \CPU|MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 7$ \CPU|MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 8$ \ALT_INV_DATA_IN[0]~5_combout\ $end
$var wire 1 9$ \ALT_INV_DATA_IN[0]~4_combout\ $end
$var wire 1 :$ \ALT_INV_DATA_IN[0]~3_combout\ $end
$var wire 1 ;$ \ALT_INV_DATA_IN[0]~2_combout\ $end
$var wire 1 <$ \ALT_INV_DATA_IN[0]~1_combout\ $end
$var wire 1 =$ \ALT_INV_DATA_IN[0]~0_combout\ $end
$var wire 1 >$ \CPU|DECODER1|ALT_INV_saida~0_combout\ $end
$var wire 1 ?$ \AND_HEX0|ALT_INV_saida~3_combout\ $end
$var wire 1 @$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 A$ \AND_HEX0|ALT_INV_saida~1_combout\ $end
$var wire 1 B$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 C$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 D$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 E$ \AND_SW0_7|ALT_INV_saida~0_combout\ $end
$var wire 1 F$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 G$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 H$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 I$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 J$ \AND_HEX0|ALT_INV_saida~0_combout\ $end
$var wire 1 K$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 L$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 M$ \REG_HEX5|ALT_INV_DOUT\ [3] $end
$var wire 1 N$ \REG_HEX5|ALT_INV_DOUT\ [2] $end
$var wire 1 O$ \REG_HEX5|ALT_INV_DOUT\ [1] $end
$var wire 1 P$ \REG_HEX5|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1"
0e
1f
xg
1h
1i
1j
1k
1l
1m
xn
1S!
xT!
1U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
1t!
1u!
1v!
0w!
1x!
0y!
1z!
0{!
0|!
0}!
0~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
0("
0)"
0*"
0+"
0,"
1-"
0."
1/"
10"
01"
02"
13"
14"
05"
06"
17"
08"
09"
0:"
1;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
1}"
1g#
1h#
0i#
0j#
0k#
0l#
0m#
1n#
0o#
0p#
1$$
1%$
1&$
1'$
1($
0)$
1*$
0+$
0,$
1-$
0.$
0/$
00$
01$
02$
14$
05$
06$
17$
08$
09$
1:$
1;$
1<$
0=$
0>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
0G$
1H$
0I$
1J$
0K$
1L$
1M
1N
0O
1P
1[
1\
0]
0^
0_
0`
0a
1b
0c
1d
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
1o
1p
0q
0r
0s
0t
0u
1v
0w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
1P!
0Q!
1R!
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
xQ#
0R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
13$
1M$
1N$
1O$
1P$
$end
#10000
0P
0R!
0U!
12$
#20000
1P
1R!
1U!
02$
18#
1/#
1-#
0v#
0x#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
0&"
1,"
12"
0n#
1p#
0?$
0J$
1>$
1=$
1G$
0-"
11"
1X!
1^!
1y!
1}!
1~!
0#"
00"
04"
1."
18"
1<"
1@"
1D"
1H"
1)"
0'"
1o#
02"
16"
15$
16$
19$
0A$
0E$
0;$
0C$
0."
1n#
0)"
1M"
0$"
12"
07"
1:"
03"
1m#
0n#
18$
0;"
1>"
1&"
13"
08"
1l#
0?"
1B"
0p#
0<"
1k#
1'"
0C"
1F"
0@"
1j#
0G"
0D"
1i#
0H"
#30000
0P
0R!
0U!
12$
0y!
1;$
#40000
1P
1R!
1U!
02$
17#
08#
1@#
1>#
1y!
0d#
0f#
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1]!
1f!
1r!
1t!
0("
0m"
1O"
1R"
0T"
1?$
1J$
0>$
0F$
0=$
0G$
1X!
0i!
1j!
0^!
1$"
1s!
0y!
1|!
0~!
0'"
03"
0M"
0j!
1A$
0:$
1;$
0B$
08$
1C$
0%!
1'!
1*!
0&"
1'"
1(
1%
0#
1p#
#50000
0P
0R!
0U!
12$
#60000
1P
1R!
1U!
02$
18#
0-#
1v#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
02"
1n#
0?$
0J$
1>$
1=$
1G$
0X!
1i!
1^!
0|!
0$"
0'"
1I"
1j!
18$
1:$
0C$
0I"
1U"
1&"
0p#
1'"
#70000
0P
0R!
0U!
12$
#80000
1P
1R!
1U!
02$
07#
16#
08#
1D#
0b#
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1]!
1f!
0r!
1t!
0("
0m"
1V"
1Y"
1Z"
1["
1?$
1J$
0>$
1F$
0=$
0G$
0H$
0X!
1n!
1j!
0m!
1Z!
0^!
0s!
1w!
0'"
0U"
0n!
0<$
1B$
1C$
0D$
1-!
1.!
1/!
12!
1$"
10
1-
1,
1+
08$
0&"
1'"
1p#
#90000
0P
0R!
0U!
12$
#100000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
0?$
0J$
1>$
1=$
1G$
1X!
1^!
0w!
1y!
0$"
0'"
1K"
18$
0;$
1<$
0C$
0K"
1]"
1&"
0p#
1'"
#110000
0P
0R!
0U!
12$
#120000
1P
1R!
1U!
02$
17#
08#
1H#
0^#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1^"
1a"
1b"
1c"
1?$
1J$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
1$"
0'"
0]"
1n!
1j!
0m!
08$
0A$
1D$
14!
15!
16!
19!
0&"
1'"
0n!
17
14
13
12
1p#
#130000
0P
0R!
0U!
12$
0y!
1;$
0$"
18$
1&"
0'"
0p#
#140000
1P
1R!
1U!
02$
18#
0/#
1y!
1x#
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1("
1m"
0&"
1$"
1p#
0?$
0J$
1>$
0F$
1=$
0H$
0X!
1i!
08$
1Z!
0$"
1s!
1w!
0y!
0~!
1M"
1&"
0,"
0j!
1m!
1A$
1;$
0<$
0B$
18$
0D$
0p#
0&"
1,"
1e"
0M"
1n!
1-"
01"
1'"
0o#
1p#
12"
06"
0-"
11"
0'"
1."
1o#
0n#
02"
16"
17"
0:"
13"
0."
0m#
1n#
1;"
0>"
07"
1:"
03"
18"
1m#
0l#
0;"
1>"
1?"
0B"
1<"
08"
0k#
1l#
1C"
0F"
0?"
1B"
0<"
1@"
1k#
0j#
0C"
1F"
1G"
1D"
0@"
0i#
1j#
0G"
0D"
1H"
1i#
0H"
#150000
0P
0R!
0U!
12$
#160000
1P
1R!
1U!
02$
07#
06#
15#
08#
1#$
0~#
1!$
1"$
1X!
0i!
1j!
0m!
0n!
1o!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1?$
1J$
0>$
0=$
1H$
0X!
1p!
1n!
0o!
0j!
0Z!
0w!
1$"
0e"
0p!
08$
1<$
1D$
0$"
1&"
0,"
1'"
0p#
18$
1-"
01"
0&"
1,"
0'"
0o#
12"
06"
1p#
0-"
11"
0n#
17"
0:"
1o#
02"
16"
0m#
1;"
0>"
1n#
07"
1:"
0l#
1?"
0B"
1m#
0;"
1>"
0k#
1C"
0F"
1l#
0?"
1B"
0j#
1G"
1k#
0C"
1F"
0i#
1j#
0G"
1i#
#170000
0P
0R!
0U!
12$
#180000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
1l!
0("
0s!
1y!
1~!
1U"
0A$
0;$
1B$
1J$
0@$
0U"
1n"
#190000
0P
0R!
0U!
12$
0y!
1;$
#200000
1P
1R!
1U!
02$
17#
08#
1y!
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1?$
0>$
1L$
0=$
0H$
1X!
0i!
1j!
1Z!
0~!
1#"
0l!
0n"
0j!
1@$
09$
1A$
0D$
0#"
1$"
08$
19$
1&"
0,"
1'"
0p#
1-"
01"
0o#
12"
06"
0n#
17"
0:"
0m#
1;"
0>"
0l#
1?"
0B"
0k#
1C"
0F"
0j#
1G"
0i#
#210000
0P
0R!
0U!
12$
#220000
1P
1R!
1U!
02$
18#
1/#
0x#
0#$
0V!
1W!
0Y!
0f!
1k!
1r!
0t!
1("
1m"
0&"
1,"
1p#
0?$
0J$
1>$
0F$
0L$
1=$
1H$
0-"
11"
0X!
1i!
0Z!
0$"
1l!
0("
1s!
0y!
1."
13"
18"
1<"
1@"
1D"
1H"
1]"
0'"
1o#
1j!
02"
16"
1;$
0B$
1J$
0@$
18$
1D$
0."
1n#
1&"
0]"
1v"
07"
1:"
03"
1m#
0p#
0;"
1>"
1'"
08"
1l#
0?"
1B"
0<"
1k#
0C"
1F"
0@"
1j#
0G"
0D"
1i#
0H"
#230000
0P
0R!
0U!
12$
#240000
1P
1R!
1U!
02$
07#
16#
08#
1P#
0P$
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1w"
1z"
1{"
1|"
1?$
0>$
1L$
0=$
0H$
0X!
0n!
1o!
1j!
0m!
1Z!
1w!
0l!
0'"
0v"
1n!
0o!
1p!
1@$
0<$
0D$
1I!
1J!
1K!
1N!
1$"
0p!
1L
1I
1H
1G
08$
0&"
1'"
1p#
#250000
0P
0R!
0U!
12$
#260000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
0$"
1l!
0("
0s!
0w!
1y!
0'"
1e"
0;$
1<$
1B$
1J$
0@$
18$
1&"
0e"
0p#
1'"
#270000
0P
0R!
0U!
12$
#280000
1P
1R!
1U!
02$
17#
08#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0m"
1?$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
0'"
0n!
1o!
1j!
0m!
0A$
1D$
1#"
1n!
0o!
1p!
09$
0p!
1$"
08$
0&"
1'"
1p#
#290000
0P
0R!
0U!
12$
0y!
1;$
#300000
1P
1R!
1U!
02$
18#
1y!
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1m"
0?$
1>$
0F$
1=$
0H$
0X!
1i!
1Z!
0#"
1s!
1w!
0y!
0~!
0'"
1n"
0j!
1m!
1A$
1;$
0<$
0B$
19$
0D$
0n"
0$"
0n!
1o!
18$
1p!
1&"
0p#
1'"
#310000
0P
0R!
0U!
12$
#320000
1P
1R!
1U!
02$
07#
06#
05#
14#
08#
1#$
0}#
1~#
1!$
1"$
1X!
0i!
1j!
0m!
1n!
0o!
0p!
1[!
0q!
1V!
0W!
0Y!
1]!
1h!
0k!
0r!
0m"
1?$
1F$
1L$
04$
0G$
1H$
1I$
0X!
1\!
1p!
0[!
0n!
0j!
0Z!
0^!
1R#
0l!
0s!
0w!
0}!
0\!
1E$
1<$
1B$
1@$
03$
1C$
1D$
#330000
0P
0R!
0U!
12$
#340000
1P
1R!
1U!
02$
04#
1}#
0p!
1f!
0h!
1q!
1t!
0>$
0I$
14$
0=$
1#"
10"
14"
0R#
0'"
13$
05$
06$
09$
1$"
12"
06"
13"
0n#
08$
17"
0:"
0&"
1'"
0m#
1;"
0>"
1p#
0l#
1?"
0B"
0k#
1C"
0F"
0j#
1G"
0i#
#350000
0P
0R!
0U!
12$
#360000
1P
1R!
1U!
02$
18#
1-#
0v#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
02"
16"
1n#
0?$
0J$
1>$
1=$
1G$
07"
1:"
1X!
1^!
1y!
1}!
1~!
0#"
00"
04"
0'"
18"
1<"
1@"
1D"
1H"
1)"
03"
1m#
0;"
1>"
15$
16$
19$
0A$
0E$
0;$
0C$
08"
1l#
0)"
1M"
0$"
12"
0?"
1B"
0<"
1k#
0n#
18$
0C"
1F"
1&"
13"
0@"
1j#
0G"
0p#
0D"
1i#
1'"
0H"
#370000
0P
0R!
0U!
12$
0y!
1;$
#380000
1P
1R!
1U!
02$
17#
08#
1y!
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1]!
1f!
1r!
1t!
0("
0m"
1?$
1J$
0>$
0F$
0=$
0G$
1X!
0i!
1j!
0^!
1$"
1s!
0y!
1|!
0~!
0'"
03"
0M"
0j!
1A$
0:$
1;$
0B$
08$
1C$
0&"
1'"
1p#
#390000
0P
0R!
0U!
12$
#400000
1P
1R!
1U!
02$
18#
0-#
1v#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
02"
1n#
0?$
0J$
1>$
1=$
1G$
0X!
1i!
1^!
0|!
0$"
0'"
1I"
1j!
18$
1:$
0C$
0I"
1U"
1&"
0p#
1'"
#410000
0P
0R!
0U!
12$
#420000
1P
1R!
1U!
02$
07#
16#
08#
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1]!
1f!
0r!
1t!
0("
0m"
1?$
1J$
0>$
1F$
0=$
0G$
0H$
0X!
1n!
1j!
0m!
1Z!
0^!
0s!
1w!
0'"
0U"
0n!
0<$
1B$
1C$
0D$
1$"
08$
0&"
1'"
1p#
#430000
0P
0R!
0U!
12$
#440000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
0?$
0J$
1>$
1=$
1G$
1X!
1^!
0w!
1y!
0$"
0'"
1K"
18$
0;$
1<$
0C$
0K"
1]"
1&"
0p#
1'"
#450000
0P
0R!
0U!
12$
#460000
1P
1R!
1U!
02$
17#
08#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1?$
1J$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
1$"
0'"
0]"
1n!
1j!
0m!
08$
0A$
1D$
0&"
1'"
0n!
1p#
#470000
0P
0R!
0U!
12$
0y!
1;$
0$"
18$
1&"
0'"
0p#
#480000
1P
1R!
1U!
02$
18#
0/#
1y!
1x#
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1("
1m"
0&"
1$"
1p#
0?$
0J$
1>$
0F$
1=$
0H$
0X!
1i!
08$
1Z!
0$"
1s!
1w!
0y!
0~!
1M"
1&"
0,"
0j!
1m!
1A$
1;$
0<$
0B$
18$
0D$
0p#
0&"
1,"
1e"
0M"
1n!
1-"
01"
1'"
0o#
1p#
12"
06"
0-"
11"
0'"
1."
1o#
0n#
02"
16"
17"
0:"
13"
0."
0m#
1n#
1;"
0>"
07"
1:"
03"
18"
1m#
0l#
0;"
1>"
1?"
0B"
1<"
08"
0k#
1l#
1C"
0F"
0?"
1B"
0<"
1@"
1k#
0j#
0C"
1F"
1G"
1D"
0@"
0i#
1j#
0G"
0D"
1H"
1i#
0H"
#490000
0P
0R!
0U!
12$
#500000
1P
1R!
1U!
02$
07#
06#
15#
08#
1#$
0~#
1!$
1"$
1X!
0i!
1j!
0m!
0n!
1o!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1?$
1J$
0>$
0=$
1H$
0X!
1p!
1n!
0o!
0j!
0Z!
0w!
1$"
0e"
0p!
08$
1<$
1D$
0$"
1&"
0,"
1'"
0p#
18$
1-"
01"
0&"
1,"
0'"
0o#
12"
06"
1p#
0-"
11"
0n#
17"
0:"
1o#
02"
16"
0m#
1;"
0>"
1n#
07"
1:"
0l#
1?"
0B"
1m#
0;"
1>"
0k#
1C"
0F"
1l#
0?"
1B"
0j#
1G"
1k#
0C"
1F"
0i#
1j#
0G"
1i#
#510000
0P
0R!
0U!
12$
#520000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
1l!
0("
0s!
1y!
1~!
1U"
0A$
0;$
1B$
1J$
0@$
0U"
1n"
#530000
0P
0R!
0U!
12$
0y!
1;$
#540000
1P
1R!
1U!
02$
17#
08#
1y!
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1?$
0>$
1L$
0=$
0H$
1X!
0i!
1j!
1Z!
0~!
1#"
0l!
0n"
0j!
1@$
09$
1A$
0D$
0#"
1$"
08$
19$
1&"
0,"
1'"
0p#
1-"
01"
0o#
12"
06"
0n#
17"
0:"
0m#
1;"
0>"
0l#
1?"
0B"
0k#
1C"
0F"
0j#
1G"
0i#
#550000
0P
0R!
0U!
12$
#560000
1P
1R!
1U!
02$
18#
1/#
0x#
0#$
0V!
1W!
0Y!
0f!
1k!
1r!
0t!
1("
1m"
0&"
1,"
1p#
0?$
0J$
1>$
0F$
0L$
1=$
1H$
0-"
11"
0X!
1i!
0Z!
0$"
1l!
0("
1s!
0y!
1."
13"
18"
1<"
1@"
1D"
1H"
1]"
0'"
1o#
1j!
02"
16"
1;$
0B$
1J$
0@$
18$
1D$
0."
1n#
1&"
0]"
1v"
07"
1:"
03"
1m#
0p#
0;"
1>"
1'"
08"
1l#
0?"
1B"
0<"
1k#
0C"
1F"
0@"
1j#
0G"
0D"
1i#
0H"
#570000
0P
0R!
0U!
12$
#580000
1P
1R!
1U!
02$
07#
16#
08#
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1?$
0>$
1L$
0=$
0H$
0X!
0n!
1o!
1j!
0m!
1Z!
1w!
0l!
0'"
0v"
1n!
0o!
1p!
1@$
0<$
0D$
1$"
0p!
08$
0&"
1'"
1p#
#590000
0P
0R!
0U!
12$
#600000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
0$"
1l!
0("
0s!
0w!
1y!
0'"
1e"
0;$
1<$
1B$
1J$
0@$
18$
1&"
0e"
0p#
1'"
#610000
0P
0R!
0U!
12$
#620000
1P
1R!
1U!
02$
17#
08#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0m"
1?$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
0'"
0n!
1o!
1j!
0m!
0A$
1D$
1#"
1n!
0o!
1p!
09$
0p!
1$"
08$
0&"
1'"
1p#
#630000
0P
0R!
0U!
12$
0y!
1;$
#640000
1P
1R!
1U!
02$
18#
1y!
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1m"
0?$
1>$
0F$
1=$
0H$
0X!
1i!
1Z!
0#"
1s!
1w!
0y!
0~!
0'"
1n"
0j!
1m!
1A$
1;$
0<$
0B$
19$
0D$
0n"
0$"
0n!
1o!
18$
1p!
1&"
0p#
1'"
#650000
0P
0R!
0U!
12$
#660000
1P
1R!
1U!
02$
07#
06#
05#
14#
08#
1#$
0}#
1~#
1!$
1"$
1X!
0i!
1j!
0m!
1n!
0o!
0p!
1[!
0q!
1V!
0W!
0Y!
1]!
1h!
0k!
0r!
0m"
1?$
1F$
1L$
04$
0G$
1H$
1I$
0X!
1\!
1p!
0[!
0n!
0j!
0Z!
0^!
1R#
0l!
0s!
0w!
0}!
0\!
1E$
1<$
1B$
1@$
03$
1C$
1D$
#670000
0P
0R!
0U!
12$
#680000
1P
1R!
1U!
02$
04#
1}#
0p!
1f!
0h!
1q!
1t!
0>$
0I$
14$
0=$
1#"
10"
14"
0R#
0'"
13$
05$
06$
09$
1$"
12"
06"
13"
0n#
08$
17"
0:"
0&"
1'"
0m#
1;"
0>"
1p#
0l#
1?"
0B"
0k#
1C"
0F"
0j#
1G"
0i#
#690000
0P
0R!
0U!
12$
#700000
1P
1R!
1U!
02$
18#
1-#
0v#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
02"
16"
1n#
0?$
0J$
1>$
1=$
1G$
07"
1:"
1X!
1^!
1y!
1}!
1~!
0#"
00"
04"
0'"
18"
1<"
1@"
1D"
1H"
1)"
03"
1m#
0;"
1>"
15$
16$
19$
0A$
0E$
0;$
0C$
08"
1l#
0)"
1M"
0$"
12"
0?"
1B"
0<"
1k#
0n#
18$
0C"
1F"
1&"
13"
0@"
1j#
0G"
0p#
0D"
1i#
1'"
0H"
#710000
0P
0R!
0U!
12$
0y!
1;$
#720000
1P
1R!
1U!
02$
17#
08#
1y!
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1]!
1f!
1r!
1t!
0("
0m"
1?$
1J$
0>$
0F$
0=$
0G$
1X!
0i!
1j!
0^!
1$"
1s!
0y!
1|!
0~!
0'"
03"
0M"
0j!
1A$
0:$
1;$
0B$
08$
1C$
0&"
1'"
1p#
#730000
0P
0R!
0U!
12$
#740000
1P
1R!
1U!
02$
18#
0-#
1v#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
02"
1n#
0?$
0J$
1>$
1=$
1G$
0X!
1i!
1^!
0|!
0$"
0'"
1I"
1j!
18$
1:$
0C$
0I"
1U"
1&"
0p#
1'"
#750000
0P
0R!
0U!
12$
#760000
1P
1R!
1U!
02$
07#
16#
08#
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1]!
1f!
0r!
1t!
0("
0m"
1?$
1J$
0>$
1F$
0=$
0G$
0H$
0X!
1n!
1j!
0m!
1Z!
0^!
0s!
1w!
0'"
0U"
0n!
0<$
1B$
1C$
0D$
1$"
08$
0&"
1'"
1p#
#770000
0P
0R!
0U!
12$
#780000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0]!
0f!
0t!
1("
1m"
0?$
0J$
1>$
1=$
1G$
1X!
1^!
0w!
1y!
0$"
0'"
1K"
18$
0;$
1<$
0C$
0K"
1]"
1&"
0p#
1'"
#790000
0P
0R!
0U!
12$
#800000
1P
1R!
1U!
02$
17#
08#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1?$
1J$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
1$"
0'"
0]"
1n!
1j!
0m!
08$
0A$
1D$
0&"
1'"
0n!
1p#
#810000
0P
0R!
0U!
12$
0y!
1;$
0$"
18$
1&"
0'"
0p#
#820000
1P
1R!
1U!
02$
18#
0/#
1y!
1x#
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1("
1m"
0&"
1$"
1p#
0?$
0J$
1>$
0F$
1=$
0H$
0X!
1i!
08$
1Z!
0$"
1s!
1w!
0y!
0~!
1M"
1&"
0,"
0j!
1m!
1A$
1;$
0<$
0B$
18$
0D$
0p#
0&"
1,"
1e"
0M"
1n!
1-"
01"
1'"
0o#
1p#
12"
06"
0-"
11"
0'"
1."
1o#
0n#
02"
16"
17"
0:"
13"
0."
0m#
1n#
1;"
0>"
07"
1:"
03"
18"
1m#
0l#
0;"
1>"
1?"
0B"
1<"
08"
0k#
1l#
1C"
0F"
0?"
1B"
0<"
1@"
1k#
0j#
0C"
1F"
1G"
1D"
0@"
0i#
1j#
0G"
0D"
1H"
1i#
0H"
#830000
0P
0R!
0U!
12$
#840000
1P
1R!
1U!
02$
07#
06#
15#
08#
1#$
0~#
1!$
1"$
1X!
0i!
1j!
0m!
0n!
1o!
1V!
0W!
0Y!
1f!
1t!
0("
0m"
1?$
1J$
0>$
0=$
1H$
0X!
1p!
1n!
0o!
0j!
0Z!
0w!
1$"
0e"
0p!
08$
1<$
1D$
0$"
1&"
0,"
1'"
0p#
18$
1-"
01"
0&"
1,"
0'"
0o#
12"
06"
1p#
0-"
11"
0n#
17"
0:"
1o#
02"
16"
0m#
1;"
0>"
1n#
07"
1:"
0l#
1?"
0B"
1m#
0;"
1>"
0k#
1C"
0F"
1l#
0?"
1B"
0j#
1G"
1k#
0C"
1F"
0i#
1j#
0G"
1i#
#850000
0P
0R!
0U!
12$
#860000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
1l!
0("
0s!
1y!
1~!
1U"
0A$
0;$
1B$
1J$
0@$
0U"
1n"
#870000
0P
0R!
0U!
12$
0y!
1;$
#880000
1P
1R!
1U!
02$
17#
08#
1y!
1#$
0"$
0;$
0X!
1i!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1?$
0>$
1L$
0=$
0H$
1X!
0i!
1j!
1Z!
0~!
1#"
0l!
0n"
0j!
1@$
09$
1A$
0D$
0#"
1$"
08$
19$
1&"
0,"
1'"
0p#
1-"
01"
0o#
12"
06"
0n#
17"
0:"
0m#
1;"
0>"
0l#
1?"
0B"
0k#
1C"
0F"
0j#
1G"
0i#
#890000
0P
0R!
0U!
12$
#900000
1P
1R!
1U!
02$
18#
1/#
0x#
0#$
0V!
1W!
0Y!
0f!
1k!
1r!
0t!
1("
1m"
0&"
1,"
1p#
0?$
0J$
1>$
0F$
0L$
1=$
1H$
0-"
11"
0X!
1i!
0Z!
0$"
1l!
0("
1s!
0y!
1."
13"
18"
1<"
1@"
1D"
1H"
1]"
0'"
1o#
1j!
02"
16"
1;$
0B$
1J$
0@$
18$
1D$
0."
1n#
1&"
0]"
1v"
07"
1:"
03"
1m#
0p#
0;"
1>"
1'"
08"
1l#
0?"
1B"
0<"
1k#
0C"
1F"
0@"
1j#
0G"
0D"
1i#
0H"
#910000
0P
0R!
0U!
12$
#920000
1P
1R!
1U!
02$
07#
16#
08#
1#$
0!$
1"$
1X!
0i!
0j!
1m!
1V!
0W!
1Y!
1f!
0k!
1t!
0m"
1?$
0>$
1L$
0=$
0H$
0X!
0n!
1o!
1j!
0m!
1Z!
1w!
0l!
0'"
0v"
1n!
0o!
1p!
1@$
0<$
0D$
1$"
0p!
08$
0&"
1'"
1p#
#930000
0P
0R!
0U!
12$
#940000
1P
1R!
1U!
02$
18#
0#$
0V!
1W!
0f!
1k!
0r!
0t!
1("
1m"
0?$
0J$
1>$
1F$
0L$
1=$
1X!
0$"
1l!
0("
0s!
0w!
1y!
0'"
1e"
0;$
1<$
1B$
1J$
0@$
18$
1&"
0e"
0p#
1'"
#950000
0P
0R!
0U!
12$
#960000
1P
1R!
1U!
02$
17#
08#
1#$
0"$
0X!
1i!
1V!
0W!
0Y!
1f!
1t!
0m"
1?$
0>$
0=$
1H$
1X!
0i!
0j!
1m!
0Z!
1~!
0'"
0n!
1o!
1j!
0m!
0A$
1D$
1#"
1n!
0o!
1p!
09$
0p!
1$"
08$
0&"
1'"
1p#
#970000
0P
0R!
0U!
12$
0y!
1;$
#980000
1P
1R!
1U!
02$
18#
1y!
0#$
0;$
0V!
1W!
1Y!
0f!
1r!
0t!
1m"
0?$
1>$
0F$
1=$
0H$
0X!
1i!
1Z!
0#"
1s!
1w!
0y!
0~!
0'"
1n"
0j!
1m!
1A$
1;$
0<$
0B$
19$
0D$
0n"
0$"
0n!
1o!
18$
1p!
1&"
0p#
1'"
#990000
0P
0R!
0U!
12$
#1000000
