#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x557858d0d2d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557858d0d460 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x557858d24230 .functor NOT 1, L_0x557858d4c650, C4<0>, C4<0>, C4<0>;
L_0x557858d4c3b0 .functor XOR 1, L_0x557858d4c270, L_0x557858d4c310, C4<0>, C4<0>;
L_0x557858d4c540 .functor XOR 1, L_0x557858d4c3b0, L_0x557858d4c470, C4<0>, C4<0>;
v0x557858d47370_0 .net *"_ivl_10", 0 0, L_0x557858d4c470;  1 drivers
v0x557858d47470_0 .net *"_ivl_12", 0 0, L_0x557858d4c540;  1 drivers
v0x557858d47550_0 .net *"_ivl_2", 0 0, L_0x557858d4c1d0;  1 drivers
v0x557858d47610_0 .net *"_ivl_4", 0 0, L_0x557858d4c270;  1 drivers
v0x557858d476f0_0 .net *"_ivl_6", 0 0, L_0x557858d4c310;  1 drivers
v0x557858d47820_0 .net *"_ivl_8", 0 0, L_0x557858d4c3b0;  1 drivers
v0x557858d47900_0 .net "a", 0 0, v0x557858d438c0_0;  1 drivers
v0x557858d479a0_0 .net "b", 0 0, v0x557858d43960_0;  1 drivers
v0x557858d47a40_0 .net "c", 0 0, v0x557858d43a00_0;  1 drivers
v0x557858d47ae0_0 .var "clk", 0 0;
v0x557858d47b80_0 .net "d", 0 0, v0x557858d43b40_0;  1 drivers
v0x557858d47c20_0 .net "q_dut", 0 0, L_0x557858d4c070;  1 drivers
v0x557858d47cc0_0 .net "q_ref", 0 0, L_0x557858cfbb60;  1 drivers
v0x557858d47d60_0 .var/2u "stats1", 159 0;
v0x557858d47e00_0 .var/2u "strobe", 0 0;
v0x557858d47ea0_0 .net "tb_match", 0 0, L_0x557858d4c650;  1 drivers
v0x557858d47f60_0 .net "tb_mismatch", 0 0, L_0x557858d24230;  1 drivers
v0x557858d48020_0 .net "wavedrom_enable", 0 0, v0x557858d43c30_0;  1 drivers
v0x557858d480c0_0 .net "wavedrom_title", 511 0, v0x557858d43cd0_0;  1 drivers
L_0x557858d4c1d0 .concat [ 1 0 0 0], L_0x557858cfbb60;
L_0x557858d4c270 .concat [ 1 0 0 0], L_0x557858cfbb60;
L_0x557858d4c310 .concat [ 1 0 0 0], L_0x557858d4c070;
L_0x557858d4c470 .concat [ 1 0 0 0], L_0x557858cfbb60;
L_0x557858d4c650 .cmp/eeq 1, L_0x557858d4c1d0, L_0x557858d4c540;
S_0x557858d11d90 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x557858d0d460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x557858cfbb60 .functor OR 1, v0x557858d43a00_0, v0x557858d43960_0, C4<0>, C4<0>;
v0x557858d243d0_0 .net "a", 0 0, v0x557858d438c0_0;  alias, 1 drivers
v0x557858d24470_0 .net "b", 0 0, v0x557858d43960_0;  alias, 1 drivers
v0x557858cfbcc0_0 .net "c", 0 0, v0x557858d43a00_0;  alias, 1 drivers
v0x557858cfbd60_0 .net "d", 0 0, v0x557858d43b40_0;  alias, 1 drivers
v0x557858d42f00_0 .net "q", 0 0, L_0x557858cfbb60;  alias, 1 drivers
S_0x557858d430b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x557858d0d460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x557858d438c0_0 .var "a", 0 0;
v0x557858d43960_0 .var "b", 0 0;
v0x557858d43a00_0 .var "c", 0 0;
v0x557858d43aa0_0 .net "clk", 0 0, v0x557858d47ae0_0;  1 drivers
v0x557858d43b40_0 .var "d", 0 0;
v0x557858d43c30_0 .var "wavedrom_enable", 0 0;
v0x557858d43cd0_0 .var "wavedrom_title", 511 0;
E_0x557858d0cd80/0 .event negedge, v0x557858d43aa0_0;
E_0x557858d0cd80/1 .event posedge, v0x557858d43aa0_0;
E_0x557858d0cd80 .event/or E_0x557858d0cd80/0, E_0x557858d0cd80/1;
E_0x557858d0cfd0 .event posedge, v0x557858d43aa0_0;
E_0x557858cf4820 .event negedge, v0x557858d43aa0_0;
S_0x557858d433c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x557858d430b0;
 .timescale -12 -12;
v0x557858d435c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x557858d436c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x557858d430b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x557858d43e30 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x557858d0d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x557858d127c0 .functor AND 1, L_0x557858d48270, L_0x557858d483a0, C4<1>, C4<1>;
L_0x557858d48540 .functor AND 1, L_0x557858d127c0, L_0x557858d484a0, C4<1>, C4<1>;
L_0x557858d48760 .functor AND 1, L_0x557858d48540, L_0x557858d48600, C4<1>, C4<1>;
L_0x557858d489a0 .functor AND 1, L_0x557858d48820, L_0x557858d488c0, C4<1>, C4<1>;
L_0x557858d48b80 .functor AND 1, L_0x557858d489a0, L_0x557858d48ae0, C4<1>, C4<1>;
L_0x557858d48c90 .functor AND 1, L_0x557858d48b80, v0x557858d43b40_0, C4<1>, C4<1>;
L_0x557858d48d90 .functor OR 1, L_0x557858d48760, L_0x557858d48c90, C4<0>, C4<0>;
L_0x557858d49030 .functor AND 1, L_0x557858d48ea0, L_0x557858d48f90, C4<1>, C4<1>;
L_0x557858d49190 .functor AND 1, L_0x557858d49030, v0x557858d43a00_0, C4<1>, C4<1>;
L_0x557858d49350 .functor AND 1, L_0x557858d49190, L_0x557858d49250, C4<1>, C4<1>;
L_0x557858d49470 .functor OR 1, L_0x557858d48d90, L_0x557858d49350, C4<0>, C4<0>;
L_0x557858d497f0 .functor AND 1, L_0x557858d49530, L_0x557858d495d0, C4<1>, C4<1>;
L_0x557858d49970 .functor AND 1, L_0x557858d497f0, v0x557858d43a00_0, C4<1>, C4<1>;
L_0x557858d49b40 .functor AND 1, L_0x557858d49970, v0x557858d43b40_0, C4<1>, C4<1>;
L_0x557858d49900 .functor OR 1, L_0x557858d49470, L_0x557858d49b40, C4<0>, C4<0>;
L_0x557858d49ed0 .functor AND 1, L_0x557858d49d20, v0x557858d43960_0, C4<1>, C4<1>;
L_0x557858d49780 .functor AND 1, L_0x557858d49ed0, L_0x557858d4a020, C4<1>, C4<1>;
L_0x557858d4a390 .functor AND 1, L_0x557858d49780, L_0x557858d4a1e0, C4<1>, C4<1>;
L_0x557858d4a540 .functor OR 1, L_0x557858d49900, L_0x557858d4a390, C4<0>, C4<0>;
L_0x557858d4a780 .functor AND 1, L_0x557858d4a650, v0x557858d43960_0, C4<1>, C4<1>;
L_0x557858d4a8f0 .functor AND 1, L_0x557858d4a780, L_0x557858d4a4a0, C4<1>, C4<1>;
L_0x557858d4aa00 .functor AND 1, L_0x557858d4a8f0, v0x557858d43b40_0, C4<1>, C4<1>;
L_0x557858d4ab80 .functor OR 1, L_0x557858d4a540, L_0x557858d4aa00, C4<0>, C4<0>;
L_0x557858d4add0 .functor AND 1, L_0x557858d4ac90, v0x557858d43960_0, C4<1>, C4<1>;
L_0x557858d4af60 .functor AND 1, L_0x557858d4add0, v0x557858d43a00_0, C4<1>, C4<1>;
L_0x557858d4b0c0 .functor AND 1, L_0x557858d4af60, L_0x557858d4b020, C4<1>, C4<1>;
L_0x557858d4b2b0 .functor OR 1, L_0x557858d4ab80, L_0x557858d4b0c0, C4<0>, C4<0>;
L_0x557858d4b510 .functor AND 1, L_0x557858d4b3c0, v0x557858d43960_0, C4<1>, C4<1>;
L_0x557858d4b6c0 .functor AND 1, L_0x557858d4b510, v0x557858d43a00_0, C4<1>, C4<1>;
L_0x557858d4b780 .functor AND 1, L_0x557858d4b6c0, v0x557858d43b40_0, C4<1>, C4<1>;
L_0x557858d4b940 .functor OR 1, L_0x557858d4b2b0, L_0x557858d4b780, C4<0>, C4<0>;
L_0x557858d4ba50 .functor AND 1, v0x557858d438c0_0, v0x557858d43960_0, C4<1>, C4<1>;
L_0x557858d4bbd0 .functor AND 1, L_0x557858d4ba50, L_0x557858d4ad30, C4<1>, C4<1>;
L_0x557858d4be40 .functor AND 1, L_0x557858d4bbd0, L_0x557858d4bce0, C4<1>, C4<1>;
L_0x557858d4c070 .functor OR 1, L_0x557858d4b940, L_0x557858d4be40, C4<0>, C4<0>;
v0x557858d44010_0 .net *"_ivl_1", 0 0, L_0x557858d48270;  1 drivers
v0x557858d440d0_0 .net *"_ivl_101", 0 0, L_0x557858d4b940;  1 drivers
v0x557858d44190_0 .net *"_ivl_103", 0 0, L_0x557858d4ba50;  1 drivers
v0x557858d44260_0 .net *"_ivl_105", 0 0, L_0x557858d4ad30;  1 drivers
v0x557858d44320_0 .net *"_ivl_107", 0 0, L_0x557858d4bbd0;  1 drivers
v0x557858d44430_0 .net *"_ivl_109", 0 0, L_0x557858d4bce0;  1 drivers
v0x557858d444f0_0 .net *"_ivl_11", 0 0, L_0x557858d48600;  1 drivers
v0x557858d445b0_0 .net *"_ivl_111", 0 0, L_0x557858d4be40;  1 drivers
v0x557858d44670_0 .net *"_ivl_13", 0 0, L_0x557858d48760;  1 drivers
v0x557858d44730_0 .net *"_ivl_15", 0 0, L_0x557858d48820;  1 drivers
v0x557858d447f0_0 .net *"_ivl_17", 0 0, L_0x557858d488c0;  1 drivers
v0x557858d448b0_0 .net *"_ivl_19", 0 0, L_0x557858d489a0;  1 drivers
v0x557858d44970_0 .net *"_ivl_21", 0 0, L_0x557858d48ae0;  1 drivers
v0x557858d44a30_0 .net *"_ivl_23", 0 0, L_0x557858d48b80;  1 drivers
v0x557858d44af0_0 .net *"_ivl_25", 0 0, L_0x557858d48c90;  1 drivers
v0x557858d44bb0_0 .net *"_ivl_27", 0 0, L_0x557858d48d90;  1 drivers
v0x557858d44c70_0 .net *"_ivl_29", 0 0, L_0x557858d48ea0;  1 drivers
v0x557858d44d30_0 .net *"_ivl_3", 0 0, L_0x557858d483a0;  1 drivers
v0x557858d44df0_0 .net *"_ivl_31", 0 0, L_0x557858d48f90;  1 drivers
v0x557858d44eb0_0 .net *"_ivl_33", 0 0, L_0x557858d49030;  1 drivers
v0x557858d44f70_0 .net *"_ivl_35", 0 0, L_0x557858d49190;  1 drivers
v0x557858d45030_0 .net *"_ivl_37", 0 0, L_0x557858d49250;  1 drivers
v0x557858d450f0_0 .net *"_ivl_39", 0 0, L_0x557858d49350;  1 drivers
v0x557858d451b0_0 .net *"_ivl_41", 0 0, L_0x557858d49470;  1 drivers
v0x557858d45270_0 .net *"_ivl_43", 0 0, L_0x557858d49530;  1 drivers
v0x557858d45330_0 .net *"_ivl_45", 0 0, L_0x557858d495d0;  1 drivers
v0x557858d453f0_0 .net *"_ivl_47", 0 0, L_0x557858d497f0;  1 drivers
v0x557858d454b0_0 .net *"_ivl_49", 0 0, L_0x557858d49970;  1 drivers
v0x557858d45570_0 .net *"_ivl_5", 0 0, L_0x557858d127c0;  1 drivers
v0x557858d45630_0 .net *"_ivl_51", 0 0, L_0x557858d49b40;  1 drivers
v0x557858d456f0_0 .net *"_ivl_53", 0 0, L_0x557858d49900;  1 drivers
v0x557858d457b0_0 .net *"_ivl_55", 0 0, L_0x557858d49d20;  1 drivers
v0x557858d45870_0 .net *"_ivl_57", 0 0, L_0x557858d49ed0;  1 drivers
v0x557858d45b40_0 .net *"_ivl_59", 0 0, L_0x557858d4a020;  1 drivers
v0x557858d45c00_0 .net *"_ivl_61", 0 0, L_0x557858d49780;  1 drivers
v0x557858d45cc0_0 .net *"_ivl_63", 0 0, L_0x557858d4a1e0;  1 drivers
v0x557858d45d80_0 .net *"_ivl_65", 0 0, L_0x557858d4a390;  1 drivers
v0x557858d45e40_0 .net *"_ivl_67", 0 0, L_0x557858d4a540;  1 drivers
v0x557858d45f00_0 .net *"_ivl_69", 0 0, L_0x557858d4a650;  1 drivers
v0x557858d45fc0_0 .net *"_ivl_7", 0 0, L_0x557858d484a0;  1 drivers
v0x557858d46080_0 .net *"_ivl_71", 0 0, L_0x557858d4a780;  1 drivers
v0x557858d46140_0 .net *"_ivl_73", 0 0, L_0x557858d4a4a0;  1 drivers
v0x557858d46200_0 .net *"_ivl_75", 0 0, L_0x557858d4a8f0;  1 drivers
v0x557858d462c0_0 .net *"_ivl_77", 0 0, L_0x557858d4aa00;  1 drivers
v0x557858d46380_0 .net *"_ivl_79", 0 0, L_0x557858d4ab80;  1 drivers
v0x557858d46440_0 .net *"_ivl_81", 0 0, L_0x557858d4ac90;  1 drivers
v0x557858d46500_0 .net *"_ivl_83", 0 0, L_0x557858d4add0;  1 drivers
v0x557858d465c0_0 .net *"_ivl_85", 0 0, L_0x557858d4af60;  1 drivers
v0x557858d46680_0 .net *"_ivl_87", 0 0, L_0x557858d4b020;  1 drivers
v0x557858d46740_0 .net *"_ivl_89", 0 0, L_0x557858d4b0c0;  1 drivers
v0x557858d46800_0 .net *"_ivl_9", 0 0, L_0x557858d48540;  1 drivers
v0x557858d468c0_0 .net *"_ivl_91", 0 0, L_0x557858d4b2b0;  1 drivers
v0x557858d46980_0 .net *"_ivl_93", 0 0, L_0x557858d4b3c0;  1 drivers
v0x557858d46a40_0 .net *"_ivl_95", 0 0, L_0x557858d4b510;  1 drivers
v0x557858d46b00_0 .net *"_ivl_97", 0 0, L_0x557858d4b6c0;  1 drivers
v0x557858d46bc0_0 .net *"_ivl_99", 0 0, L_0x557858d4b780;  1 drivers
v0x557858d46c80_0 .net "a", 0 0, v0x557858d438c0_0;  alias, 1 drivers
v0x557858d46d20_0 .net "b", 0 0, v0x557858d43960_0;  alias, 1 drivers
v0x557858d46e10_0 .net "c", 0 0, v0x557858d43a00_0;  alias, 1 drivers
v0x557858d46f00_0 .net "d", 0 0, v0x557858d43b40_0;  alias, 1 drivers
v0x557858d46ff0_0 .net "q", 0 0, L_0x557858d4c070;  alias, 1 drivers
L_0x557858d48270 .reduce/nor v0x557858d438c0_0;
L_0x557858d483a0 .reduce/nor v0x557858d43960_0;
L_0x557858d484a0 .reduce/nor v0x557858d43a00_0;
L_0x557858d48600 .reduce/nor v0x557858d43b40_0;
L_0x557858d48820 .reduce/nor v0x557858d438c0_0;
L_0x557858d488c0 .reduce/nor v0x557858d43960_0;
L_0x557858d48ae0 .reduce/nor v0x557858d43a00_0;
L_0x557858d48ea0 .reduce/nor v0x557858d438c0_0;
L_0x557858d48f90 .reduce/nor v0x557858d43960_0;
L_0x557858d49250 .reduce/nor v0x557858d43b40_0;
L_0x557858d49530 .reduce/nor v0x557858d438c0_0;
L_0x557858d495d0 .reduce/nor v0x557858d43960_0;
L_0x557858d49d20 .reduce/nor v0x557858d438c0_0;
L_0x557858d4a020 .reduce/nor v0x557858d43a00_0;
L_0x557858d4a1e0 .reduce/nor v0x557858d43b40_0;
L_0x557858d4a650 .reduce/nor v0x557858d438c0_0;
L_0x557858d4a4a0 .reduce/nor v0x557858d43a00_0;
L_0x557858d4ac90 .reduce/nor v0x557858d438c0_0;
L_0x557858d4b020 .reduce/nor v0x557858d43b40_0;
L_0x557858d4b3c0 .reduce/nor v0x557858d438c0_0;
L_0x557858d4ad30 .reduce/nor v0x557858d43a00_0;
L_0x557858d4bce0 .reduce/nor v0x557858d43b40_0;
S_0x557858d47150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x557858d0d460;
 .timescale -12 -12;
E_0x557858d0cb20 .event anyedge, v0x557858d47e00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x557858d47e00_0;
    %nor/r;
    %assign/vec4 v0x557858d47e00_0, 0;
    %wait E_0x557858d0cb20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557858d430b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x557858d43b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43960_0, 0;
    %assign/vec4 v0x557858d438c0_0, 0;
    %wait E_0x557858cf4820;
    %wait E_0x557858d0cfd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x557858d43b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43960_0, 0;
    %assign/vec4 v0x557858d438c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557858d0cd80;
    %load/vec4 v0x557858d438c0_0;
    %load/vec4 v0x557858d43960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557858d43a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557858d43b40_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x557858d43b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43960_0, 0;
    %assign/vec4 v0x557858d438c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x557858d436c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x557858d0cd80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x557858d43b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x557858d43960_0, 0;
    %assign/vec4 v0x557858d438c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x557858d0d460;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557858d47ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557858d47e00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x557858d0d460;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x557858d47ae0_0;
    %inv;
    %store/vec4 v0x557858d47ae0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x557858d0d460;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x557858d43aa0_0, v0x557858d47f60_0, v0x557858d47900_0, v0x557858d479a0_0, v0x557858d47a40_0, v0x557858d47b80_0, v0x557858d47cc0_0, v0x557858d47c20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x557858d0d460;
T_7 ;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x557858d0d460;
T_8 ;
    %wait E_0x557858d0cd80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557858d47d60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557858d47d60_0, 4, 32;
    %load/vec4 v0x557858d47ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557858d47d60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557858d47d60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557858d47d60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x557858d47cc0_0;
    %load/vec4 v0x557858d47cc0_0;
    %load/vec4 v0x557858d47c20_0;
    %xor;
    %load/vec4 v0x557858d47cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557858d47d60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x557858d47d60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557858d47d60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth10/circuit4/iter1/response1/top_module.sv";
