run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc4vfx20ff672-10
-top ddr_sdram_wrapper
-ifmt MIXED
-ifn ddr_sdram_wrapper_xst.prj
-ofn ../implementation/ddr_sdram_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/ddr_sdram_wrapper}
-vlgincdir {"/home/aalonso/workspace/ppc405/xilinx-ml405-ref/pcores/" "/opt/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
