============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:04:21 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (44 ps) Setup Check with Pin out/q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     571            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     571            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     464                  
      Launch Clock:-       0                  
         Data Path:-     419                  
             Slack:=      44                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q F     DFFRHQX1LVT      6  9.4    41    53      53    (-,-) 
  g820/Y                                -       A->Y  R     INVX3LVT         1  4.8    15    11      64    (-,-) 
  g819__5107/Y                          -       B->Y  F     NAND2X6LVT       3  7.8    20    13      77    (-,-) 
  g818__2398/Y                          -       B->Y  R     NOR2X8LVT        9 17.4    29    18      95    (-,-) 
  sub_103_37_Y_add_102_37_g602/Y        -       A->Y  F     CLKINVX6LVT     11 15.8    18    13     108    (-,-) 
  sub_103_37_Y_add_102_37_g604__1666/Y  -       A->Y  R     MXI2X1LVT        2  4.4    49    32     139    (-,-) 
  g2/CO                                 -       B->CO R     ADDFX1LVT        1  2.9    18    36     175    (-,-) 
  sub_103_37_Y_add_102_37_g512__1666/CO -       A->CO R     ADDFX1LVT        3  4.5    25    35     210    (-,-) 
  sub_103_37_Y_add_102_37_g510__2883/Y  -       A1->Y R     AO21X1LVT        4  6.1    32    35     246    (-,-) 
  sub_103_37_Y_add_102_37_g507__9315/Y  -       B->Y  F     NAND2BX1LVT      2  3.0    30    22     268    (-,-) 
  sub_103_37_Y_add_102_37_g501__6131/Y  -       A1->Y F     OA21X1LVT        5  8.3    38    42     310    (-,-) 
  sub_103_37_Y_add_102_37_g500/Y        -       A->Y  R     INVX3LVT         4  6.3    17    13     322    (-,-) 
  sub_103_37_Y_add_102_37_g494__1617/Y  -       B1->Y F     AOI221X1LVT      1  2.2    38    21     343    (-,-) 
  sub_103_37_Y_add_102_37_g482__1666/Y  -       B->Y  F     XNOR2X1LVT       1  2.1    12    26     369    (-,-) 
  g1063__4733/Y                         -       A0->Y R     AOI22X1LVT       1  2.2    42    24     392    (-,-) 
  g1020__4319/Y                         -       B->Y  F     NAND3X1LVT       1  2.0    33    27     419    (-,-) 
  out/q_reg[14]/D                       <<<     -     F     DFFRHQX1LVT      1    -     -     0     419    (-,-) 
#----------------------------------------------------------------------------------------------------------------

