#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 19 20:10:23 2025
# Process ID: 11212
# Current directory: D:/electronic/FPGA/FPGA_Project/Zenq7020/FirstZynq/FirstZynq.runs/design_1_proc_sys_reset_0_0_synth_1
# Command line: vivado.exe -log design_1_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_0_0.tcl
# Log file: D:/electronic/FPGA/FPGA_Project/Zenq7020/FirstZynq/FirstZynq.runs/design_1_proc_sys_reset_0_0_synth_1/design_1_proc_sys_reset_0_0.vds
# Journal file: D:/electronic/FPGA/FPGA_Project/Zenq7020/FirstZynq/FirstZynq.runs/design_1_proc_sys_reset_0_0_synth_1\vivado.jou
# Running On: DESKTOP-CMK3O4S, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16908 MB
#-----------------------------------------------------------
source design_1_proc_sys_reset_0_0.tcl -notrace
