<stg><name>yolo_upsamp_top</name>


<trans_list>

<trans id="290" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %input_ch_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %col_stride = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_stride"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %col_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_idx"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
entry:5 %row_stride = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_stride"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten84"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
entry:7 %row_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten154 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten154"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
entry:9 %curr_input_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_dest_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32">
<![CDATA[
entry:10 %curr_input_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_id_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32">
<![CDATA[
entry:11 %curr_input_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_user_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %curr_input_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_strb_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %curr_input_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr_input_keep_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:14 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %inStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="112">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %inStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %outStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="112">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %outStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %line_buff_group_0_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %line_buff_group_1_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %line_buff_group_2_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %line_buff_group_3_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:64 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:66 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:67 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:68 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:70 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:71 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:72 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:73 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:74 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:76 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:78 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:79 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:80 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:82 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:83 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i7 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:84 %store_ln15 = store i13 0, i13 %indvar_flatten154

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:85 %store_ln15 = store i4 0, i4 %row_idx

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:86 %store_ln15 = store i10 0, i10 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:87 %store_ln15 = store i2 0, i2 %row_stride

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:88 %store_ln15 = store i9 0, i9 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:89 %store_ln15 = store i4 0, i4 %col_idx

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:90 %store_ln15 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:91 %store_ln15 = store i2 0, i2 %col_stride

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:92 %store_ln15 = store i4 0, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
entry:93 %br_ln15 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body39:3 %indvar_flatten33_load = load i9 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="indvar_flatten33_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body39:5 %indvar_flatten84_load = load i10 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="indvar_flatten84_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body39:7 %indvar_flatten154_load = load i13 %indvar_flatten154

]]></Node>
<StgValue><ssdm name="indvar_flatten154_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body39:18 %icmp_ln15 = icmp_eq  i13 %indvar_flatten154_load, i13 5408

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body39:19 %add_ln15 = add i13 %indvar_flatten154_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body39:20 %br_ln15 = br i1 %icmp_ln15, void %for.inc118, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:4 %icmp_ln17 = icmp_eq  i10 %indvar_flatten84_load, i10 416

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:8 %xor_ln14 = xor i1 %icmp_ln17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:17 %icmp_ln19 = icmp_eq  i9 %indvar_flatten33_load, i9 208

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:18 %and_ln14_4 = and i1 %icmp_ln19, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:22 %or_ln17 = or i1 %and_ln14_4, i1 %icmp_ln17

]]></Node>
<StgValue><ssdm name="or_ln17"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end:17 %add_ln19_1 = add i9 %indvar_flatten33_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end:18 %select_ln19_4 = select i1 %or_ln17, i9 1, i9 %add_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end:19 %add_ln17_1 = add i10 %indvar_flatten84_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end:20 %select_ln17_5 = select i1 %icmp_ln17, i10 1, i10 %add_ln17_1

]]></Node>
<StgValue><ssdm name="select_ln17_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:21 %store_ln23 = store i13 %add_ln15, i13 %indvar_flatten154

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:23 %store_ln23 = store i10 %select_ln17_5, i10 %indvar_flatten84

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:25 %store_ln23 = store i9 %select_ln19_4, i9 %indvar_flatten33

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body39:1 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body39:2 %col_idx_1 = load i4 %col_idx

]]></Node>
<StgValue><ssdm name="col_idx_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body39:12 %cmp96_not = icmp_ne  i4 %col_idx_1, i4 12

]]></Node>
<StgValue><ssdm name="cmp96_not"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc118:16 %icmp_ln21 = icmp_eq  i6 %indvar_flatten_load, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:23 %select_ln17 = select i1 %or_ln17, i4 0, i4 %col_idx_1

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:32 %xor_ln17 = xor i1 %icmp_ln19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:33 %or_ln17_3 = or i1 %icmp_ln17, i1 %xor_ln17

]]></Node>
<StgValue><ssdm name="or_ln17_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:35 %and_ln14_3 = and i1 %xor_ln14, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="and_ln14_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:36 %and_ln17_1 = and i1 %and_ln14_3, i1 %or_ln17_3

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:38 %add_ln19 = add i4 %select_ln17, i4 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:40 %or_ln19 = or i1 %and_ln17_1, i1 %and_ln14_4

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:41 %or_ln19_2 = or i1 %or_ln19, i1 %icmp_ln17

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:43 %select_ln19_1 = select i1 %and_ln17_1, i4 %add_ln19, i4 %select_ln17

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:15 %add_ln21_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:16 %select_ln21_4 = select i1 %or_ln19_2, i6 1, i6 %add_ln21_1

]]></Node>
<StgValue><ssdm name="select_ln21_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:26 %store_ln23 = store i4 %select_ln19_1, i4 %col_idx

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:27 %store_ln23 = store i6 %select_ln21_4, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body39:0 %col_stride_1 = load i2 %col_stride

]]></Node>
<StgValue><ssdm name="col_stride_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body39:4 %row_stride_1 = load i2 %row_stride

]]></Node>
<StgValue><ssdm name="row_stride_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body39:6 %row_idx_1 = load i4 %row_idx

]]></Node>
<StgValue><ssdm name="row_idx_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body39:8 %cmp92_not = icmp_ne  i4 %row_idx_1, i4 12

]]></Node>
<StgValue><ssdm name="cmp92_not"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="2">
<![CDATA[
for.body39:9 %trunc_ln17 = trunc i2 %row_stride_1

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body39:10 %cmp94_not = icmp_ne  i2 %row_stride_1, i2 1

]]></Node>
<StgValue><ssdm name="cmp94_not"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:11 %tmp1 = or i1 %cmp92_not, i1 %cmp94_not

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14_4" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2">
<![CDATA[
for.body39:13 %trunc_ln21 = trunc i2 %col_stride_1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14_4" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:14 %empty = or i1 %trunc_ln21, i1 %trunc_ln17

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body39:15 %cmp98_not = icmp_ne  i2 %col_stride_1, i2 1

]]></Node>
<StgValue><ssdm name="cmp98_not"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:16 %tmp2 = or i1 %cmp96_not, i1 %cmp98_not

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body39:17 %brmerge456 = or i1 %tmp2, i1 %tmp1

]]></Node>
<StgValue><ssdm name="brmerge456"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc118:0 %input_ch_idx_load = load i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="input_ch_idx_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:1 %row_idx_3 = add i4 %row_idx_1, i4 1

]]></Node>
<StgValue><ssdm name="row_idx_3"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:5 %select_ln14 = select i1 %icmp_ln17, i2 0, i2 %row_stride_1

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln17" val="1"/>
<literal name="and_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:6 %cmp92_not_mid1 = icmp_ne  i4 %row_idx_3, i4 12

]]></Node>
<StgValue><ssdm name="cmp92_not_mid1"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:7 %select_ln14_1 = select i1 %icmp_ln17, i1 %cmp92_not_mid1, i1 %cmp92_not

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:9 %and_ln14 = and i1 %trunc_ln17, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:10 %or_ln14 = or i1 %icmp_ln17, i1 %tmp1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:11 %or_ln14_1 = or i1 %icmp_ln17, i1 %cmp96_not

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:12 %and_ln14_1 = and i1 %empty, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:13 %or_ln14_2 = or i1 %icmp_ln17, i1 %brmerge456

]]></Node>
<StgValue><ssdm name="or_ln14_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:14 %icmp_ln23 = icmp_eq  i4 %input_ch_idx_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:15 %and_ln14_2 = and i1 %icmp_ln23, i1 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:19 %select_ln15 = select i1 %icmp_ln17, i4 %row_idx_3, i4 %row_idx_1

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:20 %row_stride_3 = add i2 %select_ln14, i2 1

]]></Node>
<StgValue><ssdm name="row_stride_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2">
<![CDATA[
for.inc118:24 %trunc_ln17_1 = trunc i2 %row_stride_3

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:25 %select_ln17_1 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:26 %cmp94_not_mid1 = icmp_ne  i2 %select_ln14, i2 0

]]></Node>
<StgValue><ssdm name="cmp94_not_mid1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln14_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:27 %tmp1_mid1 = or i1 %select_ln14_1, i1 %cmp94_not_mid1

]]></Node>
<StgValue><ssdm name="tmp1_mid1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:28 %select_ln17_2 = select i1 %and_ln14_4, i1 %tmp1_mid1, i1 %or_ln14

]]></Node>
<StgValue><ssdm name="select_ln17_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:29 %or_ln17_1 = or i1 %and_ln14_4, i1 %or_ln14_1

]]></Node>
<StgValue><ssdm name="or_ln17_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:30 %select_ln17_3 = select i1 %and_ln14_4, i1 %trunc_ln17_1, i1 %and_ln14_1

]]></Node>
<StgValue><ssdm name="select_ln17_3"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:31 %or_ln17_2 = or i1 %and_ln14_4, i1 %or_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln17_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:34 %and_ln17 = and i1 %and_ln14_2, i1 %or_ln17_3

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:37 %select_ln17_4 = select i1 %and_ln14_4, i2 %row_stride_3, i2 %select_ln14

]]></Node>
<StgValue><ssdm name="select_ln17_4"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:42 %select_ln19 = select i1 %or_ln19_2, i2 0, i2 %col_stride_1

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:45 %cmp96_not_mid1 = icmp_ne  i4 %add_ln19, i4 12

]]></Node>
<StgValue><ssdm name="cmp96_not_mid1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:46 %select_ln19_2 = select i1 %and_ln17_1, i1 %cmp96_not_mid1, i1 %or_ln17_1

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:47 %select_ln19_3 = select i1 %and_ln17_1, i1 %select_ln17_1, i1 %select_ln17_3

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:48 %or_ln19_1 = or i1 %and_ln17_1, i1 %or_ln17_2

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:49 %xor_ln19 = xor i1 %and_ln17_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:50 %and_ln19 = and i1 %and_ln17, i1 %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:51 %col_stride_3 = add i2 %select_ln19, i2 1

]]></Node>
<StgValue><ssdm name="col_stride_3"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:53 %or_ln21 = or i1 %and_ln19, i1 %and_ln17_1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:54 %or_ln21_1 = or i1 %or_ln21, i1 %or_ln17

]]></Node>
<StgValue><ssdm name="or_ln21_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:55 %select_ln21 = select i1 %or_ln21_1, i4 0, i4 %input_ch_idx_load

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2">
<![CDATA[
for.inc118:56 %trunc_ln21_1 = trunc i2 %col_stride_3

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:57 %p_mid1 = or i1 %trunc_ln21_1, i1 %select_ln17_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:58 %select_ln21_1 = select i1 %and_ln19, i1 %p_mid1, i1 %select_ln19_3

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc118:59 %cmp98_not_mid1 = icmp_ne  i2 %select_ln19, i2 0

]]></Node>
<StgValue><ssdm name="cmp98_not_mid1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:60 %tmp2_mid1 = or i1 %select_ln19_2, i1 %cmp98_not_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:61 %brmerge456_mid1 = or i1 %tmp2_mid1, i1 %select_ln17_2

]]></Node>
<StgValue><ssdm name="brmerge456_mid1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc118:62 %select_ln21_2 = select i1 %and_ln19, i1 %brmerge456_mid1, i1 %or_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:63 %xor_ln21 = xor i1 %select_ln21_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc118:64 %select_ln21_3 = select i1 %and_ln19, i2 %col_stride_3, i2 %select_ln19

]]></Node>
<StgValue><ssdm name="select_ln21_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="4">
<![CDATA[
for.inc118:65 %zext_ln908 = zext i4 %select_ln21

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:66 %mul_ln908 = mul i7 %zext_ln908, i7 13

]]></Node>
<StgValue><ssdm name="mul_ln908"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:75 %br_ln26 = br i1 %select_ln21_1, void %if.then, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end:9 %icmp_ln52 = icmp_eq  i4 %select_ln21, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:10 %curr_output_last_V = and i1 %icmp_ln52, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="curr_output_last_V"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end:14 %add_ln23 = add i4 %select_ln21, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:22 %store_ln23 = store i4 %select_ln15, i4 %row_idx

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:24 %store_ln23 = store i2 %select_ln17_4, i2 %row_stride

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:28 %store_ln23 = store i2 %select_ln21_3, i2 %col_stride

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:29 %store_ln23 = store i4 %add_ln23, i4 %input_ch_idx

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="206" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:66 %mul_ln908 = mul i7 %zext_ln908, i7 13

]]></Node>
<StgValue><ssdm name="mul_ln908"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="4">
<![CDATA[
for.inc118:44 %select_ln19_1_cast = zext i4 %select_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln19_1_cast"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:66 %mul_ln908 = mul i7 %zext_ln908, i7 13

]]></Node>
<StgValue><ssdm name="mul_ln908"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:67 %add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118:3 %empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5408, i64 5408, i64 5408

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_2_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:39 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:52 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_21_4_VITIS_LOOP_23_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:67 %add_ln908 = add i7 %mul_ln908, i7 %select_ln19_1_cast

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="7">
<![CDATA[
for.inc118:68 %zext_ln908_1 = zext i7 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:69 %line_buff_group_0_val_V_addr_7 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:70 %line_buff_group_1_val_V_addr_7 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:71 %line_buff_group_2_val_V_addr_7 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:72 %line_buff_group_3_val_V_addr_7 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_7"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:73 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:74 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="112" op_0_bw="112" op_1_bw="112">
<![CDATA[
if.then:0 %inStream_read = read i112 @_ssdm_op_Read.axis.volatile.i112P128A, i112 %inStream

]]></Node>
<StgValue><ssdm name="inStream_read"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="112">
<![CDATA[
if.then:1 %curr_input_data_sub_data_0_V = trunc i112 %inStream_read

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %curr_input_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %curr_input_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:4 %curr_input_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i112.i32.i32, i112 %inStream_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="curr_input_data_sub_data_3_V"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:5 %curr_input_keep_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="curr_input_keep_V_2"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:6 %curr_input_strb_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %inStream_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="curr_input_strb_V_2"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:7 %curr_input_user_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i112.i32.i32, i112 %inStream_read, i32 80, i32 81

]]></Node>
<StgValue><ssdm name="curr_input_user_V_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="5" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:8 %curr_input_id_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i112.i32.i32, i112 %inStream_read, i32 96, i32 100

]]></Node>
<StgValue><ssdm name="curr_input_id_V_2"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="112" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:9 %curr_input_dest_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i112.i32.i32, i112 %inStream_read, i32 104, i32 109

]]></Node>
<StgValue><ssdm name="curr_input_dest_V_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
if.then:10 %store_ln908 = store i16 %curr_input_data_sub_data_0_V, i7 %line_buff_group_0_val_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
if.then:11 %store_ln908 = store i16 %curr_input_data_sub_data_1_V, i7 %line_buff_group_1_val_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
if.then:12 %store_ln908 = store i16 %curr_input_data_sub_data_2_V, i7 %line_buff_group_2_val_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
if.then:13 %store_ln908 = store i16 %curr_input_data_sub_data_3_V, i7 %line_buff_group_3_val_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln908"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:14 %store_ln41 = store i8 %curr_input_keep_V_2, i8 %curr_input_keep_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:15 %store_ln41 = store i8 %curr_input_strb_V_2, i8 %curr_input_strb_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then:16 %store_ln41 = store i2 %curr_input_user_V_2, i2 %curr_input_user_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then:17 %store_ln41 = store i5 %curr_input_id_V_2, i5 %curr_input_id_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then:18 %store_ln41 = store i6 %curr_input_dest_V_2, i6 %curr_input_dest_V

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
if.then:19 %br_ln41 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
if.else:0 %curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="7">
<![CDATA[
if.else:1 %curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
if.else:2 %curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="7">
<![CDATA[
if.else:3 %curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="247" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="7">
<![CDATA[
if.else:0 %curr_output_data_sub_data_0_V = load i7 %line_buff_group_0_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="7">
<![CDATA[
if.else:1 %curr_output_data_sub_data_1_V = load i7 %line_buff_group_1_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="7">
<![CDATA[
if.else:2 %curr_output_data_sub_data_2_V = load i7 %line_buff_group_2_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="7">
<![CDATA[
if.else:3 %curr_output_data_sub_data_3_V = load i7 %line_buff_group_3_val_V_addr_7

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="select_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
if.else:4 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:0 %curr_output_data_sub_data_0_V_2 = phi i16 %curr_input_data_sub_data_0_V, void %if.then, i16 %curr_output_data_sub_data_0_V, void %if.else

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_0_V_2"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:1 %curr_output_data_sub_data_1_V_2 = phi i16 %curr_input_data_sub_data_1_V, void %if.then, i16 %curr_output_data_sub_data_1_V, void %if.else

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_1_V_2"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:2 %curr_output_data_sub_data_2_V_2 = phi i16 %curr_input_data_sub_data_2_V, void %if.then, i16 %curr_output_data_sub_data_2_V, void %if.else

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_2_V_2"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end:3 %curr_output_data_sub_data_3_V_2 = phi i16 %curr_input_data_sub_data_3_V, void %if.then, i16 %curr_output_data_sub_data_3_V, void %if.else

]]></Node>
<StgValue><ssdm name="curr_output_data_sub_data_3_V_2"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
if.end:4 %curr_input_dest_V_3 = load i6 %curr_input_dest_V

]]></Node>
<StgValue><ssdm name="curr_input_dest_V_3"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end:5 %curr_input_id_V_3 = load i5 %curr_input_id_V

]]></Node>
<StgValue><ssdm name="curr_input_id_V_3"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
if.end:6 %curr_input_user_V_3 = load i2 %curr_input_user_V

]]></Node>
<StgValue><ssdm name="curr_input_user_V_3"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:7 %curr_input_strb_V_3 = load i8 %curr_input_strb_V

]]></Node>
<StgValue><ssdm name="curr_input_strb_V_3"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end:8 %curr_input_keep_V_3 = load i8 %curr_input_keep_V

]]></Node>
<StgValue><ssdm name="curr_input_keep_V_3"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="110" op_0_bw="110" op_1_bw="6" op_2_bw="3" op_3_bw="5" op_4_bw="7" op_5_bw="1" op_6_bw="6" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16">
<![CDATA[
if.end:11 %tmp_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i6.i3.i5.i7.i1.i6.i2.i8.i8.i16.i16.i16.i16, i6 %curr_input_dest_V_3, i3 0, i5 %curr_input_id_V_3, i7 0, i1 %curr_output_last_V, i6 0, i2 %curr_input_user_V_3, i8 %curr_input_strb_V_3, i8 %curr_input_keep_V_3, i16 %curr_output_data_sub_data_3_V_2, i16 %curr_output_data_sub_data_2_V_2, i16 %curr_output_data_sub_data_1_V_2, i16 %curr_output_data_sub_data_0_V_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="112" op_0_bw="110">
<![CDATA[
if.end:12 %zext_ln59 = zext i110 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="112">
<![CDATA[
if.end:13 %write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0">
<![CDATA[
for.end120:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="264" st_id="8" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="112" op_2_bw="112">
<![CDATA[
if.end:13 %write_ln59 = write void @_ssdm_op_Write.axis.volatile.i112P128A, i112 %outStream, i112 %zext_ln59

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
if.end:30 %br_ln23 = br void %for.body39

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
