ptrsStructRandom

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000079                       # Number of seconds simulated
sim_ticks                                    78692000                       # Number of ticks simulated
final_tick                                   78692000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 426640                       # Simulator instruction rate (inst/s)
host_op_rate                                   426405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4337559255                       # Simulator tick rate (ticks/s)
host_mem_usage                                6708372                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                        7732                       # Number of instructions simulated
sim_ops                                          7732                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     78692000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                8926                       # Number of hits
system.cache.misses                              1376                       # Number of misses
system.cache.missLatency::samples                1376                       # Ticks for misses to the cache
system.cache.missLatency::mean           49702.034884                       # Ticks for misses to the cache
system.cache.missLatency::gmean          41447.009435                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34484.946221                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 554     40.26%     40.26% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             583     42.37%     82.63% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             176     12.79%     95.42% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             17      1.24%     96.66% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            32      2.33%     98.98% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.36%     99.35% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.35% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.35% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             5      0.36%     99.71% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.22%     99.93% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.07%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  1376                       # Ticks for misses to the cache
system.cache.hitRatio                        0.866434                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         4112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       175104                       # Cumulative packet size per connected master and slave (bytes)
