# Generated by Yosys 0.8+137 (git sha1 e70ebe55, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model wrapper_alu
.inputs clk rst data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] next_in output_done
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$6248$n54 I1=$abc$6248$n56 I2=$false I3=$false O=$abc$6248$n3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n582 I2=$false I3=$false O=$abc$6248$n15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n377_1 I1=$abc$6248$n380_1 I2=$abc$6248$n384 I3=$false O=$abc$6248$n993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6248$n178 I1=$abc$6248$n179 I2=$abc$6248$n181 I3=$abc$6248$n378_1 O=$abc$6248$n377_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$6248$n172 I1=$abc$6248$n173 I2=$abc$6248$n182 I3=$abc$6248$n379 O=$abc$6248$n378_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$6248$n166 I1=$abc$6248$n169 I2=$abc$6248$n170 I3=$abc$6248$n175 O=$abc$6248$n379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n3 I1=$abc$6248$n381_1 I2=$abc$6248$n382 I3=$abc$6248$n383 O=$abc$6248$n380_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n586 I1=$abc$6248$n587 I2=$abc$6248$n588 I3=$abc$6248$n589 O=$abc$6248$n381_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n582 I1=$abc$6248$n583 I2=$abc$6248$n584 I3=$abc$6248$n585 O=$abc$6248$n382
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n590 I1=$abc$6248$n591 I2=$abc$6248$n592 I3=$abc$6248$n593 O=$abc$6248$n383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n190 I1=$abc$6248$n193 I2=$abc$6248$n202 I3=$abc$6248$n211 O=$abc$6248$n384
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n583 I2=$false I3=$false O=$abc$6248$n25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n584 I2=$false I3=$false O=$abc$6248$n27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n585 I2=$false I3=$false O=$abc$6248$n29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n586 I2=$false I3=$false O=$abc$6248$n31
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n587 I2=$false I3=$false O=$abc$6248$n35
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n588 I2=$false I3=$false O=$abc$6248$n39
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n589 I2=$false I3=$false O=$abc$6248$n41
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n590 I2=$false I3=$false O=$abc$6248$n43
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n591 I2=$false I3=$false O=$abc$6248$n45
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n592 I2=$false I3=$false O=$abc$6248$n47
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n993 I1=$abc$6248$n593 I2=$false I3=$false O=$abc$6248$n51
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$6248$n397_1 I1=$abc$6248$n406 I2=$abc$6248$n408 I3=$false O=$abc$6248$n109
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6248$n398_1 I1=$abc$6248$n401 I2=$false I3=$false O=$abc$6248$n397_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n399 I1=$abc$6248$n400 I2=$false I3=$false O=$abc$6248$n398_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state_inputs[12] I1=state_inputs[13] I2=state_inputs[14] I3=state_inputs[15] O=$abc$6248$n399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[8] I1=state_inputs[9] I2=state_inputs[10] I3=state_inputs[11] O=$abc$6248$n400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n402 I1=$abc$6248$n403 I2=$abc$6248$n404_1 I3=$abc$6248$n405 O=$abc$6248$n401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state_inputs[20] I1=state_inputs[21] I2=state_inputs[22] I3=state_inputs[23] O=$abc$6248$n402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[16] I1=state_inputs[17] I2=state_inputs[18] I3=state_inputs[19] O=$abc$6248$n403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[28] I1=state_inputs[29] I2=state_inputs[30] I3=state_inputs[31] O=$abc$6248$n404_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[24] I1=state_inputs[25] I2=state_inputs[26] I3=state_inputs[27] O=$abc$6248$n405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[0] I1=state_inputs[1] I2=$abc$6248$n407 I3=$false O=$abc$6248$n406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state_inputs[4] I1=state_inputs[5] I2=state_inputs[6] I3=state_inputs[7] O=$abc$6248$n407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[2] I1=state_inputs[3] I2=$false I3=$false O=$abc$6248$n408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6248$n410 I1=$abc$6248$n418 I2=$abc$6248$n933 I3=$false O=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6248$n411 I1=$abc$6248$n416 I2=$abc$6248$n417 I3=$false O=$abc$6248$n410
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6248$n412_1 I1=$abc$6248$n413 I2=$abc$6248$n414 I3=$abc$6248$n415 O=$abc$6248$n411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n331 I1=$abc$6248$n333 I2=$abc$6248$n334 I3=$abc$6248$n336 O=$abc$6248$n412_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n325 I1=$abc$6248$n327 I2=$abc$6248$n328 I3=$abc$6248$n330 O=$abc$6248$n413
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n343 I1=$abc$6248$n345 I2=$abc$6248$n346 I3=$abc$6248$n348 O=$abc$6248$n414
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n337 I1=$abc$6248$n339 I2=$abc$6248$n340 I3=$abc$6248$n342 O=$abc$6248$n415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n319 I1=$abc$6248$n321 I2=$abc$6248$n322 I3=$abc$6248$n324 O=$abc$6248$n416
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n313 I1=$abc$6248$n315 I2=$abc$6248$n316 I3=$abc$6248$n318 O=$abc$6248$n417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n355 I1=$abc$6248$n419 I2=$abc$6248$n963 I3=$abc$6248$n964 O=$abc$6248$n418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6248$n349 I1=$abc$6248$n351 I2=$abc$6248$n352 I3=$abc$6248$n354 O=$abc$6248$n419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[0] I1=state_inputs[1] I2=$false I3=$false O=$abc$6248$n933
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$6248$n422 I1=$abc$6248$n427 I2=$abc$6248$n429 I3=$abc$6248$n430 O=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n115 I1=$abc$6248$n424 I2=$abc$6248$n423 I3=$abc$6248$n426 O=$abc$6248$n422
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6248$n955 I1=$abc$6248$n956 I2=$abc$6248$n957 I3=$abc$6248$n958 O=$abc$6248$n423
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n148 I1=$abc$6248$n150 I2=$abc$6248$n151 I3=$abc$6248$n159 O=$abc$6248$n424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=alu_delay[1] I1=alu_delay[0] I2=$false I3=$false O=$abc$6248$n115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$6248$n959 I1=$abc$6248$n960 I2=$abc$6248$n961 I3=$abc$6248$n962 O=$abc$6248$n426
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n114 I1=$abc$6248$n117 I2=$abc$6248$n428 I3=$false O=$abc$6248$n427
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n118 I1=$abc$6248$n120 I2=$abc$6248$n121 I3=$abc$6248$n124 O=$abc$6248$n428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n138 I1=$abc$6248$n139 I2=$abc$6248$n144 I3=$abc$6248$n145 O=$abc$6248$n429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n129 I1=$abc$6248$n132 I2=$abc$6248$n133 I3=$abc$6248$n136 O=$abc$6248$n430
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state_inputs[1] I1=state_inputs[0] I2=$abc$6248$n432 I3=$false O=$abc$6248$n485
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n401 I1=$abc$6248$n433 I2=$false I3=$false O=$abc$6248$n432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n407 I1=$abc$6248$n399 I2=$abc$6248$n400 I3=$abc$6248$n408 O=$abc$6248$n433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state_inputs[0] I1=$abc$6248$n432 I2=state_inputs[1] I3=$false O=$abc$6248$n487
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n401 I1=$abc$6248$n433 I2=state_inputs[0] I3=state_inputs[1] O=$abc$6248$n497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6248$n406 I1=$abc$6248$n398_1 I2=$abc$6248$n401 I3=$abc$6248$n437 O=$abc$6248$n511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state_inputs[3] I1=state_inputs[2] I2=$false I3=$false O=$abc$6248$n437
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6248$n397_1 I1=$abc$6248$n437 I2=$false I3=$false O=$abc$6248$n440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$3\input_ready[0:0] I1=$abc$6248$n109 I2=$false I3=$false O=$abc$6248$n527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=state_inputs[0] I1=$abc$6248$n407 I2=$abc$6248$n440 I3=state_inputs[1] O=$3\input_ready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6248$n445 I1=$abc$6248$n511 I2=$false I3=$false O=$abc$6248$n533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state_inputs[1] I1=$abc$6248$n407 I2=$abc$6248$n440 I3=$abc$6248$n109 O=$abc$6248$n445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=input_ready I1=rst I2=$false I3=$false O=$abc$6248$n536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rst I1=input_ready I2=$false I3=$false O=$abc$6248$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=a1.result_out[0] I1=$abc$6248$n109 I2=$abc$6248$n449_1 I3=$abc$6248$n459 O=$0\data_out[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$6248$n450_1 I1=$abc$6248$n455_1 I2=$abc$6248$n487 I3=$abc$6248$n458_1 O=$abc$6248$n449_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=a1.overflow I1=$abc$6248$n451 I2=$abc$6248$n497 I3=$abc$6248$n511 O=$abc$6248$n450_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$6248$n453_1 I1=$abc$6248$n452_1 I2=$abc$6248$n454 I3=$false O=$abc$6248$n451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=a1.result_out[7] I1=a1.result_out[6] I2=a1.result_out[5] I3=a1.result_out[0] O=$abc$6248$n452_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=a1.result_out[4] I1=a1.result_out[3] I2=a1.result_out[2] I3=a1.result_out[1] O=$abc$6248$n453_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6248$n965 I1=$abc$6248$n966 I2=$abc$6248$n968 I3=$false O=$abc$6248$n454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$6248$n497 I1=$abc$6248$n456_1 I2=$abc$6248$n457 I3=$false O=$abc$6248$n455_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=a1.result_out[3] I1=a1.result_out[2] I2=a1.result_out[1] I3=a1.result_out[0] O=$abc$6248$n456_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=a1.result_out[7] I1=a1.result_out[6] I2=a1.result_out[5] I3=a1.result_out[4] O=$abc$6248$n457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=a1.carry_out I1=state_inputs[0] I2=state_inputs[1] I3=$abc$6248$n432 O=$abc$6248$n458_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110001111111111
.gate SB_LUT4 I0=a1.borrow_out I1=$abc$6248$n485 I2=$abc$6248$n109 I3=$false O=$abc$6248$n459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6248$n469_1 I1=$abc$6248$n475_1 I2=$abc$6248$n478_1 I3=$abc$6248$n461 O=$abc$6248$n596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$6248$n465 I1=$abc$6248$n468 I2=$abc$6248$n462 I3=$abc$6248$n467 O=$abc$6248$n461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n463 I1=$abc$6248$n464 I2=$false I3=$false O=$abc$6248$n462
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=opcode[2] I1=opcode[3] I2=$false I3=$false O=$abc$6248$n463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=opcode[4] I1=opcode[1] I2=opcode[0] I3=$false O=$abc$6248$n464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n463 I1=$abc$6248$n466 I2=$false I3=$false O=$abc$6248$n465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=opcode[4] I1=opcode[1] I2=opcode[0] I3=$false O=$abc$6248$n466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$6248$n545 I1=operand_B[7] I2=operand_A[7] I3=$false O=$abc$6248$n467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n563 I1=operand_B[7] I2=operand_A[7] I3=$false O=$abc$6248$n468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n470_1 I1=$abc$6248$n473_1 I2=$false I3=$false O=$abc$6248$n469_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n471 I1=$abc$6248$n472_1 I2=$false I3=$false O=$abc$6248$n470_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=operand_A[3] I1=operand_A[4] I2=operand_A[5] I3=operand_A[6] O=$abc$6248$n471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=operand_A[0] I1=operand_A[1] I2=operand_A[2] I3=operand_A[7] O=$abc$6248$n472_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=opcode[3] I1=opcode[2] I2=$abc$6248$n474 I3=$false O=$abc$6248$n473_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=opcode[4] I1=opcode[0] I2=opcode[1] I3=$false O=$abc$6248$n474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n476_1 I1=$abc$6248$n477 I2=$false I3=$false O=$abc$6248$n475_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n463 I1=$abc$6248$n474 I2=$false I3=$false O=$abc$6248$n476_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n550 I1=operand_B[7] I2=operand_A[7] I3=$false O=$abc$6248$n477
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n558 I1=operand_A[7] I2=operand_B[7] I3=$abc$6248$n479_1 O=$abc$6248$n478_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6248$n463 I1=$abc$6248$n480 I2=$false I3=$false O=$abc$6248$n479_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=opcode[4] I1=opcode[1] I2=opcode[0] I3=$false O=$abc$6248$n480
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n499 I1=$abc$6248$n496 I2=$abc$6248$n482 I3=$abc$6248$n491 O=$abc$6248$n606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$6248$n487_1 I1=$abc$6248$n483 I2=$abc$6248$n488 I3=$false O=$abc$6248$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n486 I1=$abc$6248$n479_1 I2=$abc$6248$n484 I3=$false O=$abc$6248$n483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6248$n476_1 I1=$abc$6248$n485_1 I2=$abc$6248$n550 I3=$false O=$abc$6248$n484
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$false I3=$false O=$abc$6248$n485_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n558 I3=$false O=$abc$6248$n486
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=opcode[3] I1=$abc$6248$n466 I2=opcode[2] I3=$abc$6248$n470_1 O=$abc$6248$n487_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6248$n465 I1=$abc$6248$n490 I2=$abc$6248$n462 I3=$abc$6248$n489_1 O=$abc$6248$n488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=operand_A[7] I1=$abc$6248$n545 I2=operand_B[7] I3=$false O=$abc$6248$n489_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n563 I3=$false O=$abc$6248$n490
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=operand_A[0] I1=$abc$6248$n492 I2=opcode[1] I3=$abc$6248$n494 O=$abc$6248$n491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$6248$n493 I1=opcode[0] I2=$false I3=$false O=$abc$6248$n492
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n463 I1=opcode[4] I2=$false I3=$false O=$abc$6248$n493
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n495 I1=opcode[1] I2=operand_A[7] I3=$false O=$abc$6248$n494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=opcode[0] I1=opcode[4] I2=$abc$6248$n463 I3=$false O=$abc$6248$n495
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n497_1 I1=$abc$6248$n498 I2=$false I3=$false O=$abc$6248$n496
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=operand_A[3] I1=operand_A[4] I2=operand_A[5] I3=operand_A[6] O=$abc$6248$n497_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_A[0] I2=operand_A[1] I3=operand_A[2] O=$abc$6248$n498
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=opcode[3] I1=opcode[2] I2=$abc$6248$n480 I3=$false O=$abc$6248$n499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n499 I1=$abc$6248$n496 I2=$abc$6248$n596 I3=$abc$6248$n482 O=$abc$6248$n624
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$6248$n510 I1=$abc$6248$n512 I2=$abc$6248$n503 I3=$false O=$abc$6248$n502
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=operand_A[1] I1=$abc$6248$n506 I2=$abc$6248$n504 I3=$false O=$abc$6248$n503
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$6248$n670 I1=$abc$6248$n467 I2=$abc$6248$n505 I3=$abc$6248$n462 O=$abc$6248$n504
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$6248$n671 I1=$abc$6248$n672 I2=$abc$6248$n467 I3=$abc$6248$n489_1 O=$abc$6248$n505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=opcode[0] I1=$abc$6248$n493 I2=$abc$6248$n509 I3=$abc$6248$n507 O=$abc$6248$n506
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$6248$n480 I1=$abc$6248$n508 I2=$false I3=$false O=$abc$6248$n507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=opcode[2] I1=opcode[3] I2=$false I3=$false O=$abc$6248$n508
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n464 I1=$abc$6248$n508 I2=$false I3=$false O=$abc$6248$n509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n687 I1=$abc$6248$n511_1 I2=$abc$6248$n468 I3=$abc$6248$n465 O=$abc$6248$n510
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$6248$n688 I1=$abc$6248$n689 I2=$abc$6248$n490 I3=$false O=$abc$6248$n511_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n513 I2=operand_A[0] I3=operand_B[0] O=$abc$6248$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=opcode[2] I1=$abc$6248$n480 I2=opcode[3] I3=$false O=$abc$6248$n513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=opcode[2] I1=$abc$6248$n474 I2=opcode[3] I3=$false O=$abc$6248$n514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n683 I1=$abc$6248$n684 I2=$abc$6248$n486 I3=$abc$6248$n517 O=$abc$6248$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$6248$n558 I1=operand_B[7] I2=operand_A[7] I3=$abc$6248$n479_1 O=$abc$6248$n517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$6248$n660 I1=$abc$6248$n470_1 I2=$abc$6248$n473_1 I3=$false O=$abc$6248$n519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$6248$n682 I1=$abc$6248$n478_1 I2=$abc$6248$n524 I3=$abc$6248$n521 O=$abc$6248$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6248$n663 I1=$abc$6248$n523 I2=$abc$6248$n522 I3=$abc$6248$n666 O=$abc$6248$n521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n470_1 I1=opcode[3] I2=opcode[2] I3=$abc$6248$n466 O=$abc$6248$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6248$n496 I1=$abc$6248$n499 I2=$false I3=$false O=$abc$6248$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6248$n477 I1=$abc$6248$n525 I2=$abc$6248$n476_1 I3=$false O=$abc$6248$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n678 I1=$abc$6248$n677 I2=$abc$6248$n485_1 I3=$abc$6248$n550 O=$abc$6248$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=opcode[2] I1=$abc$6248$n464 I2=opcode[3] I3=$false O=$abc$6248$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_B[0] I2=$abc$6248$n531 I3=operand_A[0] O=$abc$6248$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=opcode[3] I1=opcode[2] I2=$abc$6248$n464 I3=$false O=$abc$6248$n531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=opcode[2] I1=$abc$6248$n466 I2=opcode[3] I3=$false O=$abc$6248$n532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6248$n708 I1=$abc$6248$n470_1 I2=$abc$6248$n473_1 I3=$false O=$abc$6248$n538_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=operand_A[6] I1=$abc$6248$n545_1 I2=$abc$6248$n547 I3=$abc$6248$n540 O=$abc$6248$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6248$n541 I1=$abc$6248$n542 I2=$abc$6248$n543 I3=$abc$6248$n544 O=$abc$6248$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n545 I3=$abc$6248$n462 O=$abc$6248$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n550 I3=$abc$6248$n476_1 O=$abc$6248$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000000000
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n563 I3=$abc$6248$n465 O=$abc$6248$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100000000000
.gate SB_LUT4 I0=$abc$6248$n529 I1=$abc$6248$n507 I2=operand_A[7] I3=$false O=$abc$6248$n544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$6248$n495 I1=$abc$6248$n546 I2=$false I3=$false O=$abc$6248$n545_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=opcode[4] I1=opcode[0] I2=$abc$6248$n508 I3=$false O=$abc$6248$n546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n513 I2=operand_A[7] I3=operand_B[7] O=$abc$6248$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_B[7] I2=$abc$6248$n531 I3=operand_A[7] O=$abc$6248$n548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$abc$6248$n558 I3=$abc$6248$n479_1 O=$abc$6248$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100000000000
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_A[1] I2=operand_B[1] I3=$false O=$abc$6248$n554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n513 I2=operand_A[1] I3=operand_B[1] O=$abc$6248$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=$abc$6248$n911 I1=$abc$6248$n479_1 I2=$abc$6248$n465 I3=$abc$6248$n923 O=$abc$6248$n556_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=operand_A[2] I1=$abc$6248$n507 I2=$abc$6248$n462 I3=$abc$6248$n887 O=$abc$6248$n557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n480 I1=$abc$6248$n466 I2=opcode[3] I3=opcode[2] O=$abc$6248$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$6248$n509 I1=$abc$6248$n492 I2=operand_A[2] I3=$abc$6248$n561 O=$abc$6248$n560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$6248$n529 I1=$abc$6248$n531 I2=operand_A[1] I3=$false O=$abc$6248$n561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$6248$n882 I1=$abc$6248$n522 I2=$abc$6248$n565 I3=$abc$6248$n469_1 O=$abc$6248$n564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$6248$n465 I1=$abc$6248$n924 I2=$false I3=$false O=$abc$6248$n565
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_A[2] I2=$abc$6248$n513 I3=operand_B[2] O=$abc$6248$n567
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n987 I2=$false I3=$false O=$abc$6248$n569_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=operand_A[2] I1=operand_B[2] I2=$false I3=$false O=$abc$6248$n987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=operand_A[3] I1=$abc$6248$n507 I2=$abc$6248$n473_1 I3=$abc$6248$n847 O=$abc$6248$n572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=operand_A[2] I1=$abc$6248$n529 I2=$abc$6248$n462 I3=$abc$6248$n889 O=$abc$6248$n573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n492 I1=$abc$6248$n509 I2=operand_A[3] I3=$abc$6248$n575_1 O=$abc$6248$n574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$6248$n576 I1=operand_A[2] I2=$abc$6248$n523 I3=$abc$6248$n865 O=$abc$6248$n575_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n513 I1=$abc$6248$n531 I2=$false I3=$false O=$abc$6248$n576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6248$n578_1 I1=$abc$6248$n582_1 I2=$abc$6248$n585_1 I3=$abc$6248$n589_1 O=$abc$6248$n731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=operand_A[3] I1=$abc$6248$n576 I2=$abc$6248$n581_1 I3=$abc$6248$n579 O=$abc$6248$n578_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6248$n883 I1=$abc$6248$n522 I2=$abc$6248$n469_1 I3=$abc$6248$n580_1 O=$abc$6248$n579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6248$n474 I1=$abc$6248$n466 I2=$abc$6248$n508 I3=operand_A[2] O=$abc$6248$n580_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=$abc$6248$n523 I1=$abc$6248$n866 I2=$false I3=$false O=$abc$6248$n581_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n915 I1=$abc$6248$n479_1 I2=$abc$6248$n584_1 I3=$abc$6248$n583_1 O=$abc$6248$n582_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6248$n848 I1=$abc$6248$n473_1 I2=$abc$6248$n465 I3=$abc$6248$n925 O=$abc$6248$n583_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n476_1 I1=$abc$6248$n903 I2=$false I3=$false O=$abc$6248$n584_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6248$n891 I1=$abc$6248$n462 I2=$abc$6248$n587_1 I3=$abc$6248$n586_1 O=$abc$6248$n585_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=operand_A[3] I1=$abc$6248$n529 I2=$abc$6248$n495 I3=operand_A[2] O=$abc$6248$n586_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n988 I2=$false I3=$false O=$abc$6248$n587_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=operand_A[3] I1=operand_B[3] I2=$false I3=$false O=$abc$6248$n988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=operand_A[4] I1=$abc$6248$n506 I2=$abc$6248$n590_1 I3=$false O=$abc$6248$n589_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_A[3] I2=$abc$6248$n513 I3=operand_B[3] O=$abc$6248$n590_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$6248$n893 I1=$abc$6248$n462 I2=$abc$6248$n594 I3=$false O=$abc$6248$n593_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6248$n917 I1=$abc$6248$n479_1 I2=$abc$6248$n465 I3=$abc$6248$n926 O=$abc$6248$n594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=operand_A[4] I1=operand_B[4] I2=$false I3=$false O=$abc$6248$n989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=operand_A[4] I1=$abc$6248$n529 I2=$abc$6248$n476_1 I3=$abc$6248$n905 O=$abc$6248$n601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n884 I1=$abc$6248$n522 I2=$abc$6248$n604 I3=$abc$6248$n603 O=$abc$6248$n602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$6248$n576 I1=operand_A[4] I2=$abc$6248$n523 I3=$abc$6248$n867 O=$abc$6248$n603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n470_1 I1=$abc$6248$n849 I2=$abc$6248$n473_1 I3=$false O=$abc$6248$n604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$6248$n615 I1=$abc$6248$n616 I2=$abc$6248$n606_1 I3=$abc$6248$n609 O=$abc$6248$n735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=operand_A[4] I1=$abc$6248$n545_1 I2=$abc$6248$n608 I3=$abc$6248$n607 O=$abc$6248$n606_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6248$n868 I1=$abc$6248$n523 I2=$abc$6248$n522 I3=$abc$6248$n885 O=$abc$6248$n607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n850 I1=$abc$6248$n470_1 I2=$abc$6248$n473_1 I3=$false O=$abc$6248$n608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$6248$n919 I1=$abc$6248$n479_1 I2=$abc$6248$n610 I3=$abc$6248$n614 O=$abc$6248$n609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$6248$n907 I1=$abc$6248$n476_1 I2=$abc$6248$n611 I3=$abc$6248$n613 O=$abc$6248$n610
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6248$n514 I1=$abc$6248$n990 I2=$false I3=$false O=$abc$6248$n611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=operand_A[5] I1=operand_B[5] I2=$false I3=$false O=$abc$6248$n990
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=operand_A[5] I1=$abc$6248$n529 I2=$abc$6248$n513 I3=operand_B[5] O=$abc$6248$n613
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6248$n465 I1=$abc$6248$n927 I2=$abc$6248$n462 I3=$abc$6248$n895 O=$abc$6248$n614
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n506 I1=operand_A[6] I2=$false I3=$false O=$abc$6248$n615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_B[5] I2=$abc$6248$n576 I3=operand_A[5] O=$abc$6248$n616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=operand_A[5] I1=$abc$6248$n545_1 I2=$abc$6248$n620 I3=$abc$6248$n619 O=$abc$6248$n618
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6248$n869 I1=$abc$6248$n523 I2=$abc$6248$n522 I3=$abc$6248$n886 O=$abc$6248$n619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n851 I1=$abc$6248$n470_1 I2=$abc$6248$n473_1 I3=$false O=$abc$6248$n620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=operand_A[6] I1=operand_B[6] I2=$false I3=$false O=$abc$6248$n991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=operand_A[6] I1=$abc$6248$n529 I2=$abc$6248$n465 I3=$abc$6248$n928 O=$abc$6248$n626
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=operand_A[7] I1=$abc$6248$n506 I2=$abc$6248$n628 I3=$false O=$abc$6248$n627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$6248$n532 I1=operand_B[6] I2=$abc$6248$n576 I3=operand_A[6] O=$abc$6248$n628
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=operand_A[0] I1=operand_B[0] I2=borrow_in I3=$false O=$abc$6248$n972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101011
.gate SB_LUT4 I0=operand_A[2] I1=operand_B[2] I2=$false I3=$false O=$abc$6248$n975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=operand_A[3] I1=operand_B[3] I2=$false I3=$false O=$abc$6248$n977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=operand_A[4] I1=operand_B[4] I2=$false I3=$false O=$abc$6248$n979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=operand_A[5] I1=operand_B[5] I2=$false I3=$false O=$abc$6248$n981
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=operand_A[6] I1=operand_B[6] I2=$false I3=$false O=$abc$6248$n983
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=operand_A[0] I1=operand_B[0] I2=borrow_in I3=$false O=$abc$6248$n985
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=operand_A[7] I1=operand_B[7] I2=$false I3=$false O=$abc$6248$n992
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$6248$n166 I1=$false I2=$false I3=$false O=$abc$6248$n1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n169 I1=$false I2=$false I3=$false O=$abc$6248$n5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n170 I1=$false I2=$false I3=$false O=$abc$6248$n7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n172 I1=$false I2=$false I3=$false O=$abc$6248$n9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n173 I1=$false I2=$false I3=$false O=$abc$6248$n11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n175 I1=$false I2=$false I3=$false O=$abc$6248$n13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n178 I1=$false I2=$false I3=$false O=$abc$6248$n17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n179 I1=$false I2=$false I3=$false O=$abc$6248$n19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n181 I1=$false I2=$false I3=$false O=$abc$6248$n21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n182 I1=$false I2=$false I3=$false O=$abc$6248$n23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n190 I1=$false I2=$false I3=$false O=$abc$6248$n33
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n193 I1=$false I2=$false I3=$false O=$abc$6248$n37
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n202 I1=$false I2=$false I3=$false O=$abc$6248$n49
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n211 I1=$false I2=$false I3=$false O=$abc$6248$n53
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n54 I1=$false I2=$false I3=$false O=pick_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n56 I1=$false I2=$false I3=$false O=pick_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n58 I1=$false I2=$false I3=$false O=pick_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n60 I1=$false I2=$false I3=$false O=pick_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n62 I1=$false I2=$false I3=$false O=pick_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n64 I1=$false I2=$false I3=$false O=pick_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n66 I1=$false I2=$false I3=$false O=pick_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n68 I1=$false I2=$false I3=$false O=pick_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n70 I1=$false I2=$false I3=$false O=pick_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n72 I1=$false I2=$false I3=$false O=pick_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n74 I1=$false I2=$false I3=$false O=pick_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n76 I1=$false I2=$false I3=$false O=pick_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n78 I1=$false I2=$false I3=$false O=pick_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n80 I1=$false I2=$false I3=$false O=pick_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n82 I1=$false I2=$false I3=$false O=pick_delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n84 I1=$false I2=$false I3=$false O=pick_delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n86 I1=$false I2=$false I3=$false O=pick_delay[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n88 I1=$false I2=$false I3=$false O=pick_delay[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n90 I1=$false I2=$false I3=$false O=pick_delay[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n92 I1=$false I2=$false I3=$false O=pick_delay[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n94 I1=$false I2=$false I3=$false O=pick_delay[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n96 I1=$false I2=$false I3=$false O=pick_delay[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n98 I1=$false I2=$false I3=$false O=pick_delay[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n100 I1=$false I2=$false I3=$false O=pick_delay[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n102 I1=$false I2=$false I3=$false O=pick_delay[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n104 I1=$false I2=$false I3=$false O=pick_delay[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n106 I1=$false I2=$false I3=$false O=pick_delay[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6248$n109 I1=$false I2=$false I3=$false O=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[7] I1=$false I2=$false I3=$false O=$abc$6248$n371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[6] I1=$false I2=$false I3=$false O=$abc$6248$n372
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[5] I1=$false I2=$false I3=$false O=$abc$6248$n374
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[4] I1=$false I2=$false I3=$false O=$abc$6248$n375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[3] I1=$false I2=$false I3=$false O=$abc$6248$n377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[2] I1=$false I2=$false I3=$false O=$abc$6248$n378
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[1] I1=$false I2=$false I3=$false O=$abc$6248$n380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=a1.result_out[0] I1=$false I2=$false I3=$false O=$abc$6248$n381
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[7] I1=$false I2=$false I3=$false O=$abc$6248$n552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[7] I1=$false I2=$false I3=$false O=$abc$6248$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[0] I1=$false I2=$false I3=$false O=$abc$6248$n649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[1] I1=$false I2=$false I3=$false O=$abc$6248$n780
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[2] I1=$false I2=$false I3=$false O=$abc$6248$n782
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[3] I1=$false I2=$false I3=$false O=$abc$6248$n784
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[4] I1=$false I2=$false I3=$false O=$abc$6248$n786
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[5] I1=$false I2=$false I3=$false O=$abc$6248$n788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_A[6] I1=$false I2=$false I3=$false O=$abc$6248$n790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_alu I1=$false I2=$false I3=$false O=$0\clk_alu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk_pick I1=$false I2=$false I3=$false O=$0\clk_pick[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[0] I1=$false I2=$false I3=$false O=$abc$6248$n940
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[2] I1=$false I2=$false I3=$false O=$abc$6248$n942
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[6] I1=$false I2=$false I3=$false O=$abc$6248$n944
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[1] I1=$false I2=$false I3=$false O=$abc$6248$n948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[3] I1=$false I2=$false I3=$false O=$abc$6248$n950
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[4] I1=$false I2=$false I3=$false O=$abc$6248$n952
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=operand_B[5] I1=$false I2=$false I3=$false O=$abc$6248$n954
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state_inputs[1] I1=$abc$6248$n407 I2=$abc$6248$n440 I3=$abc$6248$n109 O=$abc$6248$n709
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=state_inputs[1] I1=state_inputs[0] I2=$abc$6248$n432 I3=$abc$6248$n709 O=$abc$6248$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=operand_A[7] I1=carry_in I2=opcode[1] I3=$abc$6248$n495 O=$abc$6248$n711_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$6248$n475_1 I1=$abc$6248$n676 I2=$abc$6248$n519 I3=$abc$6248$n530 O=$abc$6248$n712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$6248$n529 I1=operand_A[0] I2=$abc$6248$n516 I3=$abc$6248$n712 O=$abc$6248$n713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6248$n711_1 I1=$abc$6248$n713 I2=$abc$6248$n502 I3=$abc$6248$n520 O=$abc$6248$n640
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=operand_A[0] I1=carry_in I2=opcode[1] I3=opcode[0] O=$abc$6248$n715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$6248$n711 I1=$abc$6248$n523 I2=$abc$6248$n715 I3=$abc$6248$n493 O=$abc$6248$n716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n522 I1=$abc$6248$n714 I2=$abc$6248$n549 I3=$abc$6248$n548 O=$abc$6248$n717
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6248$n538_1 I1=$abc$6248$n717 I2=$abc$6248$n716 I3=$abc$6248$n539 O=$abc$6248$n691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$6248$n559 I1=$abc$6248$n473_1 I2=operand_A[0] I3=operand_A[1] O=$abc$6248$n719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101010100011
.gate SB_LUT4 I0=$abc$6248$n554 I1=$abc$6248$n555 I2=$abc$6248$n556_1 I3=$abc$6248$n557 O=$abc$6248$n720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6248$n476_1 I1=$abc$6248$n899 I2=$abc$6248$n720 I3=$abc$6248$n560 O=$abc$6248$n721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$6248$n545_1 I1=operand_A[0] I2=$abc$6248$n721 I3=$abc$6248$n719 O=$abc$6248$n727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$6248$n913 I1=$abc$6248$n480 I2=$abc$6248$n901 I3=$abc$6248$n474 O=$abc$6248$n723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6248$n463 I1=$abc$6248$n723 I2=$abc$6248$n545_1 I3=operand_A[1] O=$abc$6248$n724
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$6248$n567 I1=$abc$6248$n569_1 I2=$abc$6248$n572 I3=$abc$6248$n573 O=$abc$6248$n725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6248$n724 I1=$abc$6248$n564 I2=$abc$6248$n725 I3=$abc$6248$n574 O=$abc$6248$n729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$6248$n495 I1=$abc$6248$n546 I2=operand_A[3] I3=$abc$6248$n601 O=$abc$6248$n727_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$6248$n506 I1=operand_A[5] I2=$abc$6248$n727_1 I3=$abc$6248$n593_1 O=$abc$6248$n728
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$6248$n532 I1=$abc$6248$n514 I2=operand_A[4] I3=operand_B[4] O=$abc$6248$n729_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=$abc$6248$n513 I1=operand_B[4] I2=$abc$6248$n729_1 I3=$false O=$abc$6248$n730
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6248$n728 I1=$abc$6248$n730 I2=$abc$6248$n602 I3=$false O=$abc$6248$n733
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$6248$n513 I1=operand_A[6] I2=$abc$6248$n514 I3=operand_B[6] O=$abc$6248$n732
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010100111111
.gate SB_LUT4 I0=$abc$6248$n921 I1=$abc$6248$n479_1 I2=$abc$6248$n909 I3=$abc$6248$n476_1 O=$abc$6248$n733_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6248$n462 I1=$abc$6248$n897 I2=$abc$6248$n733_1 I3=$abc$6248$n626 O=$abc$6248$n734
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$6248$n732 I1=$abc$6248$n734 I2=$abc$6248$n618 I3=$abc$6248$n627 O=$abc$6248$n737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_CARRY CI=$abc$6248$n381 CO=$auto$alumacc.cc:474:replace_alu$1015.C[2] I0=$false I1=$abc$6248$n380
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[2] CO=$auto$alumacc.cc:474:replace_alu$1015.C[3] I0=$false I1=$abc$6248$n378
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[3] CO=$auto$alumacc.cc:474:replace_alu$1015.C[4] I0=$false I1=$abc$6248$n377
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[4] CO=$auto$alumacc.cc:474:replace_alu$1015.C[5] I0=$false I1=$abc$6248$n375
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[5] CO=$auto$alumacc.cc:474:replace_alu$1015.C[6] I0=$false I1=$abc$6248$n374
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[6] CO=$abc$6248$n966 I0=$false I1=$abc$6248$n372
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n371 I3=$abc$6248$n966 O=$abc$6248$n968
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$6248$n966 CO=$abc$6248$n965 I0=$false I1=$abc$6248$n371
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:49|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=alu_delay[0] I3=$false O=$abc$6248$n114
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[10] I3=$auto$alumacc.cc:474:replace_alu$1028.C[10] O=$abc$6248$n129
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[10] CO=$auto$alumacc.cc:474:replace_alu$1028.C[11] I0=$false I1=alu_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[11] I3=$auto$alumacc.cc:474:replace_alu$1028.C[11] O=$abc$6248$n958
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[11] CO=$auto$alumacc.cc:474:replace_alu$1028.C[12] I0=$false I1=alu_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[12] I3=$auto$alumacc.cc:474:replace_alu$1028.C[12] O=$abc$6248$n132
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[12] CO=$auto$alumacc.cc:474:replace_alu$1028.C[13] I0=$false I1=alu_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[13] I3=$auto$alumacc.cc:474:replace_alu$1028.C[13] O=$abc$6248$n133
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[13] CO=$auto$alumacc.cc:474:replace_alu$1028.C[14] I0=$false I1=alu_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[14] I3=$auto$alumacc.cc:474:replace_alu$1028.C[14] O=$abc$6248$n959
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[14] CO=$auto$alumacc.cc:474:replace_alu$1028.C[15] I0=$false I1=alu_delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[15] I3=$auto$alumacc.cc:474:replace_alu$1028.C[15] O=$abc$6248$n136
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[15] CO=$auto$alumacc.cc:474:replace_alu$1028.C[16] I0=$false I1=alu_delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[16] I3=$auto$alumacc.cc:474:replace_alu$1028.C[16] O=$abc$6248$n138
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[16] CO=$auto$alumacc.cc:474:replace_alu$1028.C[17] I0=$false I1=alu_delay[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[17] I3=$auto$alumacc.cc:474:replace_alu$1028.C[17] O=$abc$6248$n139
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[17] CO=$auto$alumacc.cc:474:replace_alu$1028.C[18] I0=$false I1=alu_delay[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[18] I3=$auto$alumacc.cc:474:replace_alu$1028.C[18] O=$abc$6248$n960
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[18] CO=$auto$alumacc.cc:474:replace_alu$1028.C[19] I0=$false I1=alu_delay[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[19] I3=$auto$alumacc.cc:474:replace_alu$1028.C[19] O=$abc$6248$n961
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[19] CO=$auto$alumacc.cc:474:replace_alu$1028.C[20] I0=$false I1=alu_delay[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=alu_delay[0] CO=$auto$alumacc.cc:474:replace_alu$1028.C[2] I0=$false I1=alu_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[20] I3=$auto$alumacc.cc:474:replace_alu$1028.C[20] O=$abc$6248$n144
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[20] CO=$auto$alumacc.cc:474:replace_alu$1028.C[21] I0=$false I1=alu_delay[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[21] I3=$auto$alumacc.cc:474:replace_alu$1028.C[21] O=$abc$6248$n145
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[21] CO=$auto$alumacc.cc:474:replace_alu$1028.C[22] I0=$false I1=alu_delay[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[22] I3=$auto$alumacc.cc:474:replace_alu$1028.C[22] O=$abc$6248$n962
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[22] CO=$auto$alumacc.cc:474:replace_alu$1028.C[23] I0=$false I1=alu_delay[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[23] I3=$auto$alumacc.cc:474:replace_alu$1028.C[23] O=$abc$6248$n148
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[23] CO=$auto$alumacc.cc:474:replace_alu$1028.C[24] I0=$false I1=alu_delay[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[24] I3=$auto$alumacc.cc:474:replace_alu$1028.C[24] O=$abc$6248$n150
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[24] CO=$auto$alumacc.cc:474:replace_alu$1028.C[25] I0=$false I1=alu_delay[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[25] I3=$auto$alumacc.cc:474:replace_alu$1028.C[25] O=$abc$6248$n151
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[25] CO=$auto$alumacc.cc:474:replace_alu$1028.C[26] I0=$false I1=alu_delay[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[26] I3=$auto$alumacc.cc:474:replace_alu$1028.C[26] O=$abc$6248$n159
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[2] I3=$auto$alumacc.cc:474:replace_alu$1028.C[2] O=$abc$6248$n117
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[2] CO=$auto$alumacc.cc:474:replace_alu$1028.C[3] I0=$false I1=alu_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[3] I3=$auto$alumacc.cc:474:replace_alu$1028.C[3] O=$abc$6248$n118
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[3] CO=$auto$alumacc.cc:474:replace_alu$1028.C[4] I0=$false I1=alu_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[4] I3=$auto$alumacc.cc:474:replace_alu$1028.C[4] O=$abc$6248$n120
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[4] CO=$auto$alumacc.cc:474:replace_alu$1028.C[5] I0=$false I1=alu_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[5] I3=$auto$alumacc.cc:474:replace_alu$1028.C[5] O=$abc$6248$n121
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[5] CO=$auto$alumacc.cc:474:replace_alu$1028.C[6] I0=$false I1=alu_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[6] I3=$auto$alumacc.cc:474:replace_alu$1028.C[6] O=$abc$6248$n955
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[6] CO=$auto$alumacc.cc:474:replace_alu$1028.C[7] I0=$false I1=alu_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[7] I3=$auto$alumacc.cc:474:replace_alu$1028.C[7] O=$abc$6248$n124
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[7] CO=$auto$alumacc.cc:474:replace_alu$1028.C[8] I0=$false I1=alu_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[8] I3=$auto$alumacc.cc:474:replace_alu$1028.C[8] O=$abc$6248$n956
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[8] CO=$auto$alumacc.cc:474:replace_alu$1028.C[9] I0=$false I1=alu_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=alu_delay[9] I3=$auto$alumacc.cc:474:replace_alu$1028.C[9] O=$abc$6248$n957
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1028.C[9] CO=$auto$alumacc.cc:474:replace_alu$1028.C[10] I0=$false I1=alu_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:333|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=pick_delay[0] I3=$false O=$abc$6248$n166
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[10] I3=$auto$alumacc.cc:474:replace_alu$1031.C[10] O=$abc$6248$n181
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[10] CO=$auto$alumacc.cc:474:replace_alu$1031.C[11] I0=$false I1=pick_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[11] I3=$auto$alumacc.cc:474:replace_alu$1031.C[11] O=$abc$6248$n182
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[11] CO=$auto$alumacc.cc:474:replace_alu$1031.C[12] I0=$false I1=pick_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[12] I3=$auto$alumacc.cc:474:replace_alu$1031.C[12] O=$abc$6248$n583
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[12] CO=$auto$alumacc.cc:474:replace_alu$1031.C[13] I0=$false I1=pick_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[13] I3=$auto$alumacc.cc:474:replace_alu$1031.C[13] O=$abc$6248$n584
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[13] CO=$auto$alumacc.cc:474:replace_alu$1031.C[14] I0=$false I1=pick_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[14] I3=$auto$alumacc.cc:474:replace_alu$1031.C[14] O=$abc$6248$n585
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[14] CO=$auto$alumacc.cc:474:replace_alu$1031.C[15] I0=$false I1=pick_delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[15] I3=$auto$alumacc.cc:474:replace_alu$1031.C[15] O=$abc$6248$n586
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[15] CO=$auto$alumacc.cc:474:replace_alu$1031.C[16] I0=$false I1=pick_delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[16] I3=$auto$alumacc.cc:474:replace_alu$1031.C[16] O=$abc$6248$n190
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[16] CO=$auto$alumacc.cc:474:replace_alu$1031.C[17] I0=$false I1=pick_delay[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[17] I3=$auto$alumacc.cc:474:replace_alu$1031.C[17] O=$abc$6248$n587
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[17] CO=$auto$alumacc.cc:474:replace_alu$1031.C[18] I0=$false I1=pick_delay[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[18] I3=$auto$alumacc.cc:474:replace_alu$1031.C[18] O=$abc$6248$n193
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[18] CO=$auto$alumacc.cc:474:replace_alu$1031.C[19] I0=$false I1=pick_delay[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[19] I3=$auto$alumacc.cc:474:replace_alu$1031.C[19] O=$abc$6248$n588
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[19] CO=$auto$alumacc.cc:474:replace_alu$1031.C[20] I0=$false I1=pick_delay[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=pick_delay[0] CO=$auto$alumacc.cc:474:replace_alu$1031.C[2] I0=$false I1=pick_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[20] I3=$auto$alumacc.cc:474:replace_alu$1031.C[20] O=$abc$6248$n589
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[20] CO=$auto$alumacc.cc:474:replace_alu$1031.C[21] I0=$false I1=pick_delay[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[21] I3=$auto$alumacc.cc:474:replace_alu$1031.C[21] O=$abc$6248$n590
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[21] CO=$auto$alumacc.cc:474:replace_alu$1031.C[22] I0=$false I1=pick_delay[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[22] I3=$auto$alumacc.cc:474:replace_alu$1031.C[22] O=$abc$6248$n591
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[22] CO=$auto$alumacc.cc:474:replace_alu$1031.C[23] I0=$false I1=pick_delay[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[23] I3=$auto$alumacc.cc:474:replace_alu$1031.C[23] O=$abc$6248$n592
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[23] CO=$auto$alumacc.cc:474:replace_alu$1031.C[24] I0=$false I1=pick_delay[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[24] I3=$auto$alumacc.cc:474:replace_alu$1031.C[24] O=$abc$6248$n202
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[24] CO=$auto$alumacc.cc:474:replace_alu$1031.C[25] I0=$false I1=pick_delay[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[25] I3=$auto$alumacc.cc:474:replace_alu$1031.C[25] O=$abc$6248$n593
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[25] CO=$auto$alumacc.cc:474:replace_alu$1031.C[26] I0=$false I1=pick_delay[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[26] I3=$auto$alumacc.cc:474:replace_alu$1031.C[26] O=$abc$6248$n211
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[2] I3=$auto$alumacc.cc:474:replace_alu$1031.C[2] O=$abc$6248$n169
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[2] CO=$auto$alumacc.cc:474:replace_alu$1031.C[3] I0=$false I1=pick_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[3] I3=$auto$alumacc.cc:474:replace_alu$1031.C[3] O=$abc$6248$n170
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[3] CO=$auto$alumacc.cc:474:replace_alu$1031.C[4] I0=$false I1=pick_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[4] I3=$auto$alumacc.cc:474:replace_alu$1031.C[4] O=$abc$6248$n172
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[4] CO=$auto$alumacc.cc:474:replace_alu$1031.C[5] I0=$false I1=pick_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[5] I3=$auto$alumacc.cc:474:replace_alu$1031.C[5] O=$abc$6248$n173
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[5] CO=$auto$alumacc.cc:474:replace_alu$1031.C[6] I0=$false I1=pick_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[6] I3=$auto$alumacc.cc:474:replace_alu$1031.C[6] O=$abc$6248$n175
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[6] CO=$auto$alumacc.cc:474:replace_alu$1031.C[7] I0=$false I1=pick_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[7] I3=$auto$alumacc.cc:474:replace_alu$1031.C[7] O=$abc$6248$n582
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[7] CO=$auto$alumacc.cc:474:replace_alu$1031.C[8] I0=$false I1=pick_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[8] I3=$auto$alumacc.cc:474:replace_alu$1031.C[8] O=$abc$6248$n178
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[8] CO=$auto$alumacc.cc:474:replace_alu$1031.C[9] I0=$false I1=pick_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=pick_delay[9] I3=$auto$alumacc.cc:474:replace_alu$1031.C[9] O=$abc$6248$n179
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1031.C[9] CO=$auto$alumacc.cc:474:replace_alu$1031.C[10] I0=$false I1=pick_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:343|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=state_inputs[0] I3=$false O=$abc$6248$n963
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[10] I3=$auto$alumacc.cc:474:replace_alu$1034.C[10] O=$abc$6248$n324
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[10] CO=$auto$alumacc.cc:474:replace_alu$1034.C[11] I0=$false I1=state_inputs[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[11] I3=$auto$alumacc.cc:474:replace_alu$1034.C[11] O=$abc$6248$n325
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[11] CO=$auto$alumacc.cc:474:replace_alu$1034.C[12] I0=$false I1=state_inputs[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[12] I3=$auto$alumacc.cc:474:replace_alu$1034.C[12] O=$abc$6248$n327
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[12] CO=$auto$alumacc.cc:474:replace_alu$1034.C[13] I0=$false I1=state_inputs[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[13] I3=$auto$alumacc.cc:474:replace_alu$1034.C[13] O=$abc$6248$n328
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[13] CO=$auto$alumacc.cc:474:replace_alu$1034.C[14] I0=$false I1=state_inputs[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[14] I3=$auto$alumacc.cc:474:replace_alu$1034.C[14] O=$abc$6248$n330
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[14] CO=$auto$alumacc.cc:474:replace_alu$1034.C[15] I0=$false I1=state_inputs[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[15] I3=$auto$alumacc.cc:474:replace_alu$1034.C[15] O=$abc$6248$n331
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[15] CO=$auto$alumacc.cc:474:replace_alu$1034.C[16] I0=$false I1=state_inputs[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[16] I3=$auto$alumacc.cc:474:replace_alu$1034.C[16] O=$abc$6248$n333
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[16] CO=$auto$alumacc.cc:474:replace_alu$1034.C[17] I0=$false I1=state_inputs[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[17] I3=$auto$alumacc.cc:474:replace_alu$1034.C[17] O=$abc$6248$n334
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[17] CO=$auto$alumacc.cc:474:replace_alu$1034.C[18] I0=$false I1=state_inputs[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[18] I3=$auto$alumacc.cc:474:replace_alu$1034.C[18] O=$abc$6248$n336
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[18] CO=$auto$alumacc.cc:474:replace_alu$1034.C[19] I0=$false I1=state_inputs[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[19] I3=$auto$alumacc.cc:474:replace_alu$1034.C[19] O=$abc$6248$n337
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[19] CO=$auto$alumacc.cc:474:replace_alu$1034.C[20] I0=$false I1=state_inputs[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=state_inputs[0] CO=$auto$alumacc.cc:474:replace_alu$1034.C[2] I0=$false I1=state_inputs[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[20] I3=$auto$alumacc.cc:474:replace_alu$1034.C[20] O=$abc$6248$n339
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[20] CO=$auto$alumacc.cc:474:replace_alu$1034.C[21] I0=$false I1=state_inputs[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[21] I3=$auto$alumacc.cc:474:replace_alu$1034.C[21] O=$abc$6248$n340
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[21] CO=$auto$alumacc.cc:474:replace_alu$1034.C[22] I0=$false I1=state_inputs[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[22] I3=$auto$alumacc.cc:474:replace_alu$1034.C[22] O=$abc$6248$n342
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[22] CO=$auto$alumacc.cc:474:replace_alu$1034.C[23] I0=$false I1=state_inputs[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[23] I3=$auto$alumacc.cc:474:replace_alu$1034.C[23] O=$abc$6248$n343
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[23] CO=$auto$alumacc.cc:474:replace_alu$1034.C[24] I0=$false I1=state_inputs[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[24] I3=$auto$alumacc.cc:474:replace_alu$1034.C[24] O=$abc$6248$n345
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[24] CO=$auto$alumacc.cc:474:replace_alu$1034.C[25] I0=$false I1=state_inputs[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[25] I3=$auto$alumacc.cc:474:replace_alu$1034.C[25] O=$abc$6248$n346
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[25] CO=$auto$alumacc.cc:474:replace_alu$1034.C[26] I0=$false I1=state_inputs[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[26] I3=$auto$alumacc.cc:474:replace_alu$1034.C[26] O=$abc$6248$n348
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[26] CO=$auto$alumacc.cc:474:replace_alu$1034.C[27] I0=$false I1=state_inputs[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[27] I3=$auto$alumacc.cc:474:replace_alu$1034.C[27] O=$abc$6248$n349
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[27] CO=$auto$alumacc.cc:474:replace_alu$1034.C[28] I0=$false I1=state_inputs[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[28] I3=$auto$alumacc.cc:474:replace_alu$1034.C[28] O=$abc$6248$n351
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[28] CO=$auto$alumacc.cc:474:replace_alu$1034.C[29] I0=$false I1=state_inputs[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[29] I3=$auto$alumacc.cc:474:replace_alu$1034.C[29] O=$abc$6248$n352
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[29] CO=$auto$alumacc.cc:474:replace_alu$1034.C[30] I0=$false I1=state_inputs[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[2] I3=$auto$alumacc.cc:474:replace_alu$1034.C[2] O=$abc$6248$n964
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[2] CO=$auto$alumacc.cc:474:replace_alu$1034.C[3] I0=$false I1=state_inputs[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[30] I3=$auto$alumacc.cc:474:replace_alu$1034.C[30] O=$abc$6248$n354
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[30] CO=$auto$alumacc.cc:474:replace_alu$1034.C[31] I0=$false I1=state_inputs[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[31] I3=$auto$alumacc.cc:474:replace_alu$1034.C[31] O=$abc$6248$n355
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[3] I3=$auto$alumacc.cc:474:replace_alu$1034.C[3] O=$abc$6248$n313
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[3] CO=$auto$alumacc.cc:474:replace_alu$1034.C[4] I0=$false I1=state_inputs[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[4] I3=$auto$alumacc.cc:474:replace_alu$1034.C[4] O=$abc$6248$n315
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[4] CO=$auto$alumacc.cc:474:replace_alu$1034.C[5] I0=$false I1=state_inputs[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[5] I3=$auto$alumacc.cc:474:replace_alu$1034.C[5] O=$abc$6248$n316
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[5] CO=$auto$alumacc.cc:474:replace_alu$1034.C[6] I0=$false I1=state_inputs[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[6] I3=$auto$alumacc.cc:474:replace_alu$1034.C[6] O=$abc$6248$n318
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[6] CO=$auto$alumacc.cc:474:replace_alu$1034.C[7] I0=$false I1=state_inputs[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[7] I3=$auto$alumacc.cc:474:replace_alu$1034.C[7] O=$abc$6248$n319
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[7] CO=$auto$alumacc.cc:474:replace_alu$1034.C[8] I0=$false I1=state_inputs[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[8] I3=$auto$alumacc.cc:474:replace_alu$1034.C[8] O=$abc$6248$n321
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[8] CO=$auto$alumacc.cc:474:replace_alu$1034.C[9] I0=$false I1=state_inputs[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state_inputs[9] I3=$auto$alumacc.cc:474:replace_alu$1034.C[9] O=$abc$6248$n322
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1034.C[9] CO=$auto$alumacc.cc:474:replace_alu$1034.C[10] I0=$false I1=state_inputs[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:394|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n677 I3=$false O=$abc$6248$n678
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n671 I3=$false O=$abc$6248$n672
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:158|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=operand_A[0] I3=$false O=$abc$6248$n663
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=operand_A[0] CO=$auto$alumacc.cc:474:replace_alu$1043.C[2] I0=$false I1=operand_A[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[2] I3=$auto$alumacc.cc:474:replace_alu$1043.C[2] O=$abc$6248$n865
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1043.C[2] CO=$auto$alumacc.cc:474:replace_alu$1043.C[3] I0=$false I1=operand_A[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[3] I3=$auto$alumacc.cc:474:replace_alu$1043.C[3] O=$abc$6248$n866
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1043.C[3] CO=$auto$alumacc.cc:474:replace_alu$1043.C[4] I0=$false I1=operand_A[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[4] I3=$auto$alumacc.cc:474:replace_alu$1043.C[4] O=$abc$6248$n867
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1043.C[4] CO=$auto$alumacc.cc:474:replace_alu$1043.C[5] I0=$false I1=operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[5] I3=$auto$alumacc.cc:474:replace_alu$1043.C[5] O=$abc$6248$n868
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1043.C[5] CO=$auto$alumacc.cc:474:replace_alu$1043.C[6] I0=$false I1=operand_A[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[6] I3=$auto$alumacc.cc:474:replace_alu$1043.C[6] O=$abc$6248$n869
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1043.C[6] CO=$auto$alumacc.cc:474:replace_alu$1043.C[7] I0=$false I1=operand_A[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=operand_A[7] I3=$auto$alumacc.cc:474:replace_alu$1043.C[7] O=$abc$6248$n711
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:187|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n688 I2=$false I3=$false O=$abc$6248$n689
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n688 I2=$true I3=$true O=$abc$6248$n687
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=operand_B[0] I2=operand_A[0] I3=$false O=$abc$6248$n688
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1052.C[1] I0=operand_B[0] I1=operand_A[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[1] I2=operand_A[1] I3=$auto$alumacc.cc:474:replace_alu$1052.C[1] O=$abc$6248$n923
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[1] CO=$auto$alumacc.cc:474:replace_alu$1052.C[2] I0=operand_B[1] I1=operand_A[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[2] I2=operand_A[2] I3=$auto$alumacc.cc:474:replace_alu$1052.C[2] O=$abc$6248$n924
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[2] CO=$auto$alumacc.cc:474:replace_alu$1052.C[3] I0=operand_B[2] I1=operand_A[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[3] I2=operand_A[3] I3=$auto$alumacc.cc:474:replace_alu$1052.C[3] O=$abc$6248$n925
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[3] CO=$auto$alumacc.cc:474:replace_alu$1052.C[4] I0=operand_B[3] I1=operand_A[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[4] I2=operand_A[4] I3=$auto$alumacc.cc:474:replace_alu$1052.C[4] O=$abc$6248$n926
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[4] CO=$auto$alumacc.cc:474:replace_alu$1052.C[5] I0=operand_B[4] I1=operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[5] I2=operand_A[5] I3=$auto$alumacc.cc:474:replace_alu$1052.C[5] O=$abc$6248$n927
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[5] CO=$auto$alumacc.cc:474:replace_alu$1052.C[6] I0=operand_B[5] I1=operand_A[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[6] I2=operand_A[6] I3=$auto$alumacc.cc:474:replace_alu$1052.C[6] O=$abc$6248$n928
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1052.C[6] CO=$auto$alumacc.cc:474:replace_alu$1052.C[7] I0=operand_B[6] I1=operand_A[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[7] I2=operand_A[7] I3=$auto$alumacc.cc:474:replace_alu$1052.C[7] O=$abc$6248$n563
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=operand_B[0] I2=operand_A[0] I3=carry_in O=$abc$6248$n683
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=carry_in CO=$auto$alumacc.cc:474:replace_alu$1055.C[1] I0=operand_B[0] I1=operand_A[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[1] I2=operand_A[1] I3=$auto$alumacc.cc:474:replace_alu$1055.C[1] O=$abc$6248$n911
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[1] CO=$auto$alumacc.cc:474:replace_alu$1055.C[2] I0=operand_B[1] I1=operand_A[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[2] I2=operand_A[2] I3=$auto$alumacc.cc:474:replace_alu$1055.C[2] O=$abc$6248$n913
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[2] CO=$auto$alumacc.cc:474:replace_alu$1055.C[3] I0=operand_B[2] I1=operand_A[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[3] I2=operand_A[3] I3=$auto$alumacc.cc:474:replace_alu$1055.C[3] O=$abc$6248$n915
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[3] CO=$auto$alumacc.cc:474:replace_alu$1055.C[4] I0=operand_B[3] I1=operand_A[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[4] I2=operand_A[4] I3=$auto$alumacc.cc:474:replace_alu$1055.C[4] O=$abc$6248$n917
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[4] CO=$auto$alumacc.cc:474:replace_alu$1055.C[5] I0=operand_B[4] I1=operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[5] I2=operand_A[5] I3=$auto$alumacc.cc:474:replace_alu$1055.C[5] O=$abc$6248$n919
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[5] CO=$auto$alumacc.cc:474:replace_alu$1055.C[6] I0=operand_B[5] I1=operand_A[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[6] I2=operand_A[6] I3=$auto$alumacc.cc:474:replace_alu$1055.C[6] O=$abc$6248$n921
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1055.C[6] CO=$auto$alumacc.cc:474:replace_alu$1055.C[7] I0=operand_B[6] I1=operand_A[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_B[7] I2=operand_A[7] I3=$auto$alumacc.cc:474:replace_alu$1055.C[7] O=$abc$6248$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n649 I3=$true O=$abc$6248$n666
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$6248$n649 CO=$auto$alumacc.cc:474:replace_alu$1058.C[2] I0=$false I1=$abc$6248$n780
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n782 I3=$auto$alumacc.cc:474:replace_alu$1058.C[2] O=$abc$6248$n882
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1058.C[2] CO=$auto$alumacc.cc:474:replace_alu$1058.C[3] I0=$false I1=$abc$6248$n782
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n784 I3=$auto$alumacc.cc:474:replace_alu$1058.C[3] O=$abc$6248$n883
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1058.C[3] CO=$auto$alumacc.cc:474:replace_alu$1058.C[4] I0=$false I1=$abc$6248$n784
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n786 I3=$auto$alumacc.cc:474:replace_alu$1058.C[4] O=$abc$6248$n884
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1058.C[4] CO=$auto$alumacc.cc:474:replace_alu$1058.C[5] I0=$false I1=$abc$6248$n786
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n788 I3=$auto$alumacc.cc:474:replace_alu$1058.C[5] O=$abc$6248$n885
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1058.C[5] CO=$auto$alumacc.cc:474:replace_alu$1058.C[6] I0=$false I1=$abc$6248$n788
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n790 I3=$auto$alumacc.cc:474:replace_alu$1058.C[6] O=$abc$6248$n886
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1058.C[6] CO=$auto$alumacc.cc:474:replace_alu$1058.C[7] I0=$false I1=$abc$6248$n790
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$6248$n552 I3=$auto$alumacc.cc:474:replace_alu$1058.C[7] O=$abc$6248$n714
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:175|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n683 I2=$false I3=$false O=$abc$6248$n684
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:111|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n683 I2=$true I3=$true O=$abc$6248$n682
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:103|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=operand_A[0] I2=$abc$6248$n940 I3=$true O=$abc$6248$n677
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1067.C[1] I0=operand_A[0] I1=$abc$6248$n940
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[1] I2=$abc$6248$n948 I3=$auto$alumacc.cc:474:replace_alu$1067.C[1] O=$abc$6248$n899
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[1] CO=$auto$alumacc.cc:474:replace_alu$1067.C[2] I0=operand_A[1] I1=$abc$6248$n948
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[2] I2=$abc$6248$n942 I3=$auto$alumacc.cc:474:replace_alu$1067.C[2] O=$abc$6248$n901
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[2] CO=$auto$alumacc.cc:474:replace_alu$1067.C[3] I0=operand_A[2] I1=$abc$6248$n942
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[3] I2=$abc$6248$n950 I3=$auto$alumacc.cc:474:replace_alu$1067.C[3] O=$abc$6248$n903
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[3] CO=$auto$alumacc.cc:474:replace_alu$1067.C[4] I0=operand_A[3] I1=$abc$6248$n950
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[4] I2=$abc$6248$n952 I3=$auto$alumacc.cc:474:replace_alu$1067.C[4] O=$abc$6248$n905
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[4] CO=$auto$alumacc.cc:474:replace_alu$1067.C[5] I0=operand_A[4] I1=$abc$6248$n952
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[5] I2=$abc$6248$n954 I3=$auto$alumacc.cc:474:replace_alu$1067.C[5] O=$abc$6248$n907
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[5] CO=$auto$alumacc.cc:474:replace_alu$1067.C[6] I0=operand_A[5] I1=$abc$6248$n954
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[6] I2=$abc$6248$n944 I3=$auto$alumacc.cc:474:replace_alu$1067.C[6] O=$abc$6248$n909
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1067.C[6] CO=$auto$alumacc.cc:474:replace_alu$1067.C[7] I0=operand_A[6] I1=$abc$6248$n944
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[7] I2=$abc$6248$n556 I3=$auto$alumacc.cc:474:replace_alu$1067.C[7] O=$abc$6248$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n677 I2=$true I3=$true O=$abc$6248$n676
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=operand_A[0] I2=$false I3=$true O=$abc$6248$n660
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=operand_A[0] CO=$auto$alumacc.cc:474:replace_alu$1073.C[2] I0=operand_A[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[2] O=$abc$6248$n847
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1073.C[2] CO=$auto$alumacc.cc:474:replace_alu$1073.C[3] I0=operand_A[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[3] O=$abc$6248$n848
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1073.C[3] CO=$auto$alumacc.cc:474:replace_alu$1073.C[4] I0=operand_A[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[4] O=$abc$6248$n849
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1073.C[4] CO=$auto$alumacc.cc:474:replace_alu$1073.C[5] I0=operand_A[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[5] O=$abc$6248$n850
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1073.C[5] CO=$auto$alumacc.cc:474:replace_alu$1073.C[6] I0=operand_A[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[6] O=$abc$6248$n851
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1073.C[6] CO=$auto$alumacc.cc:474:replace_alu$1073.C[7] I0=operand_A[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1073.C[7] O=$abc$6248$n708
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:200|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n671 I2=$true I3=$true O=$abc$6248$n670
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$6248$n985 I2=$abc$6248$n948 I3=$abc$6248$n948 O=$abc$6248$n671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$6248$n948 CO=$auto$maccmap.cc:240:synth$2231.C[1] I0=$abc$6248$n985 I1=$abc$6248$n948
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=operand_A[1] I2=$abc$6248$n972 I3=$auto$maccmap.cc:240:synth$2231.C[1] O=$abc$6248$n887
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[1] CO=$auto$maccmap.cc:240:synth$2231.C[2] I0=operand_A[1] I1=$abc$6248$n972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n987 I2=$true I3=$auto$maccmap.cc:240:synth$2231.C[2] O=$abc$6248$n889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[2] CO=$auto$maccmap.cc:240:synth$2231.C[3] I0=$abc$6248$n987 I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n988 I2=$abc$6248$n975 I3=$auto$maccmap.cc:240:synth$2231.C[3] O=$abc$6248$n891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[3] CO=$auto$maccmap.cc:240:synth$2231.C[4] I0=$abc$6248$n988 I1=$abc$6248$n975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n989 I2=$abc$6248$n977 I3=$auto$maccmap.cc:240:synth$2231.C[4] O=$abc$6248$n893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[4] CO=$auto$maccmap.cc:240:synth$2231.C[5] I0=$abc$6248$n989 I1=$abc$6248$n977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n990 I2=$abc$6248$n979 I3=$auto$maccmap.cc:240:synth$2231.C[5] O=$abc$6248$n895
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[5] CO=$auto$maccmap.cc:240:synth$2231.C[6] I0=$abc$6248$n990 I1=$abc$6248$n979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n991 I2=$abc$6248$n981 I3=$auto$maccmap.cc:240:synth$2231.C[6] O=$abc$6248$n897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$2231.C[6] CO=$auto$maccmap.cc:240:synth$2231.C[7] I0=$abc$6248$n991 I1=$abc$6248$n981
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$6248$n992 I2=$abc$6248$n983 I3=$auto$maccmap.cc:240:synth$2231.C[7] O=$abc$6248$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk_pick D=data_in[0] E=$abc$6248$n109 Q=opcode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[1] E=$abc$6248$n109 Q=opcode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[2] E=$abc$6248$n109 Q=opcode[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[3] E=$abc$6248$n109 Q=opcode[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[4] E=$abc$6248$n109 Q=opcode[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[0] E=$abc$6248$n485 Q=operand_A[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[1] E=$abc$6248$n485 Q=operand_A[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[2] E=$abc$6248$n485 Q=operand_A[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[3] E=$abc$6248$n485 Q=operand_A[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[4] E=$abc$6248$n485 Q=operand_A[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[5] E=$abc$6248$n485 Q=operand_A[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[6] E=$abc$6248$n485 Q=operand_A[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[7] E=$abc$6248$n485 Q=operand_A[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[0] E=$abc$6248$n487 Q=operand_B[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[1] E=$abc$6248$n487 Q=operand_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[2] E=$abc$6248$n487 Q=operand_B[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[3] E=$abc$6248$n487 Q=operand_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[4] E=$abc$6248$n487 Q=operand_B[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[5] E=$abc$6248$n487 Q=operand_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[6] E=$abc$6248$n487 Q=operand_B[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[7] E=$abc$6248$n487 Q=operand_B[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_pick D=$3\input_ready[0:0] Q=input_ready R=$abc$6248$n109
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk_pick D=data_in[0] E=$abc$6248$n497 Q=carry_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=data_in[0] E=$abc$6248$n511 Q=borrow_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=$0\data_out[7:0][0] E=$abc$6248$n515 Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[1] E=$abc$6248$n515 Q=data_out[1] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[2] E=$abc$6248$n515 Q=data_out[2] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[3] E=$abc$6248$n515 Q=data_out[3] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[4] E=$abc$6248$n515 Q=data_out[4] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[5] E=$abc$6248$n515 Q=data_out[5] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[6] E=$abc$6248$n515 Q=data_out[6] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_pick D=a1.result_out[7] E=$abc$6248$n515 Q=data_out[7] R=$0\next_in[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=$0\next_in[0:0] E=$abc$6248$n527 Q=next_in
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_pick D=$0\next_in[0:0] E=$abc$6248$n533 Q=output_done
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n963 Q=state_inputs[0] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n933 Q=state_inputs[1] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n964 Q=state_inputs[2] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n313 Q=state_inputs[3] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n315 Q=state_inputs[4] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n316 Q=state_inputs[5] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n318 Q=state_inputs[6] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n319 Q=state_inputs[7] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n321 Q=state_inputs[8] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n322 Q=state_inputs[9] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n324 Q=state_inputs[10] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n325 Q=state_inputs[11] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n327 Q=state_inputs[12] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n328 Q=state_inputs[13] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n330 Q=state_inputs[14] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n331 Q=state_inputs[15] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n333 Q=state_inputs[16] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n334 Q=state_inputs[17] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n336 Q=state_inputs[18] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n337 Q=state_inputs[19] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n339 Q=state_inputs[20] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n340 Q=state_inputs[21] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n342 Q=state_inputs[22] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n343 Q=state_inputs[23] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n345 Q=state_inputs[24] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n346 Q=state_inputs[25] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n348 Q=state_inputs[26] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n349 Q=state_inputs[27] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n351 Q=state_inputs[28] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n352 Q=state_inputs[29] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n354 Q=state_inputs[30] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk_pick D=$abc$6248$n355 Q=state_inputs[31] R=$abc$6248$n111
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:351|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\clk_pick[0:0] E=$abc$6248$n993 Q=clk_pick
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$6248$n1 Q=$abc$6248$n54
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n3 Q=$abc$6248$n56
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n5 Q=$abc$6248$n58
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n7 Q=$abc$6248$n60
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n9 Q=$abc$6248$n62
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n11 Q=$abc$6248$n64
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n13 Q=$abc$6248$n66
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n15 Q=$abc$6248$n68
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n17 Q=$abc$6248$n70
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n19 Q=$abc$6248$n72
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n21 Q=$abc$6248$n74
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n23 Q=$abc$6248$n76
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n25 Q=$abc$6248$n78
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n27 Q=$abc$6248$n80
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n29 Q=$abc$6248$n82
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n31 Q=$abc$6248$n84
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n33 Q=$abc$6248$n86
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n35 Q=$abc$6248$n88
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n37 Q=$abc$6248$n90
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n39 Q=$abc$6248$n92
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n41 Q=$abc$6248$n94
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n43 Q=$abc$6248$n96
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n45 Q=$abc$6248$n98
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n47 Q=$abc$6248$n100
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n49 Q=$abc$6248$n102
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n51 Q=$abc$6248$n104
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$6248$n53 Q=$abc$6248$n106
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:341|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\clk_alu[0:0] E=$abc$6248$n113 Q=clk_alu
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$6248$n114 Q=alu_delay[0] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n115 Q=alu_delay[1] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n117 Q=alu_delay[2] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n118 Q=alu_delay[3] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n120 Q=alu_delay[4] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n121 Q=alu_delay[5] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n955 Q=alu_delay[6] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n124 Q=alu_delay[7] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n956 Q=alu_delay[8] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n957 Q=alu_delay[9] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n129 Q=alu_delay[10] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n958 Q=alu_delay[11] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n132 Q=alu_delay[12] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n133 Q=alu_delay[13] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n959 Q=alu_delay[14] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n136 Q=alu_delay[15] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n138 Q=alu_delay[16] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n139 Q=alu_delay[17] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n960 Q=alu_delay[18] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n961 Q=alu_delay[19] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n144 Q=alu_delay[20] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n145 Q=alu_delay[21] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n962 Q=alu_delay[22] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n148 Q=alu_delay[23] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n150 Q=alu_delay[24] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n151 Q=alu_delay[25] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$6248$n159 Q=alu_delay[26] R=$abc$6248$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:331|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n624 E=$abc$6248$n536 Q=a1.overflow R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n606 E=$abc$6248$n536 Q=a1.carry_out R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk_alu D=$abc$6248$n596 E=$abc$6248$n538 Q=a1.borrow_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n640 E=$abc$6248$n536 Q=a1.result_out[0] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n727 E=$abc$6248$n536 Q=a1.result_out[1] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n729 E=$abc$6248$n536 Q=a1.result_out[2] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n731 E=$abc$6248$n536 Q=a1.result_out[3] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n733 E=$abc$6248$n536 Q=a1.result_out[4] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n735 E=$abc$6248$n536 Q=a1.result_out[5] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n737 E=$abc$6248$n536 Q=a1.result_out[6] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk_alu D=$abc$6248$n691 E=$abc$6248$n536 Q=a1.result_out[7] R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "combined.v:301|combined.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.names borrow_in a1.borrow_in
1 1
.names carry_in a1.carry_in
1 1
.names clk_alu a1.clk
1 1
.names input_ready a1.input_ready
1 1
.names opcode[0] a1.opcode[0]
1 1
.names opcode[1] a1.opcode[1]
1 1
.names opcode[2] a1.opcode[2]
1 1
.names opcode[3] a1.opcode[3]
1 1
.names opcode[4] a1.opcode[4]
1 1
.names operand_A[0] a1.operand_A[0]
1 1
.names operand_A[1] a1.operand_A[1]
1 1
.names operand_A[2] a1.operand_A[2]
1 1
.names operand_A[3] a1.operand_A[3]
1 1
.names operand_A[4] a1.operand_A[4]
1 1
.names operand_A[5] a1.operand_A[5]
1 1
.names operand_A[6] a1.operand_A[6]
1 1
.names operand_A[7] a1.operand_A[7]
1 1
.names operand_B[0] a1.operand_B[0]
1 1
.names operand_B[1] a1.operand_B[1]
1 1
.names operand_B[2] a1.operand_B[2]
1 1
.names operand_B[3] a1.operand_B[3]
1 1
.names operand_B[4] a1.operand_B[4]
1 1
.names operand_B[5] a1.operand_B[5]
1 1
.names operand_B[6] a1.operand_B[6]
1 1
.names operand_B[7] a1.operand_B[7]
1 1
.names rst a1.rst
1 1
.names a1.borrow_out borrow_out
1 1
.names a1.carry_out carry_out
1 1
.names a1.overflow overflow
1 1
.names a1.result_out[0] result_out[0]
1 1
.names a1.result_out[1] result_out[1]
1 1
.names a1.result_out[2] result_out[2]
1 1
.names a1.result_out[3] result_out[3]
1 1
.names a1.result_out[4] result_out[4]
1 1
.names a1.result_out[5] result_out[5]
1 1
.names a1.result_out[6] result_out[6]
1 1
.names a1.result_out[7] result_out[7]
1 1
.end
