<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1440666760590" xml:lang="en-us">
  <title class="- topic/title ">Level 1 memory system</title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the L1 instruction cache and data cache that make
    up the L1 memory system.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="ste1440492905695.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">About the L1 memory system</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     L1 memory system is designed to enhance core performance and save power.</desc></link><link class="- topic/link " format="dita" href="ste1440492912579.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Cache behavior</linktext><desc class="- topic/desc ">The <term class="- topic/term " outputclass="archterm">implementation specific</term> features of the instruction and data caches     include: </desc></link><link class="- topic/link " format="dita" href="lau1466670175367.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">L1 instruction memory system</linktext><desc class="- topic/desc ">The L1 instruction side memory system provides an instruction stream to     the decoder.</desc></link><link class="- topic/link " format="dita" href="qth1477902972967.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Ares L1 data memory system</linktext><desc class="- topic/desc ">The L1 data cache is organized as a <term class="- topic/term ">Virtually       Indexed, Physically Tagged</term> (VIPT) cache featuring four ways.</desc></link><link class="- topic/link " format="dita" href="ste1440492981297.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Data prefetching</linktext><desc class="- topic/desc ">This section describes the data prefetching behavior for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link><link class="- topic/link " format="dita" href="hqk1477922462628.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Ares Direct access to internal memory</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core provides a mechanism to read the internal memory that is used by the L1 caches, L2     cache, and TLB structures through <term class="- topic/term " outputclass="archterm">implementation defined</term> system registers. This functionality     can be useful when debugging software or hardware issues.</desc></link></linkpool></linkpool></related-links></reference>