#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Dec 12 17:17:50 2017
# Process ID: 1404
# Current directory: D:/BakkArbeit/git/VivadoProject/BakkArbeit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11460 D:\BakkArbeit\git\VivadoProject\BakkArbeit\BakkArbeit.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/BakkArbeit/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/BakkArbeit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 817.559 ; gain = 82.777
update_compile_order -fileset sources_1
file mkdir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v w ]
add_files -fileset sim_1 D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v D:/BakkArbeit/git/picorv32-master/picorv32.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v}]
set_property is_enabled false [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property is_enabled true [get_files  {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v D:/BakkArbeit/git/picorv32-master/picorv32.v}]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
set_property is_enabled true [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
set_property top picorv32_wb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top Memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_module_reference BakkArbeit_Blockdesign_picorv32_0_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'picorv32'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/UART_datagenerator_0'.
Given inputs for module-source, Top-module name : UART_datagenerator, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/picorv32_0'.
Given inputs for module-source, Top-module name : picorv32, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'BakkArbeit_Blockdesign'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /UART_datagenerator_0
	Unable to resolve module 'UART_datagenerator'. Please check if valid designs-sources for this cell are available in current project.
 * /picorv32_0
	Unable to resolve module 'picorv32'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd 
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 894.203 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/UART_datagenerator_0'.
Given inputs for module-source, Top-module name : UART_datagenerator, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/picorv32_0'.
Given inputs for module-source, Top-module name : picorv32, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'BakkArbeit_Blockdesign'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /UART_datagenerator_0
	Unable to resolve module 'UART_datagenerator'. Please check if valid designs-sources for this cell are available in current project.
 * /picorv32_0
	Unable to resolve module 'picorv32'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
open_bd_design {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:module_ref:UART_datagenerator:1.0 - UART_datagenerator_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/UART_datagenerator_0'.
Given inputs for module-source, Top-module name : UART_datagenerator, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding cell -- xilinx.com:module_ref:picorv32:1.0 - picorv32_0
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/picorv32_0'.
Given inputs for module-source, Top-module name : picorv32, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <BakkArbeit_Blockdesign> from BD file <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 974.977 ; gain = 69.492
delete_bd_objs [get_bd_cells blk_mem_gen_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
delete_bd_objs [get_bd_cells picorv32_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
save_bd_design
Wrote  : <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd> 
Wrote  : <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ui/bd_224e604a.ui> 
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'BakkArbeit_Blockdesign'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /UART_datagenerator_0
	Unable to resolve module 'UART_datagenerator'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'BakkArbeit_Blockdesign'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /UART_datagenerator_0
	Unable to resolve module 'UART_datagenerator'. Please check if valid designs-sources for this cell are available in current project.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
open_bd_design {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets UART_datagenerator_0_out_single] [get_bd_cells UART_datagenerator_0]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
save_bd_design
Wrote  : <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd> 
Wrote  : <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ui/bd_224e604a.ui> 
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/picorv32-master/picorv32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/sources_1/new/UART_datagenerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_UART_datagenerator_0_0/synth/BakkArbeit_Blockdesign_UART_datagenerator_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/picorv32-master/picorv32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/sources_1/new/UART_datagenerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_UART_datagenerator_0_0/synth/BakkArbeit_Blockdesign_UART_datagenerator_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/picorv32-master/picorv32.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/sources_1/new/UART_datagenerator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [d:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_UART_datagenerator_0_0/synth/BakkArbeit_Blockdesign_UART_datagenerator_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
generate_target Simulation [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd]
Wrote  : <D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd> 
VHDL Output written to : D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/synth/BakkArbeit_Blockdesign.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v
VHDL Output written to : D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hw_handoff/BakkArbeit_Blockdesign.hwh
Generated Block Design Tcl file D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hw_handoff/BakkArbeit_Blockdesign_bd.tcl
Generated Hardware Definition File D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/synth/BakkArbeit_Blockdesign.hwdef
export_ip_user_files -of_objects [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/BakkArbeit_Blockdesign.bd] -directory D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/sim_scripts -ip_user_files_dir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files -ipstatic_source_dir D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/modelsim} {questa=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/questa} {riviera=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/riviera} {activehdl=D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/sources_1/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file Memory.v [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:21]
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2458] undeclared symbol mem_wdate, assumed default net type wire [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:45]
ERROR: [VRFC 10-1040] module Memory_tb ignored due to previous errors [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/sources_1/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file Memory.v [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:21]
INFO: [VRFC 10-311] analyzing module Memory_tb
ERROR: [VRFC 10-1040] module Memory_tb ignored due to previous errors [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'BakkArbeit_Blockdesign_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'BakkArbeit_Blockdesign_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
move_files [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2421] module Memory is previously defined, ignoring this definition [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xsim.dir/Memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/xsim.dir/Memory_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 12 20:27:40 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 20:27:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1151.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1151.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.891 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.891 ; gain = 0.000
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2421] module Memory is previously defined, ignoring this definition [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.828 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.430 ; gain = 0.000
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2421] module Memory is previously defined, ignoring this definition [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1180.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} 62
remove_bps -file {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} -line 62
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v} 62
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
Stopped at time : 15 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
run 1 ns
run 1 ns
step
Stopped at time : 20 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 20 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 25 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 25 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 25 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 63
step
Stopped at time : 25 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
close_sim
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2421] module Memory is previously defined, ignoring this definition [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.844 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 79
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 54
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 57
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 58
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 59
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 118
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 122
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 129
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 52
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 80
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 79
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 48
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 46
step
Stopped at time : 10 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
run 1 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.844 ; gain = 0.000
run 1 ns
add_bp {D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v} 27
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/mem_content.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xilinx_vip -prj Memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-2421] module Memory is previously defined, ignoring this definition [D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Memory.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 490b1605c9e543b59e0ac59ee9360b97 --incr --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_0 -L axi_vip_v1_1_0 -L processing_system7_vip_v1_0_2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Memory_tb_behav xil_defaultlib.Memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory(MEMDEPTH=16)
Compiling module xil_defaultlib.Memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_tb_behav -key {Behavioral:sim_1:Functional:Memory_tb} -tclbatch {Memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.598 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 79
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 37
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 46
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 52
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_1/behav/xsim/glbl.v" Line 17
run 1 ns
Stopped at time : 0 fs : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 27
run 1 ns
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 59
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 63
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 65
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 66
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 67
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 68
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 62
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 54
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 57
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 58
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 59
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 118
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 122
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 129
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 52
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 80
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v" Line 79
step
Stopped at time : 5 ns : File "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory.v" Line 48
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
move_files [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
move_files -fileset sim_1 [get_files  D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sim_1/new/Memory_tb.v]
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 21:36:35 2017...
