# Single-Cycle-RISC-V-processor-design
Design of a RV32I based processor in Verilog using Xilinx Vivado
