--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03.twx Top_OExp03.ncd -o Top_OExp03.twr
Top_OExp03.pcf

Design file:              Top_OExp03.ncd
Physical constraint file: Top_OExp03.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9168 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.934ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X87Y61.B6), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.600 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X86Y63.B6      net (fanout=1)        0.593   XLXN_559<1>
    SLICE_X86Y63.B       Tilo                  0.043   Data_in<1>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X86Y63.A4      net (fanout=1)        0.244   Data_in<1>
    SLICE_X86Y63.A       Tilo                  0.043   Data_in<1>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10_ML_MUXF7_LUT
    SLICE_X86Y62.D6      net (fanout=12)       0.619   Disp_num<1>
    SLICE_X86Y62.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X87Y62.B4      net (fanout=2)        0.323   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X87Y62.B       Tilo                  0.043   Data_in<0>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X87Y61.C6      net (fanout=1)        0.457   U6/XLXN_390<63>
    SLICE_X87Y61.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X87Y61.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X87Y61.CLK     Tas                   0.010   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (2.025ns logic, 2.335ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.600 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X87Y62.D5      net (fanout=1)        0.504   XLXN_559<0>
    SLICE_X87Y62.D       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X87Y62.C5      net (fanout=1)        0.150   Data_in<0>
    SLICE_X87Y62.C       Tilo                  0.043   Data_in<0>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_ML_MUXF7_LUT
    SLICE_X87Y61.A3      net (fanout=13)       0.671   Disp_num<0>
    SLICE_X87Y61.A       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_8
    SLICE_X87Y62.B3      net (fanout=1)        0.350   U6/SM1/HTS7/MSEG/XLXN_28
    SLICE_X87Y62.B       Tilo                  0.043   Data_in<0>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X87Y61.C6      net (fanout=1)        0.457   U6/XLXN_390<63>
    SLICE_X87Y61.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X87Y61.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X87Y61.CLK     Tas                   0.010   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (2.025ns logic, 2.231ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.600 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X87Y62.D5      net (fanout=1)        0.504   XLXN_559<0>
    SLICE_X87Y62.D       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X87Y62.C5      net (fanout=1)        0.150   Data_in<0>
    SLICE_X87Y62.C       Tilo                  0.043   Data_in<0>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_ML_MUXF7_LUT
    SLICE_X87Y60.A4      net (fanout=13)       0.654   Disp_num<0>
    SLICE_X87Y60.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X87Y62.B6      net (fanout=2)        0.296   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X87Y62.B       Tilo                  0.043   Data_in<0>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X87Y61.C6      net (fanout=1)        0.457   U6/XLXN_390<63>
    SLICE_X87Y61.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X87Y61.B6      net (fanout=1)        0.099   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X87Y61.CLK     Tas                   0.010   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (2.025ns logic, 2.160ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X86Y59.C5), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.602 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X86Y63.B6      net (fanout=1)        0.593   XLXN_559<1>
    SLICE_X86Y63.B       Tilo                  0.043   Data_in<1>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X86Y63.A4      net (fanout=1)        0.244   Data_in<1>
    SLICE_X86Y63.A       Tilo                  0.043   Data_in<1>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10_ML_MUXF7_LUT
    SLICE_X86Y62.D6      net (fanout=12)       0.619   Disp_num<1>
    SLICE_X86Y62.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X87Y60.D5      net (fanout=2)        0.248   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X87Y60.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X87Y60.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X87Y60.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X86Y59.D5      net (fanout=1)        0.247   U6/XLXN_390<60>
    SLICE_X86Y59.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X86Y59.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X86Y59.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (2.035ns logic, 2.265ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.602 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X86Y63.B6      net (fanout=1)        0.593   XLXN_559<1>
    SLICE_X86Y63.B       Tilo                  0.043   Data_in<1>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X86Y63.A4      net (fanout=1)        0.244   Data_in<1>
    SLICE_X86Y63.A       Tilo                  0.043   Data_in<1>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10_ML_MUXF7_LUT
    SLICE_X87Y62.A5      net (fanout=12)       0.547   Disp_num<1>
    SLICE_X87Y62.A       Tilo                  0.043   Data_in<0>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X87Y60.D6      net (fanout=2)        0.274   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X87Y60.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X87Y60.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X87Y60.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X86Y59.D5      net (fanout=1)        0.247   U6/XLXN_390<60>
    SLICE_X86Y59.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X86Y59.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X86Y59.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (2.035ns logic, 2.219ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.097ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.602 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X87Y62.D5      net (fanout=1)        0.504   XLXN_559<0>
    SLICE_X87Y62.D       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X87Y62.C5      net (fanout=1)        0.150   Data_in<0>
    SLICE_X87Y62.C       Tilo                  0.043   Data_in<0>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_ML_MUXF7_LUT
    SLICE_X87Y60.D2      net (fanout=13)       0.890   Disp_num<0>
    SLICE_X87Y60.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X87Y60.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X87Y60.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X86Y59.D5      net (fanout=1)        0.247   U6/XLXN_390<60>
    SLICE_X86Y59.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X86Y59.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X86Y59.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.097ns (1.992ns logic, 2.105ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X75Y71.A4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.225ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.543 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X80Y71.B6      net (fanout=1)        0.602   XLXN_559<28>
    SLICE_X80Y71.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X80Y71.A4      net (fanout=1)        0.239   Data_in<28>
    SLICE_X80Y71.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19_ML_MUXF7_LUT
    SLICE_X79Y71.C3      net (fanout=13)       0.408   Disp_num<28>
    SLICE_X79Y71.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X76Y71.C5      net (fanout=2)        0.390   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X76Y71.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X76Y71.B6      net (fanout=1)        0.106   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X76Y71.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X75Y71.B6      net (fanout=1)        0.181   U6/XLXN_390<4>
    SLICE_X75Y71.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X75Y71.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X75Y71.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.225ns (2.067ns logic, 2.158ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.543 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO29 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X82Y72.B6      net (fanout=1)        0.522   XLXN_559<29>
    SLICE_X82Y72.B       Tilo                  0.043   Data_in<29>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X82Y72.A4      net (fanout=1)        0.244   Data_in<29>
    SLICE_X82Y72.A       Tilo                  0.043   Data_in<29>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20_ML_MUXF7_LUT
    SLICE_X79Y71.C6      net (fanout=12)       0.424   Disp_num<29>
    SLICE_X79Y71.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X76Y71.C5      net (fanout=2)        0.390   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X76Y71.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X76Y71.B6      net (fanout=1)        0.106   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X76Y71.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X75Y71.B6      net (fanout=1)        0.181   U6/XLXN_390<4>
    SLICE_X75Y71.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X75Y71.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X75Y71.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (2.067ns logic, 2.099ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.543 - 0.672)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y13.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X83Y72.B6      net (fanout=1)        0.517   XLXN_559<31>
    SLICE_X83Y72.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X79Y72.A6      net (fanout=1)        0.271   Data_in<31>
    SLICE_X79Y72.A       Tilo                  0.043   U6/M2/buffer<8>
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23_ML_MUXF7_LUT
    SLICE_X79Y71.C4      net (fanout=13)       0.392   Disp_num<31>
    SLICE_X79Y71.C       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X76Y71.C5      net (fanout=2)        0.390   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X76Y71.C       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X76Y71.B6      net (fanout=1)        0.106   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X76Y71.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X75Y71.B6      net (fanout=1)        0.181   U6/XLXN_390<4>
    SLICE_X75Y71.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X75Y71.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X75Y71.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (2.067ns logic, 2.089ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X75Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_4 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_4 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y71.AQ      Tcko                  0.100   U6/M2/buffer<4>
                                                       U6/M2/buffer_4
    SLICE_X75Y71.A6      net (fanout=2)        0.098   U6/M2/buffer<4>
    SLICE_X75Y71.CLK     Tah         (-Th)     0.032   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_19 (SLICE_X75Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_19 (FF)
  Destination:          U6/M2/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_19 to U6/M2/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y65.AQ      Tcko                  0.100   U6/M2/buffer<19>
                                                       U6/M2/buffer_19
    SLICE_X75Y65.A6      net (fanout=2)        0.101   U6/M2/buffer<19>
    SLICE_X75Y65.CLK     Tah         (-Th)     0.032   U6/M2/buffer<19>
                                                       U6/M2/buffer_19_rstpot
                                                       U6/M2/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X77Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_23 (FF)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_23 to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y66.AQ      Tcko                  0.100   U6/M2/buffer<23>
                                                       U6/M2/buffer_23
    SLICE_X77Y66.A6      net (fanout=2)        0.101   U6/M2/buffer<23>
    SLICE_X77Y66.CLK     Tah         (-Th)     0.032   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y13.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y13.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y13.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.556|    4.467|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9168 paths, 0 nets, and 2119 connections

Design statistics:
   Minimum period:   8.934ns{1}   (Maximum frequency: 111.932MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 08:40:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 706 MB



