Warning (10268): Verilog HDL information at sreg_IF_ID.sv(16): always construct contains both blocking and non-blocking assignments File: /home/scottl4/hydrationiskey/mp4/hdl/pipeline/sreg_IF_ID.sv Line: 16
