Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\temp\env\base_system\Astroid_EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_axi_lite_slave_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\temp\env\base_system\Astroid_EDK\pcores\" "C:\Xilinx\BSP\Nexys3_AXI_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system_axi_lite_slave_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_axi_lite_slave_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/types.vhd" into library axi_lite_slave_v1_00_a
Parsing package <types>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <vga_controller>.
Parsing architecture <imp> of entity <vga_controller>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_comp_unit.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_comp_unit>.
Parsing architecture <Behavioral> of entity <line_comp_unit>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_reg_unit.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_reg_unit>.
Parsing architecture <Behavioral> of entity <line_reg_unit>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_controller>.
Parsing architecture <Behavioral> of entity <line_controller>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/bram.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <bram>.
Parsing architecture <Behavioral> of entity <bram>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <pixelrow_bram>.
Parsing architecture <Behavioral> of entity <pixelrow_bram>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <vector_controller>.
Parsing architecture <imp> of entity <vector_controller>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_programmer.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <line_programmer>.
Parsing architecture <Behavioral> of entity <line_programmer>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/mem_controller.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <mem_controller>.
Parsing architecture <Behavioral> of entity <mem_controller>.
Parsing VHDL file "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/axi_lite_slave.vhd" into library axi_lite_slave_v1_00_a
Parsing entity <axi_lite_slave>.
Parsing architecture <implementation> of entity <axi_lite_slave>.
Parsing VHDL file "C:\temp\env\base_system\Astroid_EDK\hdl\system_axi_lite_slave_0_wrapper.vhd" into library work
Parsing entity <system_axi_lite_slave_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_axi_lite_slave_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_axi_lite_slave_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_lite_slave> (architecture <implementation>) with generics from library <axi_lite_slave_v1_00_a>.

Elaborating entity <vga_controller> (architecture <imp>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <vector_controller> (architecture <imp>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_controller> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_comp_unit> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_reg_unit> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <pixelrow_bram> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <bram> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

Elaborating entity <BRAM_SINGLE_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 717: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 729: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 764: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 220: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 393: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 285: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 295: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 369: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 782: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 437: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 500: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 939: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 558: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 580: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 618: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 655: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 812: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 838: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 849: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 865: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 876: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 891: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 902: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 917: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 928: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1188: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1236: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1247: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1289: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1318: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1340: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1960: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 2754: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 2863: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1170: Net <di_pattern[15]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd" Line 1171: Net <dip_pattern[1]> does not have a driver.

Elaborating entity <mem_controller> (architecture <Behavioral>) with generics from library <axi_lite_slave_v1_00_a>.

Elaborating entity <line_programmer> (architecture <Behavioral>) from library <axi_lite_slave_v1_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_axi_lite_slave_0_wrapper>.
    Related source file is "C:\temp\env\base_system\Astroid_EDK\hdl\system_axi_lite_slave_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_axi_lite_slave_0_wrapper> synthesized.

Synthesizing Unit <axi_lite_slave>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/axi_lite_slave.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <axi_lite_slave> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vga_controller.vhd".
    Found 12-bit register for signal <y_reg>.
    Found 12-bit register for signal <x_reg>.
    Found 12-bit adder for signal <y_reg[11]_GND_11_o_add_6_OUT> created at line 1253.
    Found 12-bit adder for signal <x_reg[11]_GND_11_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <X> created at line 21.
    Found 12-bit subtractor for signal <Y> created at line 22.
    Found 12-bit comparator lessequal for signal <n0013> created at line 112
    Found 12-bit comparator greater for signal <GND_11_o_x_reg[11]_LessThan_13_o> created at line 112
    Found 12-bit comparator lessequal for signal <n0018> created at line 113
    Found 12-bit comparator greater for signal <GND_11_o_y_reg[11]_LessThan_15_o> created at line 113
    Found 12-bit comparator lessequal for signal <n0023> created at line 115
    Found 12-bit comparator greater for signal <GND_11_o_x_reg[11]_LessThan_17_o> created at line 115
    Found 12-bit comparator lessequal for signal <n0028> created at line 117
    Found 12-bit comparator greater for signal <GND_11_o_y_reg[11]_LessThan_19_o> created at line 117
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <vector_controller>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd".
WARNING:Xst:647 - Input <HSYNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VSYNC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_x0> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_y0> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_x1> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_y1> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_err> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_negdx> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_dy> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_enable> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/vector_controller.vhd" line 79: Output port <OUTPUT_sx> of the instance <GEN_LINE_CONTROLLERS[15].line_controllerX> is unconnected or connected to loadless signal.
    Found 12-bit adder for signal <xplusone> created at line 1253.
    Found 12-bit adder for signal <yplusone> created at line 1253.
    Found 12-bit subtractor for signal <yminusone> created at line 48.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
Unit <vector_controller> synthesized.

Synthesizing Unit <line_controller>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd".
    Summary:
	inferred   9 Multiplexer(s).
Unit <line_controller> synthesized.

Synthesizing Unit <line_comp_unit>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_comp_unit.vhd".
WARNING:Xst:647 - Input <YMINUSONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit adder for signal <INPUT_x0[11]_GND_14_o_add_2_OUT> created at line 1253.
    Found 12-bit adder for signal <INPUT_y0[11]_GND_14_o_add_9_OUT> created at line 1253.
    Found 12-bit subtractor for signal <INPUT_x0[11]_GND_14_o_sub_4_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <INPUT_err[11]_INPUT_dy[11]_sub_6_OUT<11:0>> created at line 48.
    Found 12-bit subtractor for signal <INPUT_err[11]_INPUT_negdx[11]_sub_11_OUT<11:0>> created at line 52.
    Found 12-bit comparator equal for signal <INPUT_y0[11]_YPLUSONE[11]_equal_1_o> created at line 35
    Found 12-bit comparator greater for signal <INPUT_err[11]_INPUT_negdx[11]_LessThan_2_o> created at line 42
    Found 12-bit comparator greater for signal <INPUT_dy[11]_INPUT_err[11]_LessThan_9_o> created at line 50
    Found 12-bit comparator equal for signal <INPUT_x0[11]_INPUT_x1[11]_equal_18_o> created at line 59
    Found 12-bit comparator equal for signal <INPUT_y0[11]_INPUT_y1[11]_equal_19_o> created at line 59
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <line_comp_unit> synthesized.

Synthesizing Unit <line_reg_unit>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_reg_unit.vhd".
    Found 1-bit register for signal <line_reg[0]_sx>.
    Found 1-bit register for signal <line_reg[1]_enable>.
    Found 1-bit register for signal <line_reg[1]_sx>.
    Found 1-bit register for signal <line_reg[2]_enable>.
    Found 1-bit register for signal <line_reg[2]_sx>.
    Found 1-bit register for signal <line_reg[3]_enable>.
    Found 1-bit register for signal <line_reg[3]_sx>.
    Found 1-bit register for signal <line_reg[4]_enable>.
    Found 1-bit register for signal <line_reg[4]_sx>.
    Found 1-bit register for signal <line_reg[5]_enable>.
    Found 1-bit register for signal <line_reg[5]_sx>.
    Found 1-bit register for signal <line_reg[6]_enable>.
    Found 1-bit register for signal <line_reg[6]_sx>.
    Found 1-bit register for signal <line_reg[7]_enable>.
    Found 1-bit register for signal <line_reg[7]_sx>.
    Found 1-bit register for signal <line_reg[8]_enable>.
    Found 1-bit register for signal <line_reg[8]_sx>.
    Found 1-bit register for signal <line_reg[9]_enable>.
    Found 1-bit register for signal <line_reg[9]_sx>.
    Found 1-bit register for signal <line_reg[10]_enable>.
    Found 1-bit register for signal <line_reg[10]_sx>.
    Found 1-bit register for signal <line_reg[11]_enable>.
    Found 1-bit register for signal <line_reg[11]_sx>.
    Found 1-bit register for signal <line_reg[12]_enable>.
    Found 1-bit register for signal <line_reg[12]_sx>.
    Found 1-bit register for signal <line_reg[13]_enable>.
    Found 1-bit register for signal <line_reg[13]_sx>.
    Found 1-bit register for signal <line_reg[14]_enable>.
    Found 1-bit register for signal <line_reg[14]_sx>.
    Found 1-bit register for signal <line_reg[15]_enable>.
    Found 1-bit register for signal <line_reg[15]_sx>.
    Found 1-bit register for signal <line_reg[0]_enable>.
    Found 12-bit register for signal <line_reg[0]_x0>.
    Found 12-bit register for signal <line_reg[0]_y0>.
    Found 12-bit register for signal <line_reg[0]_x1>.
    Found 12-bit register for signal <line_reg[0]_y1>.
    Found 12-bit register for signal <line_reg[0]_err>.
    Found 12-bit register for signal <line_reg[0]_negdx>.
    Found 12-bit register for signal <line_reg[0]_dy>.
    Found 12-bit register for signal <line_reg[1]_x0>.
    Found 12-bit register for signal <line_reg[1]_y0>.
    Found 12-bit register for signal <line_reg[1]_x1>.
    Found 12-bit register for signal <line_reg[1]_y1>.
    Found 12-bit register for signal <line_reg[1]_err>.
    Found 12-bit register for signal <line_reg[1]_negdx>.
    Found 12-bit register for signal <line_reg[1]_dy>.
    Found 12-bit register for signal <line_reg[2]_x0>.
    Found 12-bit register for signal <line_reg[2]_y0>.
    Found 12-bit register for signal <line_reg[2]_x1>.
    Found 12-bit register for signal <line_reg[2]_y1>.
    Found 12-bit register for signal <line_reg[2]_err>.
    Found 12-bit register for signal <line_reg[2]_negdx>.
    Found 12-bit register for signal <line_reg[2]_dy>.
    Found 12-bit register for signal <line_reg[3]_x0>.
    Found 12-bit register for signal <line_reg[3]_y0>.
    Found 12-bit register for signal <line_reg[3]_x1>.
    Found 12-bit register for signal <line_reg[3]_y1>.
    Found 12-bit register for signal <line_reg[3]_err>.
    Found 12-bit register for signal <line_reg[3]_negdx>.
    Found 12-bit register for signal <line_reg[3]_dy>.
    Found 12-bit register for signal <line_reg[4]_x0>.
    Found 12-bit register for signal <line_reg[4]_y0>.
    Found 12-bit register for signal <line_reg[4]_x1>.
    Found 12-bit register for signal <line_reg[4]_y1>.
    Found 12-bit register for signal <line_reg[4]_err>.
    Found 12-bit register for signal <line_reg[4]_negdx>.
    Found 12-bit register for signal <line_reg[4]_dy>.
    Found 12-bit register for signal <line_reg[5]_x0>.
    Found 12-bit register for signal <line_reg[5]_y0>.
    Found 12-bit register for signal <line_reg[5]_x1>.
    Found 12-bit register for signal <line_reg[5]_y1>.
    Found 12-bit register for signal <line_reg[5]_err>.
    Found 12-bit register for signal <line_reg[5]_negdx>.
    Found 12-bit register for signal <line_reg[5]_dy>.
    Found 12-bit register for signal <line_reg[6]_x0>.
    Found 12-bit register for signal <line_reg[6]_y0>.
    Found 12-bit register for signal <line_reg[6]_x1>.
    Found 12-bit register for signal <line_reg[6]_y1>.
    Found 12-bit register for signal <line_reg[6]_err>.
    Found 12-bit register for signal <line_reg[6]_negdx>.
    Found 12-bit register for signal <line_reg[6]_dy>.
    Found 12-bit register for signal <line_reg[7]_x0>.
    Found 12-bit register for signal <line_reg[7]_y0>.
    Found 12-bit register for signal <line_reg[7]_x1>.
    Found 12-bit register for signal <line_reg[7]_y1>.
    Found 12-bit register for signal <line_reg[7]_err>.
    Found 12-bit register for signal <line_reg[7]_negdx>.
    Found 12-bit register for signal <line_reg[7]_dy>.
    Found 12-bit register for signal <line_reg[8]_x0>.
    Found 12-bit register for signal <line_reg[8]_y0>.
    Found 12-bit register for signal <line_reg[8]_x1>.
    Found 12-bit register for signal <line_reg[8]_y1>.
    Found 12-bit register for signal <line_reg[8]_err>.
    Found 12-bit register for signal <line_reg[8]_negdx>.
    Found 12-bit register for signal <line_reg[8]_dy>.
    Found 12-bit register for signal <line_reg[9]_x0>.
    Found 12-bit register for signal <line_reg[9]_y0>.
    Found 12-bit register for signal <line_reg[9]_x1>.
    Found 12-bit register for signal <line_reg[9]_y1>.
    Found 12-bit register for signal <line_reg[9]_err>.
    Found 12-bit register for signal <line_reg[9]_negdx>.
    Found 12-bit register for signal <line_reg[9]_dy>.
    Found 12-bit register for signal <line_reg[10]_x0>.
    Found 12-bit register for signal <line_reg[10]_y0>.
    Found 12-bit register for signal <line_reg[10]_x1>.
    Found 12-bit register for signal <line_reg[10]_y1>.
    Found 12-bit register for signal <line_reg[10]_err>.
    Found 12-bit register for signal <line_reg[10]_negdx>.
    Found 12-bit register for signal <line_reg[10]_dy>.
    Found 12-bit register for signal <line_reg[11]_x0>.
    Found 12-bit register for signal <line_reg[11]_y0>.
    Found 12-bit register for signal <line_reg[11]_x1>.
    Found 12-bit register for signal <line_reg[11]_y1>.
    Found 12-bit register for signal <line_reg[11]_err>.
    Found 12-bit register for signal <line_reg[11]_negdx>.
    Found 12-bit register for signal <line_reg[11]_dy>.
    Found 12-bit register for signal <line_reg[12]_x0>.
    Found 12-bit register for signal <line_reg[12]_y0>.
    Found 12-bit register for signal <line_reg[12]_x1>.
    Found 12-bit register for signal <line_reg[12]_y1>.
    Found 12-bit register for signal <line_reg[12]_err>.
    Found 12-bit register for signal <line_reg[12]_negdx>.
    Found 12-bit register for signal <line_reg[12]_dy>.
    Found 12-bit register for signal <line_reg[13]_x0>.
    Found 12-bit register for signal <line_reg[13]_y0>.
    Found 12-bit register for signal <line_reg[13]_x1>.
    Found 12-bit register for signal <line_reg[13]_y1>.
    Found 12-bit register for signal <line_reg[13]_err>.
    Found 12-bit register for signal <line_reg[13]_negdx>.
    Found 12-bit register for signal <line_reg[13]_dy>.
    Found 12-bit register for signal <line_reg[14]_x0>.
    Found 12-bit register for signal <line_reg[14]_y0>.
    Found 12-bit register for signal <line_reg[14]_x1>.
    Found 12-bit register for signal <line_reg[14]_y1>.
    Found 12-bit register for signal <line_reg[14]_err>.
    Found 12-bit register for signal <line_reg[14]_negdx>.
    Found 12-bit register for signal <line_reg[14]_dy>.
    Found 12-bit register for signal <line_reg[15]_x0>.
    Found 12-bit register for signal <line_reg[15]_y0>.
    Found 12-bit register for signal <line_reg[15]_x1>.
    Found 12-bit register for signal <line_reg[15]_y1>.
    Found 12-bit register for signal <line_reg[15]_err>.
    Found 12-bit register for signal <line_reg[15]_negdx>.
    Found 12-bit register for signal <line_reg[15]_dy>.
    Summary:
	inferred 1376 D-type flip-flop(s).
Unit <line_reg_unit> synthesized.

Synthesizing Unit <pixelrow_bram>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/pixelrow_bram.vhd".
    Found 1-bit register for signal <curr_bram_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <pixelrow_bram> synthesized.

Synthesizing Unit <bram>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/bram.vhd".
    Summary:
	no macro.
Unit <bram> synthesized.

Synthesizing Unit <BRAM_SINGLE_MACRO>.
    Related source file is "N:/P.28xd/rtf/devlib/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd".
        BRAM_SIZE = "9Kb"
        DEVICE = "SPARTAN6"
        DO_REG = 0
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH = 1
        SIM_MODE = "SAFE"
        SRVAL = "000000000000000000000000000000000000"
        WRITE_MODE = "READ_FIRST"
        WRITE_WIDTH = 1
WARNING:Xst:2935 - Signal 'di_pattern<15:1>', unconnected in block 'BRAM_SINGLE_MACRO', is tied to its initial value (000000000000000).
WARNING:Xst:2935 - Signal 'dip_pattern', unconnected in block 'BRAM_SINGLE_MACRO', is tied to its initial value (00).
    Summary:
	no macro.
Unit <BRAM_SINGLE_MACRO> synthesized.

Synthesizing Unit <mem_controller>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/mem_controller.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WDATA<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <output_reg_sx>.
    Found 1-bit register for signal <state_reg>.
    Found 1-bit register for signal <write_reg>.
    Found 1-bit register for signal <rvalid_reg>.
    Found 1-bit register for signal <prog_enable_reg>.
    Found 1-bit register for signal <output_reg_enable>.
    Found 1-bit register for signal <ready_reg>.
    Found 12-bit register for signal <output_reg_x0>.
    Found 12-bit register for signal <output_reg_y0>.
    Found 12-bit register for signal <output_reg_x1>.
    Found 12-bit register for signal <output_reg_y1>.
    Found 12-bit register for signal <output_reg_err>.
    Found 12-bit register for signal <output_reg_negdx>.
    Found 12-bit register for signal <output_reg_dy>.
    Summary:
	inferred  91 D-type flip-flop(s).
Unit <mem_controller> synthesized.

Synthesizing Unit <line_programmer>.
    Related source file is "C:/temp/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_programmer.vhd".
WARNING:Xst:647 - Input <INPUT_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_negdx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_dy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_sx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <target_reg_enable>.
    Found 1-bit register for signal <target_reg_sx>.
    Found 1-bit register for signal <done_reg>.
    Found 12-bit register for signal <target_reg_x0>.
    Found 12-bit register for signal <target_reg_y0>.
    Found 12-bit register for signal <target_reg_x1>.
    Found 12-bit register for signal <target_reg_y1>.
    Found 12-bit register for signal <target_reg_err>.
    Found 12-bit register for signal <target_reg_negdx>.
    Found 12-bit register for signal <target_reg_dy>.
    Found 2-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | calc_dx                                        |
    | Power Up State     | calc_dx                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit subtractor for signal <n0097> created at line 105.
    Found 11-bit adder for signal <target_reg_negdx[11]_GND_59_o_add_25_OUT> created at line 106.
    Found 11-bit adder for signal <target_reg_dy[11]_GND_59_o_add_27_OUT> created at line 108.
    Found 12-bit subtractor for signal <INPUT_x0[11]_INPUT_x1[11]_sub_17_OUT<11:0>> created at line 85.
    Found 12-bit subtractor for signal <INPUT_x1[11]_INPUT_x0[11]_sub_18_OUT<11:0>> created at line 88.
    Found 12-bit subtractor for signal <INPUT_y1[11]_INPUT_y0[11]_sub_21_OUT<11:0>> created at line 99.
    Found 12-bit subtractor for signal <INPUT_y0[11]_INPUT_y1[11]_sub_22_OUT<11:0>> created at line 101.
    Found 12-bit subtractor for signal <target_reg_dy[11]_unary_minus_29_OUT<11:0>> created at line 0.
    Found 12-bit subtractor for signal <target_reg_negdx[11]_unary_minus_27_OUT<11:0>> created at line 0.
    Found 12-bit comparator greater for signal <INPUT_x1[11]_INPUT_x0[11]_LessThan_16_o> created at line 83
    Found 12-bit comparator greater for signal <INPUT_y1[11]_INPUT_y0[11]_LessThan_20_o> created at line 98
    Found 12-bit comparator greater for signal <target_reg_negdx[11]_target_reg_dy[11]_LessThan_25_o> created at line 105
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <line_programmer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 77
 11-bit adder                                          : 2
 12-bit adder                                          : 20
 12-bit addsub                                         : 16
 12-bit subtractor                                     : 38
 13-bit subtractor                                     : 1
# Registers                                            : 2346
 1-bit register                                        : 538
 12-bit register                                       : 1808
# Comparators                                          : 91
 12-bit comparator equal                               : 48
 12-bit comparator greater                             : 39
 12-bit comparator lessequal                           : 4
# Multiplexers                                         : 489
 1-bit 2-to-1 multiplexer                              : 114
 12-bit 2-to-1 multiplexer                             : 343
 2-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <x_reg>: 1 register on signal <x_reg>.
The following registers are absorbed into counter <y_reg>: 1 register on signal <y_reg>.
Unit <vga_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 75
 11-bit adder                                          : 2
 12-bit adder                                          : 18
 12-bit addsub                                         : 16
 12-bit subtractor                                     : 39
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 22210
 Flip-Flops                                            : 22210
# Comparators                                          : 89
 12-bit comparator equal                               : 48
 12-bit comparator greater                             : 38
 12-bit comparator lessequal                           : 3
# Multiplexers                                         : 485
 1-bit 2-to-1 multiplexer                              : 112
 12-bit 2-to-1 multiplexer                             : 341
 2-bit 2-to-1 multiplexer                              : 32
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <output_reg_negdx_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_dy_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_sx> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_enable> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_5> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_6> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_7> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_8> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_9> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_10> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_err_11> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_0> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_1> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_2> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_3> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_reg_negdx_4> (without init value) has a constant value of 0 in block <mem_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_slave_0/mem1/programmer1/FSM_0> on signal <state_reg[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 calc_dx   | 00
 calc_dy   | 01
 calc_err  | 10
 calc_done | 11
-----------------------

Optimizing unit <system_axi_lite_slave_0_wrapper> ...

Optimizing unit <axi_lite_slave> ...

Optimizing unit <mem_controller> ...

Optimizing unit <line_programmer> ...

Optimizing unit <line_controller> ...

Optimizing unit <line_comp_unit> ...

Optimizing unit <line_reg_unit> ...

Optimizing unit <pixelrow_bram> ...
INFO:Xst:3203 - The FF/Latch <axi_lite_slave_0/mem1/ready_reg> in Unit <system_axi_lite_slave_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <axi_lite_slave_0/mem1/prog_enable_reg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_axi_lite_slave_0_wrapper, actual ratio is 365.
Optimizing block <system_axi_lite_slave_0_wrapper> to meet ratio 100 (+ 0) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <system_axi_lite_slave_0_wrapper>, final ratio is 355.

Final Macro Processing ...

Processing Unit <system_axi_lite_slave_0_wrapper> :
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[14].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[13].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[12].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[11].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[10].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[9].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[8].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[7].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[6].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[5].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[4].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[3].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[2].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[1].line_controllerX/line_reg1/line_reg[15]_enable>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_dy_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_negdx_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_err_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x1_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_y0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_11>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_10>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_9>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_8>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_7>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_6>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_5>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_4>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_3>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_2>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_1>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_x0_0>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_sx>.
	Found 15-bit shift register for signal <axi_lite_slave_0/vector1/line_controller0/line_reg1/line_reg[15]_enable>.
Unit <system_axi_lite_slave_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1557
 Flip-Flops                                            : 1557
# Shift Registers                                      : 1376
 15-bit shift register                                 : 1376

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_axi_lite_slave_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7893
#      GND                         : 1
#      INV                         : 66
#      LUT1                        : 218
#      LUT2                        : 1802
#      LUT3                        : 1465
#      LUT4                        : 676
#      LUT5                        : 602
#      LUT6                        : 1177
#      MUXCY                       : 1011
#      VCC                         : 1
#      XORCY                       : 874
# FlipFlops/Latches                : 4323
#      FDC                         : 18
#      FDCE                        : 2928
#      FDE                         : 1376
#      FDP                         : 1
# RAMS                             : 32
#      RAMB8BWER                   : 32
# Shift Registers                  : 1376
#      SRLC16E                     : 1376

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4323  out of  18224    23%  
 Number of Slice LUTs:                 7382  out of   9112    81%  
    Number used as Logic:              6006  out of   9112    65%  
    Number used as Memory:             1376  out of   2176    63%  
       Number used as SRL:             1376

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7483
   Number with an unused Flip Flop:    3160  out of   7483    42%  
   Number with an unused LUT:           101  out of   7483     1%  
   Number of fully used LUT-FF pairs:  4222  out of   7483    56%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                   | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
ACLK                               | NONE(axi_lite_slave_0/vga1/y_reg_11)                                                                                                    | 5731  |
S_AXI_RRESP<0>                     | NONE(axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/GEN_BRAM[1].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st)| 32    |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.849ns (Maximum Frequency: 113.002MHz)
   Minimum input arrival time before clock: 3.317ns
   Maximum output required time after clock: 4.689ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 8.849ns (frequency: 113.002MHz)
  Total number of paths / destination ports: 724815 / 11809
-------------------------------------------------------------------------
Delay:               8.849ns (Levels of Logic = 7)
  Source:            axi_lite_slave_0/vga1/y_reg_3 (FF)
  Destination:       axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/GEN_BRAM[1].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st (RAM)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: axi_lite_slave_0/vga1/y_reg_3 to axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[0].pixelrow_bramX/GEN_BRAM[1].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.077  axi_lite_slave_0/vga1/y_reg_3 (axi_lite_slave_0/vga1/y_reg_3)
     LUT4:I0->O            8   0.203   0.907  axi_lite_slave_0/Mmux_vector_enable111 (axi_lite_slave_0/Mmux_vector_enable11)
     LUT5:I3->O            1   0.203   0.000  axi_lite_slave_0/vga1/Msub_Y_xor<8>11 (axi_lite_slave_0/vga_y<8>)
     MUXCY:S->O            1   0.172   0.000  axi_lite_slave_0/vector1/Madd_yplusone_cy<8> (axi_lite_slave_0/vector1/Madd_yplusone_cy<8>)
     XORCY:CI->O          32   0.180   1.520  axi_lite_slave_0/vector1/Madd_yplusone_xor<9> (axi_lite_slave_0/vector1/yplusone<9>)
     LUT4:I1->O            1   0.205   0.808  axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_comp1/INPUT_y0[11]_YPLUSONE[11]_equal_1_o127_SW1 (N430)
     LUT6:I3->O           52   0.205   1.789  axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_comp1/INPUT_y0[11]_YPLUSONE[11]_equal_1_o127 (axi_lite_slave_0/vector1/GEN_LINE_CONTROLLERS[15].line_controllerX/line_comp1/INPUT_y0[11]_YPLUSONE[11]_equal_1_o)
     LUT6:I3->O            1   0.205   0.579  axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[15].pixelrow_bramX/Mmux_bram_addrs<0>41 (axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[15].pixelrow_bramX/bram_addrs<0><1>)
     RAMB8BWER:ADDRAWRADDR1        0.350          axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[15].pixelrow_bramX/GEN_BRAM[0].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st
    ----------------------------------------
    Total                      8.849ns (2.170ns logic, 6.679ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 3081 / 3079
-------------------------------------------------------------------------
Offset:              3.317ns (Levels of Logic = 1)
  Source:            ARESETN (PAD)
  Destination:       axi_lite_slave_0/vga1/y_reg_11 (FF)
  Destination Clock: ACLK rising

  Data Path: ARESETN to axi_lite_slave_0/vga1/y_reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O           2979   0.206   2.681  axi_lite_slave_0/ARESETN_inv1_INV_0 (axi_lite_slave_0/ARESETN_inv)
     FDCE:CLR                  0.430          axi_lite_slave_0/vga1/y_reg_0
    ----------------------------------------
    Total                      3.317ns (0.636ns logic, 2.681ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 1318 / 46
-------------------------------------------------------------------------
Offset:              4.689ns (Levels of Logic = 3)
  Source:            axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[14].pixelrow_bramX/GEN_BRAM[0].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st (RAM)
  Destination:       VGA_RED<2> (PAD)
  Source Clock:      ACLK rising

  Data Path: axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[14].pixelrow_bramX/GEN_BRAM[0].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st to VGA_RED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    1   1.650   0.924  axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[14].pixelrow_bramX/GEN_BRAM[0].bramX/BRAM_SINGLE_MACRO_inst/ramb_st.ramb9_sin_st.ram9_st (axi_lite_slave_0/vector1/GEN_PIXELROW_BRAM[14].pixelrow_bramX/bram_rdatas<0>)
     LUT6:I1->O            1   0.203   0.924  axi_lite_slave_0/output_real_vsync_AND_21_o5 (axi_lite_slave_0/output_real_vsync_AND_21_o4)
     LUT5:I0->O            1   0.203   0.580  axi_lite_slave_0/output_real_vsync_AND_21_o11_SW0 (N392)
     LUT6:I5->O            0   0.205   0.000  axi_lite_slave_0/output_real_vsync_AND_21_o11 (VGA_BLUE<0>)
    ----------------------------------------
    Total                      4.689ns (2.261ns logic, 2.428ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    8.849|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 51.65 secs
 
--> 

Total memory usage is 458544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :   12 (   0 filtered)

