# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests/processorCoreTests.mdo}
# Loading project processorCoreTests
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:42 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source" -work work C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source" -work work C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/alu/source" -work work C:/Users/Duncan/git/ForthCPU/alu/source/incrementer.v 
# -- Compiling module incrementer
# 
# Top level modules:
# 	incrementer
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/alu/source" -work work C:/Users/Duncan/git/ForthCPU/alu/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/alu/source" -work work C:/Users/Duncan/git/ForthCPU/alu/source/aluBlock.v 
# -- Compiling module aluBlock
# 
# Top level modules:
# 	aluBlock
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:43 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/alu/source" -work work C:/Users/Duncan/git/ForthCPU/alu/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 19:59:43 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/alu/source" -work work C:/Users/Duncan/git/ForthCPU/alu/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/dataBusController/source" -work work C:/Users/Duncan/git/ForthCPU/dataBusController/source/dataBusController.v 
# -- Compiling module dataBusController
# 
# Top level modules:
# 	dataBusController
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/addressBusController/source" -work work C:/Users/Duncan/git/ForthCPU/addressBusController/source/addressBusController.v 
# -- Compiling module addressBusController
# 
# Top level modules:
# 	addressBusController
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# 
# Top level modules:
# 	opxMultiplexer
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreTests.v 
# -- Compiling module processorCoreTests
# 
# Top level modules:
# 	processorCoreTests
# End time: 19:59:44 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:44 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 19:59:45 on Sep 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:45 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source" -work work C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 19:59:45 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:59:45 on Sep 26,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFile/source" -work work C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 19:59:45 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreTests 
# Start time: 19:59:45 on Sep 26,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.opxMultiplexer
# Loading work.addressBusController
# Loading work.dataBusController
# Loading work.fullALU
# Loading work.aluBMux
# Loading work.aluBlock
# Loading work.alu
# Loading work.incrementer
# Loading work.aluGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.programCounter
# Loading work.loadStoreGroupDecoder
# Loading work.register_file
# Loading work.dpram
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.VLO
# .main_pane.wave.interior.cs.body.pw.wf
