
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44912000                       # Number of ticks simulated
final_tick                                   44912000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162294                       # Simulator instruction rate (inst/s)
host_op_rate                                   176644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102132700                       # Simulator tick rate (ticks/s)
host_mem_usage                                 684260                       # Number of bytes of host memory used
host_seconds                                     0.44                       # Real time elapsed on the host
sim_insts                                       71364                       # Number of instructions simulated
sim_ops                                         77676                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             3008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             2624                       # Number of bytes read from this memory
system.physmem.bytes_read::total                55296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           32896                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               324                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               262                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                96                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                47                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                94                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data                41                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   864                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst           461702886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data           373352333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst           136800855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            66975419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst           133950837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            58425365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1231207695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      461702886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst      136800855                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst      133950837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          732454578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          461702886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data          373352333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst          136800855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           66975419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst          133950837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           58425365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1231207695                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                  12029                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            11018                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              697                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                9946                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   9581                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.330183                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    391                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  45                       # Number of system calls
system.cpu0.numCycles                           44913                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         61915                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      12029                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              9972                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        28654                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1440                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2117                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  249                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             37331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.787978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.269718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11411     30.57%     30.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     655      1.75%     32.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    9703     25.99%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   15562     41.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               37331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.267829                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.378554                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7276                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4509                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    24439                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  566                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   541                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 381                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  194                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 64110                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  430                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   541                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7893                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    501                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1651                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    24296                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2449                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 63269                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              65099                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               296166                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           69231                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                57859                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7213                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1104                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               20504                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              12784                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             8990                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8947                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     61613                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    59847                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              151                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        11799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        37331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.603145                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.279959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              11973     32.07%     32.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5007     13.41%     45.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               6213     16.64%     62.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              14138     37.87%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          37331                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                27062     45.22%     45.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.01%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               20233     33.81%     79.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              12543     20.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 59847                       # Type of FU issued
system.cpu0.iq.rate                          1.332510                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            157142                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            66477                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        58813                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 59831                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            8996                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1175                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          459                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   541                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    376                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  128                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              61695                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              365                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                20504                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               12784                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            71                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          469                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 540                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                59228                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                20039                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              617                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                       32515                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   10867                       # Number of branches executed
system.cpu0.iew.exec_stores                     12476                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.318727                       # Inst execution rate
system.cpu0.iew.wb_sent                         58926                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        58829                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    33175                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    43603                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.309843                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.760842                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4825                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              518                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36433                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.560399                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.690470                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12890     35.38%     35.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        11356     31.17%     66.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1117      3.07%     69.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3892     10.68%     80.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4673     12.83%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2325      6.38%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           75      0.21%     99.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           23      0.06%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           82      0.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36433                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               53614                       # Number of instructions committed
system.cpu0.commit.committedOps                 56850                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         31642                       # Number of memory references committed
system.cpu0.commit.loads                        19321                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                     10516                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    46677                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 132                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           25199     44.33%     44.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.01%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     44.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          19321     33.99%     78.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         12321     21.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            56850                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   82                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       97869                       # The number of ROB reads
system.cpu0.rob.rob_writes                     124273                       # The number of ROB writes
system.cpu0.timesIdled                            222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      53614                       # Number of Instructions Simulated
system.cpu0.committedOps                        56850                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.837710                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.837710                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.193730                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.193730                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   61853                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  25865                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                   236529                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   34116                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  32759                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          189.867843                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              20503                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            72.964413                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   189.867843                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.370836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.370836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            46592                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           46592                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        10687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          10687                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9901                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9901                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        20588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           20588                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        20588                       # number of overall hits
system.cpu0.dcache.overall_hits::total          20588                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          164                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2353                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2517                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2517                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2517                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2517                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7857990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7857990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    114870500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    114870500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    122728490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    122728490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    122728490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    122728490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        10851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        10851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        12254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        12254                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        23105                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        23105                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        23105                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        23105                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.015114                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015114                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.192019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.192019                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.108937                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108937                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.108937                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108937                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 47914.573171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47914.573171                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48818.742031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48818.742031                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48759.829162                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48759.829162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48759.829162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48759.829162                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2174                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2227                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5258006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9890000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9890000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15148006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15148006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15148006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15148006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.010229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010229                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.014607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.012551                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012551                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.012551                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012551                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47369.423423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55251.396648                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55251.396648                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52234.503448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               56                       # number of replacements
system.cpu0.icache.tags.tagsinuse          215.123788                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1714                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              343                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.997085                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   215.123788                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.420164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.420164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4577                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1714                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1714                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1714                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1714                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1714                       # number of overall hits
system.cpu0.icache.overall_hits::total           1714                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          403                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          403                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          403                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           403                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          403                       # number of overall misses
system.cpu0.icache.overall_misses::total          403                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21229498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21229498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21229498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21229498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21229498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21229498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2117                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2117                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2117                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2117                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2117                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.190364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.190364                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.190364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.190364                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.190364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.190364                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52678.655087                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52678.655087                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52678.655087                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52678.655087                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52678.655087                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52678.655087                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          343                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          343                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18294002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18294002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18294002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18294002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18294002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18294002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.162022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.162022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.162022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.162022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.162022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.162022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53335.282799                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53335.282799                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   3959                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             2512                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              670                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                1206                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                    771                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            63.930348                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    424                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               127                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           18541                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         18371                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       3959                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              1195                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          392                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     2711                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  235                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             16214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.328420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.421005                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8239     50.81%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     753      4.64%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     880      5.43%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    6342     39.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               16214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.213527                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.990831                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    5989                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3055                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     6390                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  227                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   553                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 537                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  180                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 17551                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  358                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   553                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    6548                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    361                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2471                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     6040                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  241                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 16609                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                     2                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   139                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              17434                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                74730                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           18249                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                11374                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6055                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               118                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           118                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      574                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2563                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2270                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              144                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             107                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     14716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                202                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    13635                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              137                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        16214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.840940                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.136216                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               9479     58.46%     58.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2316     14.28%     72.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1938     11.95%     84.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               2481     15.30%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          16214                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 9091     66.67%     66.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  14      0.10%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2387     17.51%     84.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               2143     15.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 13635                       # Type of FU issued
system.cpu1.iq.rate                          0.735397                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             43621                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            19013                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        12688                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 13635                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              58                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          748                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          478                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   553                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    261                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   99                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              14938                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              328                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2563                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2270                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               116                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           140                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          410                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 550                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                12960                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2306                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              675                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4289                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    2355                       # Number of branches executed
system.cpu1.iew.exec_stores                      1983                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.698991                       # Inst execution rate
system.cpu1.iew.wb_sent                         12751                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        12688                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                     5719                       # num instructions producing a value
system.cpu1.iew.wb_consumers                     9146                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.684321                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.625301                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4095                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              521                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        15400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.703766                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.343343                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        10488     68.10%     68.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2097     13.62%     81.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1207      7.84%     89.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          983      6.38%     95.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          245      1.59%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          139      0.90%     98.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          100      0.65%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           25      0.16%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          116      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        15400                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                9196                       # Number of instructions committed
system.cpu1.commit.committedOps                 10838                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          3607                       # Number of memory references committed
system.cpu1.commit.loads                         1815                       # Number of loads committed
system.cpu1.commit.membars                         82                       # Number of memory barriers committed
system.cpu1.commit.branches                      2003                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                     9345                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 191                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            7221     66.63%     66.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             10      0.09%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1815     16.75%     83.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1792     16.53%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            10838                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  116                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       29996                       # The number of ROB reads
system.cpu1.rob.rob_writes                      30684                       # The number of ROB writes
system.cpu1.timesIdled                             93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                       9196                       # Number of Instructions Simulated
system.cpu1.committedOps                        10838                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.016203                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.016203                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.495982                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.495982                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   13440                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   7627                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    45335                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                    5564                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5391                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   181                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                4                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           24.728738                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               3554                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            40.386364                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    24.728738                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.048298                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.048298                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             8054                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            8054                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2017                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2017                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1363                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1363                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           90                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           72                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         3380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            3380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         3380                       # number of overall hits
system.cpu1.dcache.overall_hits::total           3380                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          106                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          106                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          317                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          317                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          423                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           423                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          423                       # number of overall misses
system.cpu1.dcache.overall_misses::total          423                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2544000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2544000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     13662500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     13662500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         7500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         7500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       141500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       141500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     16206500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     16206500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     16206500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     16206500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1680                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           91                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3803                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3803                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3803                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3803                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.049929                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049929                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.188690                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.188690                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.010989                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010989                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.121951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.121951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.111228                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.111228                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.111228                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111228                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data        24000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total        24000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 43099.369085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43099.369085                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         7500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         7500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        14150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        14150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38313.238771                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38313.238771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 38313.238771                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38313.238771                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          273                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          273                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          312                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           67                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1237000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1237000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      2016500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2016500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         4500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         4500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       115500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       115500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3253500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3253500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3253500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3253500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.031559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.010989                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010989                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.121951                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.121951                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.029187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.029187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.029187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18462.686567                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18462.686567                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45829.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45829.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        11550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        11550                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29310.810811                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29310.810811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29310.810811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29310.810811                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               48                       # number of replacements
system.cpu1.icache.tags.tagsinuse           64.486533                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2383                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             8.361404                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    64.486533                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.125950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.125950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             5707                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            5707                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2383                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2383                       # number of overall hits
system.cpu1.icache.overall_hits::total           2383                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          328                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          328                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          328                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           328                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          328                       # number of overall misses
system.cpu1.icache.overall_misses::total          328                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     10471459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10471459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     10471459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10471459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     10471459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10471459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2711                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2711                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2711                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2711                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2711                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.120989                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.120989                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.120989                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.120989                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.120989                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.120989                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 31925.179878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31925.179878                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 31925.179878                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31925.179878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 31925.179878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31925.179878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           43                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           43                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          285                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      8753529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8753529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      8753529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8753529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      8753529                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8753529                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.105127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.105127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.105127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.105127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.105127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.105127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 30714.136842                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30714.136842                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 30714.136842                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30714.136842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 30714.136842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30714.136842                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   3785                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             2422                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              656                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                1126                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                    724                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            64.298401                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    419                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               114                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           18348                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              6574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         17648                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       3785                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              1143                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1368                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          455                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2644                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  257                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             15929                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.286584                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.416049                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    8317     52.21%     52.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     754      4.73%     56.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     834      5.24%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    6024     37.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               15929                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.206290                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.961849                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    5981                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3060                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     6121                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  231                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   536                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 507                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  178                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 16845                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  338                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   536                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    6507                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    385                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2456                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5807                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  238                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 15938                       # Number of instructions processed by rename
system.cpu2.rename.SQFullEvents                   140                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              16802                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                71549                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           17477                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                10529                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6265                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               121                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           120                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      573                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2446                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2105                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              108                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             124                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     14181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                193                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    12462                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              358                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        10544                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            25                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        15929                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.782347                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.996112                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               8852     55.57%     55.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2853     17.91%     73.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3063     19.23%     92.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1161      7.29%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          15929                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    758     25.02%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     25.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  1255     41.42%     66.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1017     33.56%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 8465     67.93%     67.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   3      0.02%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2179     17.49%     85.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1815     14.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 12462                       # Type of FU issued
system.cpu2.iq.rate                          0.679202                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       3030                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.243139                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             44241                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            18770                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        11695                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 15492                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              42                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          803                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          480                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   536                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    294                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   91                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              14394                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              254                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2446                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2105                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               113                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           127                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          419                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 546                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                11939                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2084                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              523                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           20                       # number of nop insts executed
system.cpu2.iew.exec_refs                        3838                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    2190                       # Number of branches executed
system.cpu2.iew.exec_stores                      1754                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.650698                       # Inst execution rate
system.cpu2.iew.wb_sent                         11768                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        11695                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                     5443                       # num instructions producing a value
system.cpu2.iew.wb_consumers                     8964                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.637399                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.607207                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4403                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              508                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        15099                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.661501                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.217475                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        10050     66.56%     66.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2476     16.40%     82.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1273      8.43%     91.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          807      5.34%     96.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          248      1.64%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           85      0.56%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           51      0.34%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           50      0.33%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           59      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        15099                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                8554                       # Number of instructions committed
system.cpu2.commit.committedOps                  9988                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          3267                       # Number of memory references committed
system.cpu2.commit.loads                         1642                       # Number of loads committed
system.cpu2.commit.membars                         75                       # Number of memory barriers committed
system.cpu2.commit.branches                      1837                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                     8600                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 167                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            6718     67.26%     67.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              3      0.03%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1642     16.44%     83.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1625     16.27%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             9988                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                   59                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       29223                       # The number of ROB reads
system.cpu2.rob.rob_writes                      29618                       # The number of ROB writes
system.cpu2.timesIdled                             96                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                       8554                       # Number of Instructions Simulated
system.cpu2.committedOps                         9988                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.144961                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.144961                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.466209                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.466209                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   12298                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   6986                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    41708                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                    5231                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   4930                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   175                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                4                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           24.270987                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               3077                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            37.072289                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    24.270987                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.047404                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.047404                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             7301                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            7301                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         1840                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1840                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1214                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           75                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data           63                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data         3054                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            3054                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         3054                       # number of overall hits
system.cpu2.dcache.overall_hits::total           3054                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           85                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          308                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          308                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            9                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          393                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           393                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          393                       # number of overall misses
system.cpu2.dcache.overall_misses::total          393                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2152490                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2152490                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     13135000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13135000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       150000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       150000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        60000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        60000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     15287490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     15287490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     15287490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     15287490                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         1925                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1925                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1522                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           72                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         3447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         3447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         3447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         3447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.044156                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.044156                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.202365                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.202365                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.114012                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.114012                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.114012                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.114012                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25323.411765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25323.411765                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 42646.103896                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42646.103896                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        25000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        25000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  6666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6666.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38899.465649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38899.465649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 38899.465649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38899.465649                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           22                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          267                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          289                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            9                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          104                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1329508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1329508                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1887000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1887000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        36000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        36000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      3216508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3216508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      3216508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3216508                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.032727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.026938                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026938                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.030171                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030171                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.030171                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.030171                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21103.301587                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21103.301587                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 46024.390244                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46024.390244                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         4000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         4000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 30927.961538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30927.961538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 30927.961538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30927.961538                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements               40                       # number of replacements
system.cpu2.icache.tags.tagsinuse           65.236309                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2314                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             8.445255                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    65.236309                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.127415                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.127415                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.457031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             5562                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            5562                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2314                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2314                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2314                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2314                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2314                       # number of overall hits
system.cpu2.icache.overall_hits::total           2314                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          330                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          330                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           330                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          330                       # number of overall misses
system.cpu2.icache.overall_misses::total          330                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     11848439                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11848439                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     11848439                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11848439                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     11848439                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11848439                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2644                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2644                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2644                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2644                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.124811                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.124811                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.124811                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.124811                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.124811                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.124811                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 35904.360606                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 35904.360606                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 35904.360606                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 35904.360606                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 35904.360606                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 35904.360606                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           56                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           56                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          274                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          274                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      9518052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9518052                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      9518052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9518052                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      9518052                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9518052                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.103631                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.103631                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.103631                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.103631                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.103631                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.103631                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 34737.416058                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34737.416058                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 34737.416058                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34737.416058                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 34737.416058                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34737.416058                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   355.718979                       # Cycle average of tags in use
system.l2.tags.total_refs                         372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.599034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.585901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       233.915492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        63.581270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        28.079156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         3.780159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        21.996751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.780248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.005428                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009476                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2219                       # Number of tag accesses
system.l2.tags.data_accesses                     2219                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 160                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 127                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  19                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     370                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               11                       # number of Writeback hits
system.l2.Writeback_hits::total                    11                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.demand_hits::cpu0.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  127                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                      370                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  17                       # number of overall hits
system.l2.overall_hits::cpu0.data                  22                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 160                       # number of overall hits
system.l2.overall_hits::cpu1.data                  25                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 127                       # number of overall hits
system.l2.overall_hits::cpu2.data                  19                       # number of overall hits
system.l2.overall_hits::total                     370                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               326                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                89                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               147                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                15                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   716                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 245                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                268                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                147                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                 48                       # number of demand (read+write) misses
system.l2.demand_misses::total                    961                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               326                       # number of overall misses
system.l2.overall_misses::cpu0.data               268                       # number of overall misses
system.l2.overall_misses::cpu1.inst               125                       # number of overall misses
system.l2.overall_misses::cpu1.data                47                       # number of overall misses
system.l2.overall_misses::cpu2.inst               147                       # number of overall misses
system.l2.overall_misses::cpu2.data                48                       # number of overall misses
system.l2.overall_misses::total                   961                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17422000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4804000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      6498500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       765500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7626500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       795500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        37912000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      1789500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      1782000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13103000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      6498500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      2555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      2577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51015000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17422000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14335500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      6498500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      2555000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7626500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      2577500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51015000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1086                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           11                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                11                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               245                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              343                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               72                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              274                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               67                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1331                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             343                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              72                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             274                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              67                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1331                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.950437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.801802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.438596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.358974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.536496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.441176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.659300                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.950437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.924138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.438596                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.652778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.536496                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.716418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722014                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.950437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.924138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.438596                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.652778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.536496                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.716418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722014                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53441.717791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.528090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        51988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 54678.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51880.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53033.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52949.720670                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53248.603352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 54227.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data        54000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53481.632653                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53441.717791                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53490.671642                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        51988                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 54361.702128                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51880.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53697.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53085.327784                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53441.717791                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53490.671642                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        51988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 54361.702128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51880.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53697.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53085.327784                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 97                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  97                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 97                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           96                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              619                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           33                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            245                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data            41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              864                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13297500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3502500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      3919000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       595000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3832500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       350500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     25497000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      1381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      1374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10056000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10803500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      1976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      1724500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     35553000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10803500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      1976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      1724500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     35553000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.747748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.336842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.358974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.343066                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.235294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.569982                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.903448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.336842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.652778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.343066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.611940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.649136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.944606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.903448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.336842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.652778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.343066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.611940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.649136                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42198.795181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40822.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        42500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40771.276596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 43812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41190.630048                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        41250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        41250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        40500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        40500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40787.709497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41848.484848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41636.363636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41044.897959                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41234.732824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40822.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 42042.553191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40771.276596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 42060.975610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41149.305556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41041.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41234.732824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40822.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 42042.553191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40771.276596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 42060.975610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41149.305556                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 619                       # Transaction distribution
system.membus.trans_dist::ReadResp                619                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             14                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               245                       # Transaction distribution
system.membus.trans_dist::ReadExResp              245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         1762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        55296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               28                       # Total snoops (count)
system.membus.snoop_fanout::samples              1029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1029                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1474388                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4678000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1147                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1147                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              18                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             35                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        17536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  85888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              92                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1441    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             731500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            515498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            437994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            441971                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            163000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            436948                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            162992                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
