

================================================================
== Vivado HLS Report for 'atsc_viterbi_impl'
================================================================
* Date:           Sun Jul  2 00:07:50 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        atsc_viterbi_impl
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      4.02|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  138919|  138919|  138920|  138920|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |                                   |                        |     Latency     |     Interval    | Pipeline|
        |              Instance             |         Module         |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+
        |grp_atsc_viterbi_impl_work_fu_696  |atsc_viterbi_impl_work  |  125092|  125092|  125092|  125092|   none  |
        +-----------------------------------+------------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  12324|  12324|      1027|          -|          -|    12|    no    |
        | + Loop 1.1  |    832|    832|         2|          1|          1|   832|    yes   |
        | + Loop 1.2  |    191|    191|         1|          1|          1|   191|    yes   |
        |- Loop 2     |   1500|   1500|       125|          -|          -|    12|    no    |
        | + Loop 2.1  |    103|    103|         4|          2|          1|    51|    yes   |
        | + Loop 2.2  |     11|     11|         3|          1|          1|    10|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     295|
|FIFO             |        -|      -|       -|       -|
|Instance         |       73|    102|   40230|   49794|
|Memory           |       34|      -|     128|      12|
|Multiplexer      |        -|      -|       -|     273|
|Register         |        -|      -|     396|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      107|    102|   40754|   50374|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        6|      6|       8|      19|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------------------+------------------------+---------+-------+-------+-------+
    |grp_atsc_viterbi_impl_work_fu_696  |atsc_viterbi_impl_work  |       73|    102|  40230|  49794|
    +-----------------------------------+------------------------+---------+-------+-------+-------+
    |Total                              |                        |       73|    102|  40230|  49794|
    +-----------------------------------+------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                 Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |viterbi_in_data_U        |atsc_viterbi_impl_viterbi_in_data       |       32|   0|   0|  9984|   32|     1|       319488|
    |viterbi_in_pli_flags_U   |atsc_viterbi_impl_viterbi_in_pli_flags  |        0|  32|   3|    12|   16|     1|          192|
    |viterbi_in_pli_segno_U   |atsc_viterbi_impl_viterbi_in_pli_flags  |        0|  32|   3|    12|   16|     1|          192|
    |viterbi_out_pli_flags_U  |atsc_viterbi_impl_viterbi_in_pli_flags  |        0|  32|   3|    12|   16|     1|          192|
    |viterbi_out_pli_segno_U  |atsc_viterbi_impl_viterbi_in_pli_flags  |        0|  32|   3|    12|   16|     1|          192|
    |viterbi_out_data_U       |atsc_viterbi_impl_viterbi_out_data      |        2|   0|   0|  2484|    8|     1|        19872|
    +-------------------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                        |       34| 128|  12| 12516|  104|     6|       340128|
    +-------------------------+----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |count_1_fu_1167_p2           |     +    |      0|  0|  10|          10|           1|
    |count_4_fu_1297_p2           |     +    |      0|  0|  10|          10|           1|
    |i_1_fu_1013_p2               |     +    |      0|  0|   4|           4|           1|
    |i_2_fu_1101_p2               |     +    |      0|  0|   4|           4|           1|
    |indvars_iv_next1_fu_1309_p2  |     +    |      0|  0|  10|          10|           7|
    |indvars_iv_next2_fu_1315_p2  |     +    |      0|  0|  10|          10|           7|
    |j_1_fu_1057_p2               |     +    |      0|  0|  10|          10|           1|
    |j_2_fu_1161_p2               |     +    |      0|  0|   6|           6|           1|
    |j_3_fu_1083_p2               |     +    |      0|  0|  11|          11|           1|
    |next_mul2_fu_1089_p2         |     +    |      0|  0|  12|          12|           8|
    |next_mul_fu_1001_p2          |     +    |      0|  0|  14|          14|          10|
    |tmp_1940_fu_1133_p2          |     +    |      0|  0|  12|          12|           8|
    |tmp_1941_fu_1144_p2          |     +    |      0|  0|  12|          12|           8|
    |tmp_1942_fu_1066_p2          |     +    |      0|  0|  14|          14|          14|
    |tmp_1943_fu_1185_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp_1944_fu_1206_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp_1945_fu_1226_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp_1946_fu_1246_p2          |     +    |      0|  0|  12|          12|          12|
    |tmp_456_fu_1051_p2           |     +    |      0|  0|  10|          10|           2|
    |tmp_458_fu_1285_p2           |     +    |      0|  0|  10|          10|           2|
    |tmp_467_fu_1303_p2           |     +    |      0|  0|  10|          10|           7|
    |tmp_s_fu_1122_p2             |     +    |      0|  0|  12|          12|           8|
    |ap_sig_bdd_225               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_242               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_305               |    and   |      0|  0|   1|           1|           1|
    |in_data_0_vld_out            |    and   |      0|  0|   1|           1|           1|
    |out_data_1_ack_in            |    and   |      0|  0|   1|           1|           1|
    |out_last_V_1_sRdy            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1007_p2         |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_1095_p2         |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_1045_p2         |   icmp   |      0|  0|   4|          10|           9|
    |exitcond4_fu_1155_p2         |   icmp   |      0|  0|   4|          10|          10|
    |exitcond5_fu_1077_p2         |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1291_p2          |   icmp   |      0|  0|   4|          10|          10|
    |ap_sig_bdd_321               |    or    |      0|  0|   1|           1|           1|
    |in_data_0_in_rdy             |    or    |      0|  0|   1|           1|           1|
    |in_last_V_0_in_rdy           |    or    |      0|  0|   1|           1|           1|
    |tmp_461_fu_1196_p2           |    or    |      0|  0|  12|           8|           1|
    |tmp_463_fu_1217_p2           |    or    |      0|  0|  12|           8|           2|
    |tmp_465_fu_1237_p2           |    or    |      0|  0|  12|           8|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 295|         311|         199|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  15|         19|    1|         19|
    |ap_reg_ppiten_pp3_it2           |   1|          2|    1|          2|
    |count_1_in_phi_fu_669_p4        |  10|          2|   10|         20|
    |count_1_in_reg_666              |  10|          2|   10|         20|
    |count_2_reg_687                 |  10|          2|   10|         20|
    |count_3_reg_619                 |  10|          2|   10|         20|
    |count_reg_631                   |  10|          2|   10|         20|
    |i2_reg_643                      |   4|          2|    4|          8|
    |i_reg_561                       |   4|          2|    4|          8|
    |in_data_0_data_out              |  32|          2|   32|         64|
    |in_data_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |in_last_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |indvars_iv_reg_607              |  10|          2|   10|         20|
    |j1_reg_596                      |  11|          2|   11|         22|
    |j3_phi_fu_680_p4                |   6|          2|    6|         12|
    |j3_reg_676                      |   6|          2|    6|         12|
    |j_reg_585                       |  10|          2|   10|         20|
    |out_data_1_data_in              |  32|          5|   32|        160|
    |out_last_V_1_data_in            |   1|          3|    1|          3|
    |phi_mul1_reg_654                |  12|          2|   12|         24|
    |phi_mul_reg_573                 |  14|          2|   14|         28|
    |viterbi_in_data_address0        |  14|          3|   14|         42|
    |viterbi_in_data_ce0             |   1|          3|    1|          3|
    |viterbi_in_pli_flags_address0   |   4|          3|    4|         12|
    |viterbi_in_pli_flags_ce0        |   1|          3|    1|          3|
    |viterbi_in_pli_segno_address0   |   4|          3|    4|         12|
    |viterbi_in_pli_segno_ce0        |   1|          3|    1|          3|
    |viterbi_out_data_address0       |  12|          6|   12|         72|
    |viterbi_out_data_address1       |  12|          4|   12|         48|
    |viterbi_out_data_ce0            |   1|          3|    1|          3|
    |viterbi_out_data_we0            |   1|          2|    1|          2|
    |viterbi_out_pli_flags_address0  |   4|          3|    4|         12|
    |viterbi_out_pli_flags_ce0       |   1|          3|    1|          3|
    |viterbi_out_pli_flags_we0       |   1|          2|    1|          2|
    |viterbi_out_pli_segno_address0  |   4|          3|    4|         12|
    |viterbi_out_pli_segno_ce0       |   1|          3|    1|          3|
    |viterbi_out_pli_segno_we0       |   1|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 273|        114|  259|        742|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  18|   0|   18|          0|
    |ap_reg_ppiten_pp0_it0                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                                    |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_1399_pp2_it1                  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_1454_pp3_it1                   |   1|   0|    1|          0|
    |count_1_in_reg_666                                       |  10|   0|   10|          0|
    |count_1_reg_1408                                         |  10|   0|   10|          0|
    |count_2_reg_687                                          |  10|   0|   10|          0|
    |count_3_reg_619                                          |  10|   0|   10|          0|
    |count_reg_631                                            |  10|   0|   10|          0|
    |exitcond3_reg_1334                                       |   1|   0|    1|          0|
    |exitcond4_reg_1399                                       |   1|   0|    1|          0|
    |exitcond_reg_1454                                        |   1|   0|    1|          0|
    |grp_atsc_viterbi_impl_work_fu_696_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i2_reg_643                                               |   4|   0|    4|          0|
    |i_1_reg_1329                                             |   4|   0|    4|          0|
    |i_2_reg_1364                                             |   4|   0|    4|          0|
    |i_reg_561                                                |   4|   0|    4|          0|
    |in_data_0_areset_d                                       |   1|   0|    1|          0|
    |in_data_0_data_reg                                       |  32|   0|   32|          0|
    |in_data_0_has_vld_data_reg                               |   1|   0|    1|          0|
    |in_data_0_in_rdy                                         |   1|   0|    1|          0|
    |in_last_V_0_has_vld_data_reg                             |   1|   0|    1|          0|
    |in_last_V_0_in_rdy                                       |   1|   0|    1|          0|
    |indvars_iv_next1_reg_1468                                |  10|   0|   10|          0|
    |indvars_iv_next2_reg_1473                                |  10|   0|   10|          0|
    |indvars_iv_reg_607                                       |  10|   0|   10|          0|
    |j1_reg_596                                               |  11|   0|   11|          0|
    |j3_reg_676                                               |   6|   0|    6|          0|
    |j_2_reg_1403                                             |   6|   0|    6|          0|
    |j_reg_585                                                |  10|   0|   10|          0|
    |next_mul2_reg_1356                                       |  12|   0|   12|          0|
    |next_mul_reg_1321                                        |  14|   0|   14|          0|
    |out_data_1_areset_d                                      |   1|   0|    1|          0|
    |out_data_1_data_reg                                      |  32|   0|   32|          0|
    |out_data_1_mVld                                          |   1|   0|    1|          0|
    |out_last_V_1_areset_d                                    |   1|   0|    1|          0|
    |out_last_V_1_data_reg                                    |   1|   0|    1|          0|
    |out_last_V_1_mVld                                        |   1|   0|    1|          0|
    |phi_mul1_reg_654                                         |  12|   0|   12|          0|
    |phi_mul_reg_573                                          |  14|   0|   14|          0|
    |reg_984_0                                                |  32|   0|   32|          0|
    |reg_988                                                  |   8|   0|    8|          0|
    |reg_992                                                  |   8|   0|    8|          0|
    |tmp_456_reg_1338                                         |  10|   0|   10|          0|
    |tmp_459_reg_1413                                         |   6|   0|    8|          2|
    |tmp_467_reg_1463                                         |  10|   0|   10|          0|
    |viterbi_out_data_addr_1_reg_1389                         |  12|   0|   12|          0|
    |viterbi_out_data_addr_2_reg_1394                         |  12|   0|   12|          0|
    |viterbi_out_data_addr_reg_1384                           |  12|   0|   12|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 396|   0|  398|          2|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+------------+-----+-----+--------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none | atsc_viterbi_impl | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none | atsc_viterbi_impl | return value |
|in_TDATA    |  in |   32|     axis     |      in_data      |    pointer   |
|in_TVALID   |  in |    1|     axis     |     in_last_V     |    pointer   |
|in_TREADY   | out |    1|     axis     |     in_last_V     |    pointer   |
|in_TLAST    |  in |    1|     axis     |     in_last_V     |    pointer   |
|out_TDATA   | out |   32|     axis     |      out_data     |    pointer   |
|out_TVALID  | out |    1|     axis     |     out_last_V    |    pointer   |
|out_TREADY  |  in |    1|     axis     |     out_last_V    |    pointer   |
|out_TLAST   | out |    1|     axis     |     out_last_V    |    pointer   |
+------------+-----+-----+--------------+-------------------+--------------+

