FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S019 (3960720) 7/14/2021}
"PAGE_NUMBER" = 3;
0"NC";
1"GND\g";
2"CVCC\g";
3"CVCC\g";
4"T_FFD_CLK_N";
5"UN$3$NB7V52M$I317$R";
6"UN$3$NB7V52M$I317$VTR$1";
7"UN$3$CAPCERSMDCL2$I315$A";
8"T_SFP_P";
9"UN$3$CAPCERSMDCL2$I316$A";
10"T_SFP_N";
11"CVCC\g";
12"CVCC\g";
13"UN$3$NB7V52M$I317$VTCLK";
14"T_FFD_CLK_P";
15"T_FFD_D_N";
16"UN$3$NB7V52M$I317$VTR";
17"T_FFD_D_P";
18"UN$3$NB7V52M$I317$R$1";
19"UN$3$NB7V52M$I317$VTD";
20"GND\g";
21"P3V3\g";
22"GND\g";
%"CAPCERSMDCL2"
"1","(-560,830)","3","cnpassive","I242";
;
CDS_LOCATION"C6"
VALUE"100nF"
LOCATION"C6"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"21;
"B <SIZE-1..0>\NAC"
$PN"2"20;
%"P3V3"
"1","(-940,1030)","0","cnpower","I243";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"21;
%"CAPCERSMDCL2"
"1","(-750,830)","3","cnpassive","I244";
;
CDS_LOCATION"C3"
VALUE"100nF"
LOCATION"C3"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"21;
"B <SIZE-1..0>\NAC"
$PN"2"20;
%"GND"
"1","(-940,540)","0","cnpower","I245";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"20;
%"CAPCERSMDCL2"
"1","(-940,830)","3","cnpassive","I246";
;
CDS_LOCATION"C5"
VALUE"100nF"
LOCATION"C5"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"21;
"B <SIZE-1..0>\NAC"
$PN"2"20;
%"CAPCERSMDCL2"
"1","(-360,830)","3","cnpassive","I247";
;
CDS_LOCATION"C4"
VALUE"100nF"
LOCATION"C4"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"21;
"B <SIZE-1..0>\NAC"
$PN"2"20;
%"CAPCERSMDCL2"
"1","(1010,3400)","1","cnpassive","I299";
;
VOLTAGE"16V_GEN"
VALUE"100NF"
$LOCATION"C7"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C7"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"22;
"B <SIZE-1..0>\NAC"
$PN"2"12;
%"CAPCERSMDCL2"
"1","(1300,3400)","1","cnpassive","I300";
;
VOLTAGE"16V_GEN"
VALUE"100NF"
$LOCATION"C8"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C8"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"22;
"B <SIZE-1..0>\NAC"
$PN"2"12;
%"CVCC"
"1","(1010,3610)","0","cnpower","I301";
;
SIZE"1B"
HDL_POWER"CVCC"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"12;
%"GND"
"1","(1010,3160)","0","cnpower","I302";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"22;
%"RSMD0402"
"2","(-1160,2670)","1","cnpassive","I307";
;
VALUE"150"
$LOCATION"R6"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R6"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"9;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"RSMD0402"
"2","(-1280,2670)","1","cnpassive","I310";
;
VALUE"150"
$LOCATION"R5"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R5"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"7;
"B <SIZE-1..0>\NAC"
$PN"2"3;
%"RSMD0402"
"2","(-2420,2150)","2","cnpassive","I311";
;
$SEC"1"
VALUE"2K"
$LOCATION"R4"
CDS_LOCATION"R4"
CDS_SEC"1"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"18;
"B <SIZE-1..0>\NAC"
$PN"2"11;
%"CVCC"
"1","(-2640,2090)","0","cnpower","I312";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"CVCC"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"11;
%"GND"
"1","(-2880,1900)","0","cnpower","I313";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"1;
%"RSMD0402"
"2","(-2880,2070)","1","cnpassive","I314";
;
$SEC"1"
$LOCATION"R2"
VALUE"2K"
TOL"1%"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_SEC"1"
CDS_LOCATION"R2";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"5;
%"CAPCERSMDCL2"
"1","(-880,2500)","0","cnpassive","I315";
;
$LOCATION"C1"
VALUE"100NF"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"C1"
PACK_TYPE"0402"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN";
"A <SIZE-1..0>\NAC"
$PN"1"7;
"B <SIZE-1..0>\NAC"
$PN"2"8;
%"CAPCERSMDCL2"
"1","(-770,2410)","0","cnpassive","I316";
;
VALUE"100NF"
$LOCATION"C2"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C2"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"9;
"B <SIZE-1..0>\NAC"
$PN"2"10;
%"NB7V52M"
"1","(-1700,2450)","0","cnlinear","I317";
;
CDS_LOCATION"IC3"
CDS_SEC"1"
$SEC"1"
$LOCATION"IC3"
TYPE"NB7V52MMNG"
POWER_GROUP"VCC=CVCC;VEE=GND"
PACK_TYPE"QFN"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cnlinear";
"Q"
$PN"11"7;
"Q* \B"
$PN"10"9;
"D* \B"
$PN"3"15;
"VTD"
$PN"1"19;
"D"
$PN"2"17;
"VTR"
$PN"13"6;
"R"
$PN"14"5;
"R* \B"
$PN"15"18;
"VTR* \B"
$PN"16"16;
"VTD* \B"
$PN"4"19;
"VTCLK"
$PN"5"13;
"CLK"
$PN"6"14;
"CLK* \B"
$PN"7"4;
"VTCLK* \B"
$PN"8"13;
%"RSMD0402"
"2","(-2140,1990)","0","cnpassive","I319";
;
CDS_LOCATION"R3"
CDS_SEC"1"
$SEC"1"
TOL"1%"
VALUE"220"
$LOCATION"R3"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"16;
%"CVCC"
"1","(-1280,2860)","0","cnpower","I320";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"CVCC"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"3;
%"CVCC"
"1","(-1160,2860)","0","cnpower","I321";
;
SIZE"1B"
HDL_POWER"CVCC"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"2;
END.
