<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDTSET, LDTSETA, LDTSETAL, LDTSETL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDTSET, LDTSETA, LDTSETAL, LDTSETL</h2><p>Atomic bit set unprivileged</p>
      <p class="aml">This instruction atomically loads a 32-bit word or
64-bit doubleword from memory, performs a
bitwise OR with the value held in a register on
it, and stores the result back to memory.
The value initially loaded from memory is returned in the destination register.</p>
      <ul>
        <li>
          If the destination register is not one of WZR, or
        XZR, <span class="asm-code">LDTSETA</span> and <span class="asm-code">LDTSETAL</span> load from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">LDTSETL</span> and <span class="asm-code">LDTSETAL</span> store to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">LDTSET</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <p class="aml">For more information about memory ordering semantics, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEIHCHEF">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
      <p class="aml">Explicit Memory  effects produced by the instruction behave as if the instruction was
  executed at EL0 if the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a> of
  PSTATE.UAO is 0 and either:</p>
      <ul>
        <li>
          The instruction is executed at EL1.
        </li>
        <li>
          The instruction is executed at EL2 when the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a>
  of HCR_EL2().{E2H, TGE} is '11'.
        </li>
      </ul>
      <p class="aml">Otherwise, the Explicit Memory  effects operate with the restrictions determined by
  the Exception level at which the instruction is executed.</p>
    <p class="desc">This instruction is used by the alias <a href="sttset_ldtset.html" title="Atomic bit set unprivileged, without return">STTSET, STTSETL</a>.</p>
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_LSUI)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">0</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td/><td colspan="6"/><td/><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit no memory ordering variant
            </h4><a id="LDTSET_32_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; A == 0 &amp;&amp; R == 0)</span><p class="asm-code">LDTSET  <a href="#WsOrWZR" title="Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#WtOrWZR__2" title="Is the 32-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit acquire variant
            </h4><a id="LDTSETA_32_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; A == 1 &amp;&amp; R == 0)</span><p class="asm-code">LDTSETA  <a href="#WsOrWZR" title="Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#WtOrWZR__2" title="Is the 32-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit acquire-release variant
            </h4><a id="LDTSETAL_32_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; A == 1 &amp;&amp; R == 1)</span><p class="asm-code">LDTSETAL  <a href="#WsOrWZR" title="Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#WtOrWZR__2" title="Is the 32-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 32-bit release variant
            </h4><a id="LDTSETL_32_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 0 &amp;&amp; A == 0 &amp;&amp; R == 1)</span><p class="asm-code">LDTSETL  <a href="#WsOrWZR" title="Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Ws&gt;</a>, <a href="#WtOrWZR__2" title="Is the 32-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Wt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit no memory ordering variant
            </h4><a id="LDTSET_64_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; A == 0 &amp;&amp; R == 0)</span><p class="asm-code">LDTSET  <a href="#XsOrXZR__2" title="Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit acquire variant
            </h4><a id="LDTSETA_64_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; A == 1 &amp;&amp; R == 0)</span><p class="asm-code">LDTSETA  <a href="#XsOrXZR__2" title="Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit acquire-release variant
            </h4><a id="LDTSETAL_64_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; A == 1 &amp;&amp; R == 1)</span><p class="asm-code">LDTSETAL  <a href="#XsOrXZR__2" title="Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the 64-bit release variant
            </h4><a id="LDTSETL_64_memop_unpriv"/>
        Applies when
        <span class="bitdiff"> (sz == 1 &amp;&amp; A == 0 &amp;&amp; R == 1)</span><p class="asm-code">LDTSETL  <a href="#XsOrXZR__2" title="Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSUI) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let s : integer{} = UInt(Rs);
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);

let datasize : integer{} = 32 &lt;&lt; UInt(sz);
let regsize : integer{} = if datasize == 64 then 64 else 32;

let acquire : boolean = A == '1' &amp;&amp; Rt != '11111';
let release : boolean = R == '1';
let tagchecked : boolean = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ws&gt;</td><td><a id="WsOrWZR"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wt&gt;</td><td><a id="WtOrWZR__2"/>
        
          <p class="aml">Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="XsOrXZR__2"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="XtOrXZR__8"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><h3 class="aliastable" id="">Alias Conditions</h3><table class="aliastable"><thead><tr><th>Alias</th><th>Is preferred when</th></tr></thead><tbody><tr><td><a href="sttset_ldtset.html" title="Atomic bit set unprivileged, without return">STTSET, STTSETL</a></td><td class="notfirst"><span class="pseudocode">A == '0' &amp;&amp; Rt == '11111'</span></td></tr></tbody></table>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">var address : bits(64);

let privileged : boolean = <a href="shared_pseudocode.html#func_AArch64_IsUnprivAccessPriv_0" title="">AArch64_IsUnprivAccessPriv</a>();
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescAtomicOp_7" title="">CreateAccDescAtomicOp</a>(<a href="shared_pseudocode.html#enum_MemAtomicOp_ORR" title="">MemAtomicOp_ORR</a>, acquire, release,
                                                       tagchecked, privileged, t, s);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

let comparevalue : bits(datasize) = ARBITRARY : bits(datasize); // Irrelevant when not executing CAS
let value : bits(datasize) = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(s);
let data : bits(datasize) = MemAtomic{}(address, comparevalue, value, accdesc);

if t != 31 then
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{regsize}(t) = ZeroExtend{regsize}(data);
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
