{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 23:40:12 2018 " "Processing started: Mon Jul 30 23:40:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532986812648 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532986813524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/7_uart_tx_machine/source/uart_tx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/7_uart_tx_machine/source/uart_tx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_MACHINE-RTL " "Found design unit 1: UART_TX_MACHINE-RTL" {  } { { "../VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_MACHINE " "Found entity 1: UART_TX_MACHINE" {  } { { "../VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/7_UART_TX_MACHINE/Source/UART_TX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/6_uart_rx_machine/source/uart_rx_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/6_uart_rx_machine/source/uart_rx_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_MACHINE-RTL " "Found design unit 1: UART_RX_MACHINE-RTL" {  } { { "../VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_MACHINE " "Found entity 1: UART_RX_MACHINE" {  } { { "../VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/6_UART_RX_MACHINE/Source/UART_RX_MACHINE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/5_discrete_comm_arduino/source/discrete_comm_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/5_discrete_comm_arduino/source/discrete_comm_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISCRETE_COMM_ARDUINO-RTL " "Found design unit 1: DISCRETE_COMM_ARDUINO-RTL" {  } { { "../VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISCRETE_COMM_ARDUINO " "Found entity 1: DISCRETE_COMM_ARDUINO" {  } { { "../VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/5_DISCRETE_COMM_ARDUINO/Source/DISCRETE_COMM_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/4_uart_arduino/source/uart_arduino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/4_uart_arduino/source/uart_arduino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_ARDUINO-RTL " "Found design unit 1: UART_ARDUINO-RTL" {  } { { "../VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_ARDUINO " "Found entity 1: UART_ARDUINO" {  } { { "../VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/4_UART_ARDUINO/Source/UART_ARDUINO.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/3_uart_bluetooth/source/uart_bluetooth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_BLUETOOTH-RTL " "Found design unit 1: UART_BLUETOOTH-RTL" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_BLUETOOTH " "Found entity 1: UART_BLUETOOTH" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/2_main_processor/source/main_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/2_main_processor/source/main_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN_PROCESSOR-RTL " "Found design unit 1: MAIN_PROCESSOR-RTL" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN_PROCESSOR " "Found entity 1: MAIN_PROCESSOR" {  } { { "../VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/2_MAIN_PROCESSOR/Source/MAIN_PROCESSOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/1_fpga_main_module/source/fpga_main_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/1_fpga_main_module/source/fpga_main_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE-TOP " "Found design unit 1: FPGA_MAIN_MODULE-TOP" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MAIN_MODULE " "Found entity 1: FPGA_MAIN_MODULE" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/rs232_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/rs232_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_Package " "Found design unit 1: RS232_Package" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/RS232_Package.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RS232_Package-body " "Found design unit 2: RS232_Package-body" {  } { { "../VHDL/0_Packages/RS232_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/RS232_Package.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/fpga_main_module_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/pedro/dropbox/doctorado/2_fpga/firmware_v3/vhdl/0_packages/fpga_main_module_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_MAIN_MODULE_Package " "Found design unit 1: FPGA_MAIN_MODULE_Package" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPGA_MAIN_MODULE_Package-body " "Found design unit 2: FPGA_MAIN_MODULE_Package-body" {  } { { "../VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/0_Packages/FPGA_MAIN_MODULE_Package.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532986814090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MAIN_MODULE " "Elaborating entity \"FPGA_MAIN_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532986814143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_PROCESSOR MAIN_PROCESSOR:INST_MAIN_PROCESSOR " "Elaborating entity \"MAIN_PROCESSOR\" for hierarchy \"MAIN_PROCESSOR:INST_MAIN_PROCESSOR\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_MAIN_PROCESSOR" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BLUETOOTH UART_BLUETOOTH:INST_UART_BLUETOOTH " "Elaborating entity \"UART_BLUETOOTH\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_BLUETOOTH" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE " "Elaborating entity \"UART_RX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_RX_MACHINE:INST_UART_RX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_RX_MACHINE" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX_MACHINE UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE " "Elaborating entity \"UART_TX_MACHINE\" for hierarchy \"UART_BLUETOOTH:INST_UART_BLUETOOTH\|UART_TX_MACHINE:INST_UART_TX_MACHINE\"" {  } { { "../VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" "INST_UART_TX_MACHINE" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/3_UART_BLUETOOTH/Source/UART_BLUETOOTH.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_ARDUINO UART_ARDUINO:INST_UART_ARDUINO_1 " "Elaborating entity \"UART_ARDUINO\" for hierarchy \"UART_ARDUINO:INST_UART_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_UART_ARDUINO_1" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISCRETE_COMM_ARDUINO DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1 " "Elaborating entity \"DISCRETE_COMM_ARDUINO\" for hierarchy \"DISCRETE_COMM_ARDUINO:INST_DISCRETE_COMM_ARDUINO_1\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "INST_DISCRETE_COMM_ARDUINO_1" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532986814449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532986819182 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819182 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_8 " "No output dependent on input pin \"USER_IO_8\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_21 " "No output dependent on input pin \"USER_IO_21\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_21"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_22 " "No output dependent on input pin \"USER_IO_22\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_22"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_26 " "No output dependent on input pin \"USER_IO_26\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_26"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_27 " "No output dependent on input pin \"USER_IO_27\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_30 " "No output dependent on input pin \"USER_IO_30\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_30"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_44 " "No output dependent on input pin \"USER_IO_44\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_44"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_47 " "No output dependent on input pin \"USER_IO_47\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_47"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_48 " "No output dependent on input pin \"USER_IO_48\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 76 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_48"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_53 " "No output dependent on input pin \"USER_IO_53\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_53"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_55 " "No output dependent on input pin \"USER_IO_55\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_55"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_57 " "No output dependent on input pin \"USER_IO_57\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_57"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_63 " "No output dependent on input pin \"USER_IO_63\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_63"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_64 " "No output dependent on input pin \"USER_IO_64\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_64"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_65 " "No output dependent on input pin \"USER_IO_65\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_65"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_67 " "No output dependent on input pin \"USER_IO_67\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_67"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_69 " "No output dependent on input pin \"USER_IO_69\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_69"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_70 " "No output dependent on input pin \"USER_IO_70\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_70"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_71 " "No output dependent on input pin \"USER_IO_71\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_71"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_72 " "No output dependent on input pin \"USER_IO_72\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_72"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_79 " "No output dependent on input pin \"USER_IO_79\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_79"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_80 " "No output dependent on input pin \"USER_IO_80\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_80"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_81 " "No output dependent on input pin \"USER_IO_81\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_81"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_86 " "No output dependent on input pin \"USER_IO_86\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_86"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_89 " "No output dependent on input pin \"USER_IO_89\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_89"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_90 " "No output dependent on input pin \"USER_IO_90\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_90"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_91 " "No output dependent on input pin \"USER_IO_91\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_91"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_96 " "No output dependent on input pin \"USER_IO_96\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_96"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_97 " "No output dependent on input pin \"USER_IO_97\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_97"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_99 " "No output dependent on input pin \"USER_IO_99\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_99"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_100 " "No output dependent on input pin \"USER_IO_100\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_101 " "No output dependent on input pin \"USER_IO_101\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_101"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_112 " "No output dependent on input pin \"USER_IO_112\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_112"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_118 " "No output dependent on input pin \"USER_IO_118\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_118"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_120 " "No output dependent on input pin \"USER_IO_120\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_120"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_121 " "No output dependent on input pin \"USER_IO_121\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_121"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_126 " "No output dependent on input pin \"USER_IO_126\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_126"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_129 " "No output dependent on input pin \"USER_IO_129\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_129"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_132 " "No output dependent on input pin \"USER_IO_132\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_132"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_136 " "No output dependent on input pin \"USER_IO_136\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_136"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_137 " "No output dependent on input pin \"USER_IO_137\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_137"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_139 " "No output dependent on input pin \"USER_IO_139\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_139"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_IO_141 " "No output dependent on input pin \"USER_IO_141\"" {  } { { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532986819372 "|FPGA_MAIN_MODULE|USER_IO_141"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532986819372 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1062 " "Implemented 1062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532986819375 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532986819375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "976 " "Implemented 976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532986819375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532986819375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 23:40:19 2018 " "Processing ended: Mon Jul 30 23:40:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532986819404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532986820684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532986820685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 23:40:20 2018 " "Processing started: Mon Jul 30 23:40:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532986820685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1532986820685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1532986820685 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1532986820836 ""}
{ "Info" "0" "" "Project  = FPGA_MAIN_MODULE" {  } {  } 0 0 "Project  = FPGA_MAIN_MODULE" 0 0 "Fitter" 0 0 1532986820837 ""}
{ "Info" "0" "" "Revision = FPGA_MAIN_MODULE" {  } {  } 0 0 "Revision = FPGA_MAIN_MODULE" 0 0 "Fitter" 0 0 1532986820837 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1532986820992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_MAIN_MODULE EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"FPGA_MAIN_MODULE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1532986821012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532986821041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532986821041 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1532986821167 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1532986821177 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532986821403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532986821403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532986821403 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1532986821403 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/" { { 0 { 0 ""} 0 1910 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532986821406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/" { { 0 { 0 ""} 0 1911 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532986821406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/" { { 0 { 0 ""} 0 1912 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532986821406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1532986821406 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_MAIN_MODULE.sdc " "Reading SDC File: 'FPGA_MAIN_MODULE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1532986821622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1532986821636 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1532986821636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1532986821636 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50MHZ " "  20.000    CLK_50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1532986821636 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1532986821636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHZ (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK_50MHZ (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532986821705 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "../VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" "" { Text "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/VHDL/1_FPGA_MAIN_MODULE/Source/FPGA_MAIN_MODULE.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532986821705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1532986821832 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532986821834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532986821834 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532986821836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532986821839 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1532986821840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1532986821841 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1532986821842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1532986821876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1532986821878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1532986821878 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532986821933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1532986822359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532986822864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1532986822880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1532986823171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532986823171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1532986823345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1532986823998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1532986823998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532986824071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1532986824073 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1532986824073 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1532986824073 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1532986824094 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532986824098 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nRESET_AR1 0 " "Pin \"nRESET_AR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nRESET_AR2 0 " "Pin \"nRESET_AR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nRESET_AR3 0 " "Pin \"nRESET_AR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nRESET_AR4 0 " "Pin \"nRESET_AR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_2 0 " "Pin \"LED_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_4 0 " "Pin \"LED_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_5 0 " "Pin \"LED_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_BT_TX 0 " "Pin \"UART_BT_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_AR1_TX 0 " "Pin \"UART_AR1_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_AR2_TX 0 " "Pin \"UART_AR2_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_AR3_TX 0 " "Pin \"UART_AR3_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_AR4_TX 0 " "Pin \"UART_AR4_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_1_AR1_D8 0 " "Pin \"DISC_OUT_1_AR1_D8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_2_AR1_D12 0 " "Pin \"DISC_OUT_2_AR1_D12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_3_AR1_D13 0 " "Pin \"DISC_OUT_3_AR1_D13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_1_AR2_D8 0 " "Pin \"DISC_OUT_1_AR2_D8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_2_AR2_D12 0 " "Pin \"DISC_OUT_2_AR2_D12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_3_AR2_D13 0 " "Pin \"DISC_OUT_3_AR2_D13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_1_AR3_D8 0 " "Pin \"DISC_OUT_1_AR3_D8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_2_AR3_D12 0 " "Pin \"DISC_OUT_2_AR3_D12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_3_AR3_D13 0 " "Pin \"DISC_OUT_3_AR3_D13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_1_AR4_D8 0 " "Pin \"DISC_OUT_1_AR4_D8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_2_AR4_D12 0 " "Pin \"DISC_OUT_2_AR4_D12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DISC_OUT_3_AR4_D13 0 " "Pin \"DISC_OUT_3_AR4_D13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532986824125 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1532986824125 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532986824373 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532986824433 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532986824704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532986824838 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1532986824909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/output_files/FPGA_MAIN_MODULE.fit.smsg " "Generated suppressed messages file C:/Users/pedro/Dropbox/Doctorado/2_FPGA/Firmware_v3/FPGA_MAIN_MODULE/output_files/FPGA_MAIN_MODULE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1532986825035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532986825709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 23:40:25 2018 " "Processing ended: Mon Jul 30 23:40:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532986825709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532986825709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532986825709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1532986825709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1532986826775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532986826776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 23:40:26 2018 " "Processing started: Mon Jul 30 23:40:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532986826776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1532986826776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1532986826776 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1532986827418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1532986827472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532986827936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 23:40:27 2018 " "Processing ended: Mon Jul 30 23:40:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532986827936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532986827936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532986827936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1532986827936 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1532986828536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1532986829223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 23:40:28 2018 " "Processing started: Mon Jul 30 23:40:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532986829224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532986829224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE " "Command: quartus_sta FPGA_MAIN_MODULE -c FPGA_MAIN_MODULE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532986829224 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1532986829380 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532986829587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532986829611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532986829611 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_MAIN_MODULE.sdc " "Reading SDC File: 'FPGA_MAIN_MODULE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1532986829893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1532986829909 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1532986829947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.744 " "Worst-case setup slack is 11.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.744         0.000 CLK_50MHZ  " "   11.744         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986829986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CLK_50MHZ  " "    0.499         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986829992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986829992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532986829995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532986829997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.758 " "Worst-case minimum pulse width slack is 8.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758         0.000 CLK_50MHZ  " "    8.758         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986830000 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1532986830068 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1532986830070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.253 " "Worst-case setup slack is 17.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.253         0.000 CLK_50MHZ  " "   17.253         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986830109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK_50MHZ  " "    0.215         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986830117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532986830121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1532986830126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLK_50MHZ  " "    9.000         0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532986830164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532986830164 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1532986830288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532986830351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532986830353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532986830427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 23:40:30 2018 " "Processing ended: Mon Jul 30 23:40:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532986830427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532986830427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532986830427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532986830427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532986831096 ""}
