{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523540087303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523540087303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 10:34:46 2018 " "Processing started: Thu Apr 12 10:34:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523540087303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523540087303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GCD -c GCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off GCD -c GCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523540087304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1523540088750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmsan/dropbox/ita/ea-21 circuitos digitais - vhdl/gcd/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmsan/dropbox/ita/ea-21 circuitos digitais - vhdl/gcd/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-comportamento " "Found design unit 1: datapath-comportamento" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523540090225 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523540090225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523540090225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmsan/dropbox/ita/ea-21 circuitos digitais - vhdl/gcd/controlador_mdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmsan/dropbox/ita/ea-21 circuitos digitais - vhdl/gcd/controlador_mdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_mdc-mef " "Found design unit 1: controlador_mdc-mef" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/controlador_mdc.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/controlador_mdc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523540090231 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_mdc " "Found entity 1: controlador_mdc" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/controlador_mdc.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/controlador_mdc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523540090231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523540090231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "GCD.bdf" "" { Schematic "C:/altera/13.1/data_gcd/GCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523540090271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523540090271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GCD " "Elaborating entity \"GCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523540091705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_mdc controlador_mdc:control " "Elaborating entity \"controlador_mdc\" for hierarchy \"controlador_mdc:control\"" {  } { { "GCD.bdf" "control" { Schematic "C:/altera/13.1/data_gcd/GCD.bdf" { { 184 312 480 328 "control" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523540092474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datap " "Elaborating entity \"datapath\" for hierarchy \"datapath:datap\"" {  } { { "GCD.bdf" "datap" { Schematic "C:/altera/13.1/data_gcd/GCD.bdf" { { 152 616 800 328 "datap" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523540092573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST datapath.vhd(32) " "VHDL Process Statement warning at datapath.vhd(32): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523540092615 "|GCD|datapath:datap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_regA datapath.vhd(36) " "VHDL Process Statement warning at datapath.vhd(36): signal \"out_regA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523540092616 "|GCD|datapath:datap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST datapath.vhd(43) " "VHDL Process Statement warning at datapath.vhd(43): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523540092616 "|GCD|datapath:datap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_regB datapath.vhd(47) " "VHDL Process Statement warning at datapath.vhd(47): signal \"out_regB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" "" { Text "C:/Users/lmsan/Dropbox/ITA/EA-21 Circuitos Digitais - VHDL/GCD/datapath.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523540092617 "|GCD|datapath:datap"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1523540096352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523540097961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523540097961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523540099643 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523540099643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523540099643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523540099643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523540099911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 10:34:59 2018 " "Processing ended: Thu Apr 12 10:34:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523540099911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523540099911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523540099911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523540099911 ""}
