<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › cs4231-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cs4231-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_CS4231_REGS_H</span>
<span class="cp">#define __SOUND_CS4231_REGS_H</span>

<span class="cm">/*</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;</span>
<span class="cm"> *  Definitions for CS4231 &amp; InterWave chips &amp; compatible chips registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* IO ports */</span>

<span class="cp">#define CS4231P(x)		(c_d_c_CS4231##x)</span>

<span class="cp">#define c_d_c_CS4231REGSEL	0</span>
<span class="cp">#define c_d_c_CS4231REG		1</span>
<span class="cp">#define c_d_c_CS4231STATUS	2</span>
<span class="cp">#define c_d_c_CS4231PIO		3</span>

<span class="cm">/* codec registers */</span>

<span class="cp">#define CS4231_LEFT_INPUT	0x00	</span><span class="cm">/* left input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_RIGHT_INPUT	0x01	</span><span class="cm">/* right input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_AUX1_LEFT_INPUT	0x02	</span><span class="cm">/* left AUX1 input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_AUX1_RIGHT_INPUT	0x03	</span><span class="cm">/* right AUX1 input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_AUX2_LEFT_INPUT	0x04	</span><span class="cm">/* left AUX2 input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_AUX2_RIGHT_INPUT	0x05	</span><span class="cm">/* right AUX2 input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_LEFT_OUTPUT	0x06	</span><span class="cm">/* left output control register */</span><span class="cp"></span>
<span class="cp">#define CS4231_RIGHT_OUTPUT	0x07	</span><span class="cm">/* right output control register */</span><span class="cp"></span>
<span class="cp">#define CS4231_PLAYBK_FORMAT	0x08	</span><span class="cm">/* clock and data format - playback - bits 7-0 MCE */</span><span class="cp"></span>
<span class="cp">#define CS4231_IFACE_CTRL	0x09	</span><span class="cm">/* interface control - bits 7-2 MCE */</span><span class="cp"></span>
<span class="cp">#define CS4231_PIN_CTRL		0x0a	</span><span class="cm">/* pin control */</span><span class="cp"></span>
<span class="cp">#define CS4231_TEST_INIT	0x0b	</span><span class="cm">/* test and initialization */</span><span class="cp"></span>
<span class="cp">#define CS4231_MISC_INFO	0x0c	</span><span class="cm">/* miscellaneous information */</span><span class="cp"></span>
<span class="cp">#define CS4231_LOOPBACK		0x0d	</span><span class="cm">/* loopback control */</span><span class="cp"></span>
<span class="cp">#define CS4231_PLY_UPR_CNT	0x0e	</span><span class="cm">/* playback upper base count */</span><span class="cp"></span>
<span class="cp">#define CS4231_PLY_LWR_CNT	0x0f	</span><span class="cm">/* playback lower base count */</span><span class="cp"></span>
<span class="cp">#define CS4231_ALT_FEATURE_1	0x10	</span><span class="cm">/* alternate #1 feature enable */</span><span class="cp"></span>
<span class="cp">#define AD1845_AF1_MIC_LEFT	0x10	</span><span class="cm">/* alternate #1 feature + MIC left */</span><span class="cp"></span>
<span class="cp">#define CS4231_ALT_FEATURE_2	0x11	</span><span class="cm">/* alternate #2 feature enable */</span><span class="cp"></span>
<span class="cp">#define AD1845_AF2_MIC_RIGHT	0x11	</span><span class="cm">/* alternate #2 feature + MIC right */</span><span class="cp"></span>
<span class="cp">#define CS4231_LEFT_LINE_IN	0x12	</span><span class="cm">/* left line input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_RIGHT_LINE_IN	0x13	</span><span class="cm">/* right line input control */</span><span class="cp"></span>
<span class="cp">#define CS4231_TIMER_LOW	0x14	</span><span class="cm">/* timer low byte */</span><span class="cp"></span>
<span class="cp">#define CS4231_TIMER_HIGH	0x15	</span><span class="cm">/* timer high byte */</span><span class="cp"></span>
<span class="cp">#define CS4231_LEFT_MIC_INPUT	0x16	</span><span class="cm">/* left MIC input control register (InterWave only) */</span><span class="cp"></span>
<span class="cp">#define AD1845_UPR_FREQ_SEL	0x16	</span><span class="cm">/* upper byte of frequency select */</span><span class="cp"></span>
<span class="cp">#define CS4231_RIGHT_MIC_INPUT	0x17	</span><span class="cm">/* right MIC input control register (InterWave only) */</span><span class="cp"></span>
<span class="cp">#define AD1845_LWR_FREQ_SEL	0x17	</span><span class="cm">/* lower byte of frequency select */</span><span class="cp"></span>
<span class="cp">#define CS4236_EXT_REG		0x17	</span><span class="cm">/* extended register access */</span><span class="cp"></span>
<span class="cp">#define CS4231_IRQ_STATUS	0x18	</span><span class="cm">/* irq status register */</span><span class="cp"></span>
<span class="cp">#define CS4231_LINE_LEFT_OUTPUT	0x19	</span><span class="cm">/* left line output control register (InterWave only) */</span><span class="cp"></span>
<span class="cp">#define CS4231_VERSION		0x19	</span><span class="cm">/* CS4231(A) - version values */</span><span class="cp"></span>
<span class="cp">#define CS4231_MONO_CTRL	0x1a	</span><span class="cm">/* mono input/output control */</span><span class="cp"></span>
<span class="cp">#define CS4231_LINE_RIGHT_OUTPUT 0x1b	</span><span class="cm">/* right line output control register (InterWave only) */</span><span class="cp"></span>
<span class="cp">#define AD1845_PWR_DOWN		0x1b	</span><span class="cm">/* power down control */</span><span class="cp"></span>
<span class="cp">#define CS4235_LEFT_MASTER	0x1b	</span><span class="cm">/* left master output control */</span><span class="cp"></span>
<span class="cp">#define CS4231_REC_FORMAT	0x1c	</span><span class="cm">/* clock and data format - record - bits 7-0 MCE */</span><span class="cp"></span>
<span class="cp">#define AD1845_CLOCK		0x1d	</span><span class="cm">/* crystal clock select and total power down */</span><span class="cp"></span>
<span class="cp">#define CS4235_RIGHT_MASTER	0x1d	</span><span class="cm">/* right master output control */</span><span class="cp"></span>
<span class="cp">#define CS4231_REC_UPR_CNT	0x1e	</span><span class="cm">/* record upper count */</span><span class="cp"></span>
<span class="cp">#define CS4231_REC_LWR_CNT	0x1f	</span><span class="cm">/* record lower count */</span><span class="cp"></span>

<span class="cm">/* definitions for codec register select port - CODECP( REGSEL ) */</span>

<span class="cp">#define CS4231_INIT		0x80	</span><span class="cm">/* CODEC is initializing */</span><span class="cp"></span>
<span class="cp">#define CS4231_MCE		0x40	</span><span class="cm">/* mode change enable */</span><span class="cp"></span>
<span class="cp">#define CS4231_TRD		0x20	</span><span class="cm">/* transfer request disable */</span><span class="cp"></span>

<span class="cm">/* definitions for codec status register - CODECP( STATUS ) */</span>

<span class="cp">#define CS4231_GLOBALIRQ	0x01	</span><span class="cm">/* IRQ is active */</span><span class="cp"></span>

<span class="cm">/* definitions for codec irq status */</span>

<span class="cp">#define CS4231_PLAYBACK_IRQ	0x10</span>
<span class="cp">#define CS4231_RECORD_IRQ	0x20</span>
<span class="cp">#define CS4231_TIMER_IRQ	0x40</span>
<span class="cp">#define CS4231_ALL_IRQS		0x70</span>
<span class="cp">#define CS4231_REC_UNDERRUN	0x08</span>
<span class="cp">#define CS4231_REC_OVERRUN	0x04</span>
<span class="cp">#define CS4231_PLY_OVERRUN	0x02</span>
<span class="cp">#define CS4231_PLY_UNDERRUN	0x01</span>

<span class="cm">/* definitions for CS4231_LEFT_INPUT and CS4231_RIGHT_INPUT registers */</span>

<span class="cp">#define CS4231_ENABLE_MIC_GAIN	0x20</span>

<span class="cp">#define CS4231_MIXS_LINE	0x00</span>
<span class="cp">#define CS4231_MIXS_AUX1	0x40</span>
<span class="cp">#define CS4231_MIXS_MIC		0x80</span>
<span class="cp">#define CS4231_MIXS_ALL		0xc0</span>

<span class="cm">/* definitions for clock and data format register - CS4231_PLAYBK_FORMAT */</span>

<span class="cp">#define CS4231_LINEAR_8		0x00	</span><span class="cm">/* 8-bit unsigned data */</span><span class="cp"></span>
<span class="cp">#define CS4231_ALAW_8		0x60	</span><span class="cm">/* 8-bit A-law companded */</span><span class="cp"></span>
<span class="cp">#define CS4231_ULAW_8		0x20	</span><span class="cm">/* 8-bit U-law companded */</span><span class="cp"></span>
<span class="cp">#define CS4231_LINEAR_16	0x40	</span><span class="cm">/* 16-bit twos complement data - little endian */</span><span class="cp"></span>
<span class="cp">#define CS4231_LINEAR_16_BIG	0xc0	</span><span class="cm">/* 16-bit twos complement data - big endian */</span><span class="cp"></span>
<span class="cp">#define CS4231_ADPCM_16		0xa0	</span><span class="cm">/* 16-bit ADPCM */</span><span class="cp"></span>
<span class="cp">#define CS4231_STEREO		0x10	</span><span class="cm">/* stereo mode */</span><span class="cp"></span>
<span class="cm">/* bits 3-1 define frequency divisor */</span>
<span class="cp">#define CS4231_XTAL1		0x00	</span><span class="cm">/* 24.576 crystal */</span><span class="cp"></span>
<span class="cp">#define CS4231_XTAL2		0x01	</span><span class="cm">/* 16.9344 crystal */</span><span class="cp"></span>

<span class="cm">/* definitions for interface control register - CS4231_IFACE_CTRL */</span>

<span class="cp">#define CS4231_RECORD_PIO	0x80	</span><span class="cm">/* record PIO enable */</span><span class="cp"></span>
<span class="cp">#define CS4231_PLAYBACK_PIO	0x40	</span><span class="cm">/* playback PIO enable */</span><span class="cp"></span>
<span class="cp">#define CS4231_CALIB_MODE	0x18	</span><span class="cm">/* calibration mode bits */</span><span class="cp"></span>
<span class="cp">#define CS4231_AUTOCALIB	0x08	</span><span class="cm">/* auto calibrate */</span><span class="cp"></span>
<span class="cp">#define CS4231_SINGLE_DMA	0x04	</span><span class="cm">/* use single DMA channel */</span><span class="cp"></span>
<span class="cp">#define CS4231_RECORD_ENABLE	0x02	</span><span class="cm">/* record enable */</span><span class="cp"></span>
<span class="cp">#define CS4231_PLAYBACK_ENABLE	0x01	</span><span class="cm">/* playback enable */</span><span class="cp"></span>

<span class="cm">/* definitions for pin control register - CS4231_PIN_CTRL */</span>

<span class="cp">#define CS4231_IRQ_ENABLE	0x02	</span><span class="cm">/* enable IRQ */</span><span class="cp"></span>
<span class="cp">#define CS4231_XCTL1		0x40	</span><span class="cm">/* external control #1 */</span><span class="cp"></span>
<span class="cp">#define CS4231_XCTL0		0x80	</span><span class="cm">/* external control #0 */</span><span class="cp"></span>

<span class="cm">/* definitions for test and init register - CS4231_TEST_INIT */</span>

<span class="cp">#define CS4231_CALIB_IN_PROGRESS 0x20	</span><span class="cm">/* auto calibrate in progress */</span><span class="cp"></span>
<span class="cp">#define CS4231_DMA_REQUEST	0x10	</span><span class="cm">/* DMA request in progress */</span><span class="cp"></span>

<span class="cm">/* definitions for misc control register - CS4231_MISC_INFO */</span>

<span class="cp">#define CS4231_MODE2		0x40	</span><span class="cm">/* MODE 2 */</span><span class="cp"></span>
<span class="cp">#define CS4231_IW_MODE3		0x6c	</span><span class="cm">/* MODE 3 - InterWave enhanced mode */</span><span class="cp"></span>
<span class="cp">#define CS4231_4236_MODE3	0xe0	</span><span class="cm">/* MODE 3 - CS4236+ enhanced mode */</span><span class="cp"></span>

<span class="cm">/* definitions for alternate feature 1 register - CS4231_ALT_FEATURE_1 */</span>

<span class="cp">#define	CS4231_DACZ		0x01	</span><span class="cm">/* zero DAC when underrun */</span><span class="cp"></span>
<span class="cp">#define CS4231_TIMER_ENABLE	0x40	</span><span class="cm">/* codec timer enable */</span><span class="cp"></span>
<span class="cp">#define CS4231_OLB		0x80	</span><span class="cm">/* output level bit */</span><span class="cp"></span>

<span class="cm">/* definitions for Extended Registers - CS4236+ */</span>

<span class="cp">#define CS4236_REG(i23val)	(((i23val &lt;&lt; 2) &amp; 0x10) | ((i23val &gt;&gt; 4) &amp; 0x0f))</span>
<span class="cp">#define CS4236_I23VAL(reg)	((((reg)&amp;0xf) &lt;&lt; 4) | (((reg)&amp;0x10) &gt;&gt; 2) | 0x8)</span>

<span class="cp">#define CS4236_LEFT_LINE	0x08	</span><span class="cm">/* left LINE alternate volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_LINE	0x18	</span><span class="cm">/* right LINE alternate volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_MIC		0x28	</span><span class="cm">/* left MIC volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_MIC	0x38	</span><span class="cm">/* right MIC volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_MIX_CTRL	0x48	</span><span class="cm">/* synthesis and left input mixer control */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_MIX_CTRL	0x58	</span><span class="cm">/* right input mixer control */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_FM		0x68	</span><span class="cm">/* left FM volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_FM		0x78	</span><span class="cm">/* right FM volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_DSP		0x88	</span><span class="cm">/* left DSP serial port volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_DSP	0x98	</span><span class="cm">/* right DSP serial port volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_LOOPBACK	0xa8	</span><span class="cm">/* right loopback monitor volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_DAC_MUTE		0xb8	</span><span class="cm">/* DAC mute and IFSE enable */</span><span class="cp"></span>
<span class="cp">#define CS4236_ADC_RATE		0xc8	</span><span class="cm">/* indenpendent ADC sample frequency */</span><span class="cp"></span>
<span class="cp">#define CS4236_DAC_RATE		0xd8	</span><span class="cm">/* indenpendent DAC sample frequency */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_MASTER	0xe8	</span><span class="cm">/* left master digital audio volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_MASTER	0xf8	</span><span class="cm">/* right master digital audio volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_LEFT_WAVE	0x0c	</span><span class="cm">/* left wavetable serial port volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_RIGHT_WAVE	0x1c	</span><span class="cm">/* right wavetable serial port volume */</span><span class="cp"></span>
<span class="cp">#define CS4236_VERSION		0x9c	</span><span class="cm">/* chip version and ID */</span><span class="cp"></span>

<span class="cm">/* definitions for extended registers - OPTI93X */</span>
<span class="cp">#define OPTi931_AUX_LEFT_INPUT	0x10</span>
<span class="cp">#define OPTi931_AUX_RIGHT_INPUT	0x11</span>
<span class="cp">#define OPTi93X_MIC_LEFT_INPUT	0x14</span>
<span class="cp">#define OPTi93X_MIC_RIGHT_INPUT	0x15</span>
<span class="cp">#define OPTi93X_OUT_LEFT	0x16</span>
<span class="cp">#define OPTi93X_OUT_RIGHT	0x17</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_CS4231_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
