0.7
2020.2
May 22 2025
00:13:55
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/project_1/project_1.srcs/sim_1/new/tb_shift_74hc595.sv,1758033062,systemVerilog,,,,tb_shift_74hc595,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/hkngu/Documents/Vivado/C1.2503.E1/Lab_12_Shift_Register_Display_0_PYNQ_Z2/project_1/project_1.srcs/sources_1/new/shift_74hc595.v,1758030743,verilog,,,,shift_74hc595,,uvm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
