<stg><name>softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13></name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %p_read33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %icmp_ln1651 = icmp_slt  i16 %p_read33, i16 %p_read_4

]]></Node>
<StgValue><ssdm name="icmp_ln1651"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %xor_ln1651 = xor i1 %icmp_ln1651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:8 %select_ln65 = select i1 %xor_ln1651, i16 %p_read33, i16 %p_read_4

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %icmp_ln1651_1 = icmp_slt  i16 %p_read_3, i16 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1651_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:11 %select_ln65_1 = select i1 %xor_ln1651_1, i16 %p_read_3, i16 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="icmp_ln1651_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:13 %xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:14 %select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %icmp_ln1651_3 = icmp_slt  i16 %select_ln65_2, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1651_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1651_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:17 %x_max_V = select i1 %xor_ln1651_3, i16 %select_ln65_2, i16 %p_read_1

]]></Node>
<StgValue><ssdm name="x_max_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="16">
<![CDATA[
entry:18 %sext_ln1348 = sext i16 %p_read33

]]></Node>
<StgValue><ssdm name="sext_ln1348"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="16">
<![CDATA[
entry:19 %sext_ln1348_1 = sext i16 %x_max_V

]]></Node>
<StgValue><ssdm name="sext_ln1348_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:20 %ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:21 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:22 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:23 %xor_ln895 = xor i1 %p_Result_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %overflow = and i1 %p_Result_17, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %xor_ln302 = xor i1 %p_Result_16, i1 %p_Result_17

]]></Node>
<StgValue><ssdm name="xor_ln302"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln1348_2 = sext i16 %p_read_4

]]></Node>
<StgValue><ssdm name="sext_ln1348_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:27 %ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:28 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:29 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:30 %xor_ln895_1 = xor i1 %p_Result_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %overflow_1 = and i1 %p_Result_19, i1 %xor_ln895_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:32 %xor_ln302_1 = xor i1 %p_Result_18, i1 %p_Result_19

]]></Node>
<StgValue><ssdm name="xor_ln302_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
entry:33 %sext_ln1348_3 = sext i16 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln1348_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:34 %ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:35 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:36 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:37 %xor_ln895_2 = xor i1 %p_Result_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:38 %overflow_2 = and i1 %p_Result_21, i1 %xor_ln895_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:39 %xor_ln302_2 = xor i1 %p_Result_20, i1 %p_Result_21

]]></Node>
<StgValue><ssdm name="xor_ln302_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="16">
<![CDATA[
entry:40 %sext_ln1348_4 = sext i16 %p_read_2

]]></Node>
<StgValue><ssdm name="sext_ln1348_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:41 %ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:42 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:43 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %xor_ln895_3 = xor i1 %p_Result_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %overflow_3 = and i1 %p_Result_23, i1 %xor_ln895_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:46 %xor_ln302_3 = xor i1 %p_Result_22, i1 %p_Result_23

]]></Node>
<StgValue><ssdm name="xor_ln302_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
entry:47 %sext_ln1348_5 = sext i16 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln1348_5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:48 %ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:49 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:50 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:51 %xor_ln895_4 = xor i1 %p_Result_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52 %overflow_4 = and i1 %p_Result_25, i1 %xor_ln895_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %xor_ln302_4 = xor i1 %p_Result_24, i1 %p_Result_25

]]></Node>
<StgValue><ssdm name="xor_ln302_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:54 %select_ln346 = select i1 %overflow, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:56 %p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:60 %select_ln346_1 = select i1 %overflow_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:62 %p_Result_12 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:66 %select_ln346_2 = select i1 %overflow_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:67 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:68 %p_Result_13 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
entry:69 %zext_ln255_2 = zext i10 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln255_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="10">
<![CDATA[
entry:71 %r_V_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:72 %select_ln346_3 = select i1 %overflow_3, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:74 %p_Result_14 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
entry:75 %zext_ln255_3 = zext i10 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln255_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="10">
<![CDATA[
entry:77 %r_V_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:78 %select_ln346_4 = select i1 %overflow_4, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln346_4"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:80 %p_Result_15 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="10">
<![CDATA[
entry:81 %zext_ln255_4 = zext i10 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln255_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="10">
<![CDATA[
entry:83 %r_V_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
entry:57 %zext_ln255 = zext i10 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="10">
<![CDATA[
entry:59 %r_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="10">
<![CDATA[
entry:63 %zext_ln255_1 = zext i10 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="10">
<![CDATA[
entry:65 %r_V_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="10">
<![CDATA[
entry:71 %r_V_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="10">
<![CDATA[
entry:77 %r_V_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="10">
<![CDATA[
entry:83 %r_V_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="10">
<![CDATA[
entry:59 %r_V = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="10">
<![CDATA[
entry:65 %r_V_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:84 %add_ln813 = add i18 %r_V_1, i18 %r_V

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:85 %add_ln813_1 = add i18 %r_V_3, i18 %r_V_4

]]></Node>
<StgValue><ssdm name="add_ln813_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:86 %add_ln813_2 = add i18 %add_ln813_1, i18 %r_V_2

]]></Node>
<StgValue><ssdm name="add_ln813_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:87 %exp_sum_V = add i18 %add_ln813_2, i18 %add_ln813

]]></Node>
<StgValue><ssdm name="exp_sum_V"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:88 %p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
entry:89 %zext_ln265 = zext i10 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="10">
<![CDATA[
entry:91 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="10">
<![CDATA[
entry:91 %inv_exp_sum_V = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum_V"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="18">
<![CDATA[
entry:92 %sext_ln1273 = sext i18 %inv_exp_sum_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="18">
<![CDATA[
entry:93 %sext_ln1273_1 = sext i18 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="18">
<![CDATA[
entry:96 %sext_ln1273_2 = sext i18 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:97 %mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="18">
<![CDATA[
entry:99 %sext_ln1273_3 = sext i18 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="30" op_0_bw="18">
<![CDATA[
entry:102 %sext_ln1273_4 = sext i18 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:103 %mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="18">
<![CDATA[
entry:105 %sext_ln1273_5 = sext i18 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:97 %mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:103 %mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="122" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:97 %mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:103 %mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln217"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="mul_ln1270"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:97 %mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="mul_ln1270_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:98 %trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="mul_ln1270_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101 %trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_2, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:103 %mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="mul_ln1270_3"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:104 %trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_3, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_3"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="mul_ln1270_4"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_4, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln818_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:108 %mrv = insertvalue i80 <undef>, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:109 %mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:110 %mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln818_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:111 %mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln818_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="80" op_0_bw="80" op_1_bw="16">
<![CDATA[
entry:112 %mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln818_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="80">
<![CDATA[
entry:113 %ret_ln270 = ret i80 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln270"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
