{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552893272624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552893272625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:14:32 2019 " "Processing started: Mon Mar 18 15:14:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552893272625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893272625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pico_axilite -c pico_axilite " "Command: quartus_map --read_settings_files=on --write_settings_files=off pico_axilite -c pico_axilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893272626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1552893272903 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pico_qsys.qsys " "Elaborating Qsys system entity \"pico_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893286645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:52 Progress: Loading pico_axilite_qsys/pico_qsys.qsys " "2019.03.18.15:14:52 Progress: Loading pico_axilite_qsys/pico_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893292923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Reading input file " "2019.03.18.15:14:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Adding RAM \[altera_avalon_onchip_memory2 16.0\] " "2019.03.18.15:14:53 Progress: Adding RAM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Parameterizing module RAM " "2019.03.18.15:14:53 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Adding ROM \[altera_avalon_onchip_memory2 16.0\] " "2019.03.18.15:14:53 Progress: Adding ROM \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Parameterizing module ROM " "2019.03.18.15:14:53 Progress: Parameterizing module ROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:53 Progress: Adding clk_0 \[clock_source 16.0\] " "2019.03.18.15:14:53 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893293684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module clk_0 " "2019.03.18.15:14:54 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding led \[altera_avalon_pio 16.0\] " "2019.03.18.15:14:54 Progress: Adding led \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module led " "2019.03.18.15:14:54 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding pico_axilite_0 \[pico_axilite 1.0\] " "2019.03.18.15:14:54 Progress: Adding pico_axilite_0 \[pico_axilite 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module pico_axilite_0 " "2019.03.18.15:14:54 Progress: Parameterizing module pico_axilite_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding seg1 \[altera_avalon_pio 16.0\] " "2019.03.18.15:14:54 Progress: Adding seg1 \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module seg1 " "2019.03.18.15:14:54 Progress: Parameterizing module seg1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding seg2 \[altera_avalon_pio 16.0\] " "2019.03.18.15:14:54 Progress: Adding seg2 \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module seg2 " "2019.03.18.15:14:54 Progress: Parameterizing module seg2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding sw \[altera_avalon_pio 16.0\] " "2019.03.18.15:14:54 Progress: Adding sw \[altera_avalon_pio 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module sw " "2019.03.18.15:14:54 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Adding uart_0 \[altera_avalon_uart 16.0\] " "2019.03.18.15:14:54 Progress: Adding uart_0 \[altera_avalon_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Parameterizing module uart_0 " "2019.03.18.15:14:54 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:54 Progress: Building connections " "2019.03.18.15:14:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893294988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:55 Progress: Parameterizing connections " "2019.03.18.15:14:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893295043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:55 Progress: Validating " "2019.03.18.15:14:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893295048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.18.15:14:55 Progress: Done reading input file " "2019.03.18.15:14:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893295921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pico_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893296594 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pico_qsys.pico_axilite_0: pico_axilite_0.conduit_end_0 must be exported, or connected to a matching conduit. " "Pico_qsys.pico_axilite_0: pico_axilite_0.conduit_end_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893296597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys: Generating pico_qsys \"pico_qsys\" for QUARTUS_SYNTH " "Pico_qsys: Generating pico_qsys \"pico_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893298270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'pico_qsys_RAM' " "RAM: Starting RTL generation for module 'pico_qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_RAM --dir=/tmp/alt7973_1671644207659076668.dir/0001_RAM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0001_RAM_gen//pico_qsys_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_RAM --dir=/tmp/alt7973_1671644207659076668.dir/0001_RAM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0001_RAM_gen//pico_qsys_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'pico_qsys_RAM' " "RAM: Done RTL generation for module 'pico_qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Starting RTL generation for module 'pico_qsys_ROM' " "ROM: Starting RTL generation for module 'pico_qsys_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_ROM --dir=/tmp/alt7973_1671644207659076668.dir/0002_ROM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0002_ROM_gen//pico_qsys_ROM_component_configuration.pl  --do_build_sim=0  \] " "ROM:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_ROM --dir=/tmp/alt7973_1671644207659076668.dir/0002_ROM_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0002_ROM_gen//pico_qsys_ROM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893303895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: Done RTL generation for module 'pico_qsys_ROM' " "ROM: Done RTL generation for module 'pico_qsys_ROM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ROM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"ROM\" " "ROM: \"pico_qsys\" instantiated altera_avalon_onchip_memory2 \"ROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'pico_qsys_led' " "Led: Starting RTL generation for module 'pico_qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_led --dir=/tmp/alt7973_1671644207659076668.dir/0003_led_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0003_led_gen//pico_qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_led --dir=/tmp/alt7973_1671644207659076668.dir/0003_led_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0003_led_gen//pico_qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'pico_qsys_led' " "Led: Done RTL generation for module 'pico_qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"pico_qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"pico_qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_axilite_0: \"pico_qsys\" instantiated pico_axilite \"pico_axilite_0\" " "Pico_axilite_0: \"pico_qsys\" instantiated pico_axilite \"pico_axilite_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: Starting RTL generation for module 'pico_qsys_seg1' " "Seg1: Starting RTL generation for module 'pico_qsys_seg1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_seg1 --dir=/tmp/alt7973_1671644207659076668.dir/0005_seg1_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0005_seg1_gen//pico_qsys_seg1_component_configuration.pl  --do_build_sim=0  \] " "Seg1:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_seg1 --dir=/tmp/alt7973_1671644207659076668.dir/0005_seg1_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0005_seg1_gen//pico_qsys_seg1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: Done RTL generation for module 'pico_qsys_seg1' " "Seg1: Done RTL generation for module 'pico_qsys_seg1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seg1: \"pico_qsys\" instantiated altera_avalon_pio \"seg1\" " "Seg1: \"pico_qsys\" instantiated altera_avalon_pio \"seg1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'pico_qsys_sw' " "Sw: Starting RTL generation for module 'pico_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_sw --dir=/tmp/alt7973_1671644207659076668.dir/0006_sw_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0006_sw_gen//pico_qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_sw --dir=/tmp/alt7973_1671644207659076668.dir/0006_sw_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0006_sw_gen//pico_qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'pico_qsys_sw' " "Sw: Done RTL generation for module 'pico_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"pico_qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"pico_qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'pico_qsys_uart_0' " "Uart_0: Starting RTL generation for module 'pico_qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=/tmp/alt7973_1671644207659076668.dir/0007_uart_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0007_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=/tmp/alt7973_1671644207659076668.dir/0007_uart_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7973_1671644207659076668.dir/0007_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'pico_qsys_uart_0' " "Uart_0: Done RTL generation for module 'pico_qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"pico_qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"pico_qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893304917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893305736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893305821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893305920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893306015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893306105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893306198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893306281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"pico_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"pico_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"pico_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"pico_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pico_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pico_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\" " "RAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"RAM_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_axilite_0_altera_axi4lite_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"pico_axilite_0_altera_axi4lite_master_agent\" " "Pico_axilite_0_altera_axi4lite_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"pico_axilite_0_altera_axi4lite_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\" " "RAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"RAM_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\" " "RAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"RAM_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pico_qsys: Done \"pico_qsys\" with 23 modules, 30 files " "Pico_qsys: Done \"pico_qsys\" with 23 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893307273 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pico_qsys.qsys " "Finished elaborating Qsys system entity \"pico_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309652 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(284) " "Verilog HDL warning at picorv32.v(284): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(304) " "Verilog HDL warning at picorv32.v(304): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(311) " "Verilog HDL warning at picorv32.v(311): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309708 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(315) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(315)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 315 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(370) " "Verilog HDL warning at picorv32.v(370): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(372) " "Verilog HDL warning at picorv32.v(372): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309709 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(386) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(386)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 386 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1020) " "Verilog HDL warning at picorv32.v(1020): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309710 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1100) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1100)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1100 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1229) " "Verilog HDL warning at picorv32.v(1229): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1230) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1230)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1230) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1230)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1246) " "Verilog HDL warning at picorv32.v(1246): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1247) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1247)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1247) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1247)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1290) " "Verilog HDL warning at picorv32.v(1290): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1293) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1293)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1293 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1322) " "Verilog HDL warning at picorv32.v(1322): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1378) " "Verilog HDL warning at picorv32.v(1378): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1391) " "Verilog HDL warning at picorv32.v(1391): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1410) " "Verilog HDL warning at picorv32.v(1410): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1434) " "Verilog HDL warning at picorv32.v(1434): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1464) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1464)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1464) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1464)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1476) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1476)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1560) " "Verilog HDL warning at picorv32.v(1560): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1560 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1562) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1562)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1562 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309712 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1606) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1606)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1606) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1606)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1714) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1714)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1714 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1745) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1745)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1815) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1815)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1815) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1815)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309713 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1823) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1823)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1823) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1823)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1838) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1838)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1838) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1838)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1863) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1863)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1863) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1863)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case picorv32.v(1880) " "Unrecognized synthesis attribute \"parallel_case\" at picorv32.v(1880)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case picorv32.v(1880) " "Unrecognized synthesis attribute \"full_case\" at picorv32.v(1880)" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1946) " "Verilog HDL warning at picorv32.v(1946): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1946 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1375) " "Verilog HDL information at picorv32.v(1375): always construct contains both blocking and non-blocking assignments" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 1375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552893309715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2397) " "Verilog HDL warning at picorv32.v(2397): extended using \"x\" or \"z\"" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32.v" 2745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picorv32_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file picorv32_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_axi_wrapper " "Found entity 1: picorv32_axi_wrapper" {  } { { "picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pico_axilite_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pico_axilite_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_axilite_top " "Found entity 1: pico_axilite_top" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pico_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pico_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_tb " "Found entity 1: pico_tb" {  } { { "pico_tb.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/pico_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/pico_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys " "Found entity 1: pico_qsys" {  } { { "db/ip/pico_qsys/pico_qsys.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309727 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_RAM " "Found entity 1: pico_qsys_RAM" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_ROM " "Found entity 1: pico_qsys_ROM" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_irq_mapper " "Found entity 1: pico_qsys_irq_mapper" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_led " "Found entity 1: pico_qsys_led" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_led.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0 " "Found entity 1: pico_qsys_mm_interconnect_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: pico_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: pico_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pico_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552893309751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pico_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552893309751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: pico_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309751 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_mm_interconnect_0_router " "Found entity 2: pico_qsys_mm_interconnect_0_router" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pico_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552893309752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pico_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pico_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552893309752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: pico_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309753 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_mm_interconnect_0_router_002 " "Found entity 2: pico_qsys_mm_interconnect_0_router_002" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: pico_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: pico_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_seg1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_seg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_seg1 " "Found entity 1: pico_qsys_seg1" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_seg1.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_seg1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_sw " "Found entity 1: pico_qsys_sw" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_sw.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pico_qsys_uart_0_tx " "Found entity 1: pico_qsys_uart_0_tx" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309760 ""} { "Info" "ISGN_ENTITY_NAME" "2 pico_qsys_uart_0_rx_stimulus_source " "Found entity 2: pico_qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309760 ""} { "Info" "ISGN_ENTITY_NAME" "3 pico_qsys_uart_0_rx " "Found entity 3: pico_qsys_uart_0_rx" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309760 ""} { "Info" "ISGN_ENTITY_NAME" "4 pico_qsys_uart_0_regs " "Found entity 4: pico_qsys_uart_0_regs" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309760 ""} { "Info" "ISGN_ENTITY_NAME" "5 pico_qsys_uart_0 " "Found entity 5: pico_qsys_uart_0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(284) " "Verilog HDL warning at picorv32.v(284): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 284 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(304) " "Verilog HDL warning at picorv32.v(304): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(311) " "Verilog HDL warning at picorv32.v(311): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(315) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(315)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 315 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(370) " "Verilog HDL warning at picorv32.v(370): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 370 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(372) " "Verilog HDL warning at picorv32.v(372): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(386) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(386)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 386 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1020) " "Verilog HDL warning at picorv32.v(1020): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309763 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1100) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1100)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1100 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309763 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1229) " "Verilog HDL warning at picorv32.v(1229): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1230) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1230)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1230) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1230)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1230 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1246) " "Verilog HDL warning at picorv32.v(1246): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1247) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1247)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1247) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1247)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1247 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1290) " "Verilog HDL warning at picorv32.v(1290): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309764 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1293) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1293)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1293 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1322) " "Verilog HDL warning at picorv32.v(1322): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1377) " "Verilog HDL warning at picorv32.v(1377): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1378) " "Verilog HDL warning at picorv32.v(1378): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1390) " "Verilog HDL warning at picorv32.v(1390): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1390 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1391) " "Verilog HDL warning at picorv32.v(1391): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1409) " "Verilog HDL warning at picorv32.v(1409): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1410) " "Verilog HDL warning at picorv32.v(1410): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1434) " "Verilog HDL warning at picorv32.v(1434): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1434 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1464) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1464)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1464) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1464)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1464 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1476) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1476)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1476 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1559) " "Verilog HDL warning at picorv32.v(1559): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1559 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1560) " "Verilog HDL warning at picorv32.v(1560): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1560 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1562) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1562)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1562 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309765 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1606) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1606)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309766 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1606) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1606)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1606 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309766 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1714) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1714)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1714 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309766 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1745) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1745)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1745 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309766 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1815) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1815)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1815) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1815)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1815 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1823) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1823)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1823) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1823)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1823 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1838) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1838)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1838) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1838)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1838 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1863) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1863)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1863) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1863)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1863 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309767 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case db/ip/pico_qsys/submodules/picorv32.v(1880) " "Unrecognized synthesis attribute \"parallel_case\" at db/ip/pico_qsys/submodules/picorv32.v(1880)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309768 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case db/ip/pico_qsys/submodules/picorv32.v(1880) " "Unrecognized synthesis attribute \"full_case\" at db/ip/pico_qsys/submodules/picorv32.v(1880)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1880 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1946) " "Verilog HDL warning at picorv32.v(1946): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1946 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1375) " "Verilog HDL information at picorv32.v(1375): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552893309768 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2397) " "Verilog HDL warning at picorv32.v(2397): extended using \"x\" or \"z\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552893309769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file db/ip/pico_qsys/submodules/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32_axi_wrapper " "Found entity 1: picorv32_axi_wrapper" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893309772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893309772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins_irq picorv32_axi_wrapper.v(112) " "Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for \"ins_irq\"" {  } { { "picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ins_irq picorv32_axi_wrapper.v(112) " "Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for \"ins_irq\"" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pico_axilite_top " "Elaborating entity \"pico_axilite_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552893309900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys pico_qsys:u0 " "Elaborating entity \"pico_qsys\" for hierarchy \"pico_qsys:u0\"" {  } { { "pico_axilite_top.v" "u0" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_RAM pico_qsys:u0\|pico_qsys_RAM:ram " "Elaborating entity \"pico_qsys_RAM\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "ram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "the_altsyncram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893309964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pico_qsys_RAM.hex " "Parameter \"init_file\" = \"pico_qsys_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893309964 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_RAM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_RAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552893309964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdb1 " "Found entity 1: altsyncram_gdb1" {  } { { "db/altsyncram_gdb1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_gdb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893310012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893310012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdb1 pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_gdb1:auto_generated " "Elaborating entity \"altsyncram_gdb1\" for hierarchy \"pico_qsys:u0\|pico_qsys_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_gdb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_ROM pico_qsys:u0\|pico_qsys_ROM:rom " "Elaborating entity \"pico_qsys_ROM\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "rom" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "the_altsyncram" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/z/Desktop/utility/hx8kdemo_fw.hex " "Parameter \"init_file\" = \"/home/z/Desktop/utility/hx8kdemo_fw.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310030 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552893310030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndd1 " "Found entity 1: altsyncram_ndd1" {  } { { "db/altsyncram_ndd1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_ndd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893310082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893310082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndd1 pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated " "Elaborating entity \"altsyncram_ndd1\" for hierarchy \"pico_qsys:u0\|pico_qsys_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_ndd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310083 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 138 /home/z/Desktop/utility/hx8kdemo_fw.hex " "Memory depth (4096) in the design file differs from memory depth (138) in the Memory Initialization File \"/home/z/Desktop/utility/hx8kdemo_fw.hex\" -- setting initial value for remaining addresses to 0" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_ROM.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_ROM.v" 68 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1552893310090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_led pico_qsys:u0\|pico_qsys_led:led " "Elaborating entity \"pico_qsys_led\" for hierarchy \"pico_qsys:u0\|pico_qsys_led:led\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "led" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_wrapper pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0 " "Elaborating entity \"picorv32_axi_wrapper\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "pico_axilite_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(2) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(2): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(3) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(3): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(4) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(4): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(5) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(5): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(6) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(6): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(7) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(7): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(8) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(8): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(9) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(9): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(10) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(10): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(11) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(11): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(12) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(12): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(13) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(13): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(14) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(14): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(15) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(15): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(16) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(16): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(17) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(17): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(18) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(18): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310120 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(19) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(19): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(20) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(20): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 picorv32_axi_wrapper.v(21) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(21): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(22) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(22): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(23) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(23): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(24) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(24): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(25) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(25): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 picorv32_axi_wrapper.v(27) " "Verilog HDL assignment warning at picorv32_axi_wrapper.v(27): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310121 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut " "Elaborating entity \"picorv32_axi\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\"" {  } { { "db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" "uut" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_axi_adapter pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32_axi_adapter:axi_adapter " "Elaborating entity \"picorv32_axi_adapter\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32_axi_adapter:axi_adapter\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "axi_adapter" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core " "Elaborating entity \"picorv32\" for hierarchy \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\"" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "picorv32_core" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(165) " "Verilog HDL or VHDL warning at picorv32.v(165): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(167) " "Verilog HDL or VHDL warning at picorv32.v(167): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(168) " "Verilog HDL or VHDL warning at picorv32.v(168): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(169) " "Verilog HDL or VHDL warning at picorv32.v(169): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(170) " "Verilog HDL or VHDL warning at picorv32.v(170): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(171) " "Verilog HDL or VHDL warning at picorv32.v(171): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(172) " "Verilog HDL or VHDL warning at picorv32.v(172): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(173) " "Verilog HDL or VHDL warning at picorv32.v(173): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(359) " "Verilog HDL or VHDL warning at picorv32.v(359): object \"mem_busy\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(679) " "Verilog HDL or VHDL warning at picorv32.v(679): object \"dbg_rs1val\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(680) " "Verilog HDL or VHDL warning at picorv32.v(680): object \"dbg_rs2val\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(681) " "Verilog HDL or VHDL warning at picorv32.v(681): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(682) " "Verilog HDL or VHDL warning at picorv32.v(682): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 682 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(751) " "Verilog HDL or VHDL warning at picorv32.v(751): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1163) " "Verilog HDL or VHDL warning at picorv32.v(1163): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(316) " "Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 316 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(601) " "Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1224) " "Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1229) " "Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1231) " "Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1231 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1231) " "Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1231 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1248) " "Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1248 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1248) " "Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1248 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310137 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1294) " "Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1294 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1294) " "Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1294 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1322) " "Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1377) " "Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1477) " "Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1477 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1607) " "Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1607 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1607) " "Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1607 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1710) " "Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1740) " "Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1816) " "Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1816 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1816) " "Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1816 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1821) " "Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1824) " "Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1824 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1824) " "Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1824 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1829) " "Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1839) " "Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1839 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1839) " "Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1839 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1864) " "Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1864 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1864) " "Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1864 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1881) " "Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1881 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1881) " "Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 1881 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.v(106) " "Output port \"pcpi_insn\" at picorv32.v(106) has no driver" {  } { { "db/ip/pico_qsys/submodules/picorv32.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552893310138 "|pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_seg1 pico_qsys:u0\|pico_qsys_seg1:seg1 " "Elaborating entity \"pico_qsys_seg1\" for hierarchy \"pico_qsys:u0\|pico_qsys_seg1:seg1\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "seg1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_sw pico_qsys:u0\|pico_qsys_sw:sw " "Elaborating entity \"pico_qsys_sw\" for hierarchy \"pico_qsys:u0\|pico_qsys_sw:sw\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "sw" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0 pico_qsys:u0\|pico_qsys_uart_0:uart_0 " "Elaborating entity \"pico_qsys_uart_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "uart_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_tx pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx " "Elaborating entity \"pico_qsys_uart_0_tx\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_tx" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_rx pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx " "Elaborating entity \"pico_qsys_uart_0_rx\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_rx" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_rx_stimulus_source pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|pico_qsys_uart_0_rx_stimulus_source:the_pico_qsys_uart_0_rx_stimulus_source " "Elaborating entity \"pico_qsys_uart_0_rx_stimulus_source\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|pico_qsys_uart_0_rx_stimulus_source:the_pico_qsys_uart_0_rx_stimulus_source\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_rx_stimulus_source" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_altera_std_synchronizer" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893310160 ""}  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552893310160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_uart_0_regs pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs " "Elaborating entity \"pico_qsys_uart_0_regs\" for hierarchy \"pico_qsys:u0\|pico_qsys_uart_0:uart_0\|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "the_pico_qsys_uart_0_regs" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pico_qsys_mm_interconnect_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "mm_interconnect_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "led_s1_translator" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "pico_axilite_0_altera_axi4lite_master_agent" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310224 "|pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552893310224 "|pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router " "Elaborating entity \"pico_qsys_mm_interconnect_0_router\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "router" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_default_decode pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router:router\|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_002 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_002\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "router_002" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_router_002_default_decode pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pico_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_router_002:router_002\|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_cmd_demux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pico_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_cmd_mux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pico_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_rsp_demux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pico_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_rsp_mux pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pico_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_avalon_st_adapter pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pico_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pico_qsys:u0\|pico_qsys_mm_interconnect_0:mm_interconnect_0\|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pico_qsys_irq_mapper pico_qsys:u0\|pico_qsys_irq_mapper:irq_mapper " "Elaborating entity \"pico_qsys_irq_mapper\" for hierarchy \"pico_qsys:u0\|pico_qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "irq_mapper" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pico_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pico_qsys/pico_qsys.v" "rst_controller" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pico_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/pico_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:seg_inst " "Elaborating entity \"segment\" for hierarchy \"segment:seg_inst\"" {  } { { "pico_axilite_top.v" "seg_inst" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893310335 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(8) " "Net \"seg.data_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552893310336 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(8) " "Net \"seg.waddr_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552893310336 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(8) " "Net \"seg.we_a\" at segment.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552893310336 "|pico_axilite_top|segment:seg_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred RAM node \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552893312941 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred RAM node \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552893312943 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "segment:seg_inst\|seg " "RAM logic \"segment:seg_inst\|seg\" is uninferred due to inappropriate RAM size" {  } { { "segment.v" "seg" { Text "/home/z/Desktop/pico_axilite_qsys/segment.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1552893312943 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1552893312943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552893314156 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552893314156 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552893314156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893314174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"pico_qsys:u0\|picorv32_axi_wrapper:pico_axilite_0\|picorv32_axi:uut\|picorv32:picorv32_core\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552893314174 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552893314174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/altsyncram_j6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552893314223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893314223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552893314513 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 44 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_led.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_led.v" 57 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_seg1.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_seg1.v" 57 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 60 -1 0 } } { "db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 42 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 685 -1 0 } } { "db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v" 43 -1 0 } } { "db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1552893314586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1552893314586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] GND " "Pin \"seg1\[7\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552893315916 "|pico_axilite_top|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[8\] GND " "Pin \"seg1\[8\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552893315916 "|pico_axilite_top|seg1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] GND " "Pin \"seg2\[7\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552893315916 "|pico_axilite_top|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[8\] GND " "Pin \"seg2\[8\]\" is stuck at GND" {  } { { "pico_axilite_top.v" "" { Text "/home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552893315916 "|pico_axilite_top|seg2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552893315916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552893316080 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552893318774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg " "Generated suppressed messages file /home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893318981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552893319336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552893319336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3121 " "Implemented 3121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552893319647 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552893319647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2924 " "Implemented 2924 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552893319647 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552893319647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552893319647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1320 " "Peak virtual memory: 1320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552893319685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:15:19 2019 " "Processing ended: Mon Mar 18 15:15:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552893319685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552893319685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552893319685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552893319685 ""}
