Fitter report for addr_decode
Sat Oct 19 14:25:01 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Non-Global High Fan-Out Signals
 13. Other Routing Usage Summary
 14. LAB Macrocells
 15. Logic Cell Interconnection
 16. Fitter Device Options
 17. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Sat Oct 19 14:25:01 2024           ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; addr_decode                                     ;
; Top-level Entity Name     ; addr_decode                                     ;
; Family                    ; MAX7000AE                                       ;
; Device                    ; EPM7064AETC44-10                                ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 1 / 64 ( 2 % )                                  ;
; Total pins                ; 7 / 36 ( 19 % )                                 ;
+---------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                               ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7064AETC44-10 ;               ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off              ; Off           ;
; Optimize Timing for ECOs                                                   ; Off              ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off              ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal           ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1                ; 1             ;
; Slow Slew Rate                                                             ; Off              ; Off           ;
; Fitter Effort                                                              ; Auto Fit         ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off              ; Off           ;
+----------------------------------------------------------------------------+------------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Users/erics/Documents/8B/Software/addr_decode/output_files/addr_decode.pin.


+------------------------------------------------+
; Fitter Resource Usage Summary                  ;
+------------------------------+-----------------+
; Resource                     ; Usage           ;
+------------------------------+-----------------+
; Logic cells                  ; 1 / 64 ( 2 % )  ;
; Registers                    ; 0 / 64 ( 0 % )  ;
; Number of pterms used        ; 1               ;
; I/O pins                     ; 7 / 36 ( 19 % ) ;
;     -- Clock pins            ; 0 / 2 ( 0 % )   ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )   ;
;                              ;                 ;
; Global signals               ; 0               ;
; Shareable expanders          ; 0 / 64 ( 0 % )  ;
; Parallel expanders           ; 0 / 60 ( 0 % )  ;
; Cells using turbo bit        ; 1 / 64 ( 2 % )  ;
; Maximum fan-out              ; 1               ;
; Highest non-global fan-out   ; 1               ;
; Total fan-out                ; 3               ;
; Average fan-out              ; 0.38            ;
+------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+
; A    ; 35    ; --       ; 4   ; 1                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
; B    ; 42    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; no            ; 3.3-V LVTTL  ; Fitter               ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                              ;
+------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Power Up High ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; C    ; 6     ; --       ; 1   ; no              ; no            ; no             ; no         ; no            ; 3.3-V LVTTL  ; Fitter               ; 10 pF ; -                    ; -                   ;
+------+-------+----------+-----+-----------------+---------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 7          ; --       ; GND*           ;        ;              ;         ;                 ;
; 3        ; 8          ; --       ; GND*           ;        ;              ;         ;                 ;
; 4        ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; GND*           ;        ;              ;         ;                 ;
; 6        ; 11         ; --       ; C              ; output ; 3.3-V LVTTL  ;         ; N               ;
; 7        ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 13         ; --       ; GND*           ;        ;              ;         ;                 ;
; 9        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; GND*           ;        ;              ;         ;                 ;
; 11       ; 16         ; --       ; GND*           ;        ;              ;         ;                 ;
; 12       ; 17         ; --       ; GND*           ;        ;              ;         ;                 ;
; 13       ; 18         ; --       ; GND*           ;        ;              ;         ;                 ;
; 14       ; 19         ; --       ; GND*           ;        ;              ;         ;                 ;
; 15       ; 20         ; --       ; GND*           ;        ;              ;         ;                 ;
; 16       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; GND*           ;        ;              ;         ;                 ;
; 19       ; 24         ; --       ; GND*           ;        ;              ;         ;                 ;
; 20       ; 25         ; --       ; GND*           ;        ;              ;         ;                 ;
; 21       ; 26         ; --       ; GND*           ;        ;              ;         ;                 ;
; 22       ; 27         ; --       ; GND*           ;        ;              ;         ;                 ;
; 23       ; 28         ; --       ; GND*           ;        ;              ;         ;                 ;
; 24       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; GND*           ;        ;              ;         ;                 ;
; 26       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 32         ; --       ; GND*           ;        ;              ;         ;                 ;
; 28       ; 33         ; --       ; GND*           ;        ;              ;         ;                 ;
; 29       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; GND*           ;        ;              ;         ;                 ;
; 31       ; 36         ; --       ; GND*           ;        ;              ;         ;                 ;
; 32       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 38         ; --       ; GND*           ;        ;              ;         ;                 ;
; 34       ; 39         ; --       ; GND*           ;        ;              ;         ;                 ;
; 35       ; 40         ; --       ; A              ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 36       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; GND+           ;        ;              ;         ;                 ;
; 38       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 40       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 41       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; B              ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 43       ; 4          ; --       ; GND*           ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; GND*           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                               ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |addr_decode               ; 1          ; 7    ; |addr_decode        ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------+--------------------------+
; Name ; Fan-Out                  ;
+------+--------------------------+
; B    ; 1                        ;
; A    ; 1                        ;
; C~2  ; 1                        ;
+------+--------------------------+


+-----------------------------------------------+
; Other Routing Usage Summary                   ;
+-----------------------------+-----------------+
; Other Routing Resource Type ; Usage           ;
+-----------------------------+-----------------+
; Output enables              ; 0 / 6 ( 0 % )   ;
; PIA buffers                 ; 2 / 144 ( 1 % ) ;
+-----------------------------+-----------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 0.25) ; Number of LABs  (Total = 1) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 3                           ;
; 1                                      ; 1                           ;
+----------------------------------------+-----------------------------+


+-----------------------------------+
; Logic Cell Interconnection        ;
+-----+------------+-------+--------+
; LAB ; Logic Cell ; Input ; Output ;
+-----+------------+-------+--------+
;  A  ; LC1        ; A, B  ; C      ;
+-----+------------+-------+--------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Reserve all unused pins                      ; As output driving ground ;
; Security bit                                 ; Off                      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7064AETC44-10 for design "addr_decode"
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Sat Oct 19 14:25:01 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


