

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sun Nov 19 15:08:50 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10325876|  10325876|  10325876|  10325876|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_dense_fu_234       |dense       |    64204|    64204|    64204|    64204|   none  |
        |grp_conv_2_fu_244      |conv_2      |  9138185|  9138185|  9138185|  9138185|   none  |
        |grp_conv_1_fu_256      |conv_1      |   996477|   996477|   996477|   996477|   none  |
        |grp_max_pool_1_fu_266  |max_pool_1  |    76609|    76609|    76609|    76609|   none  |
        |grp_max_pool_2_fu_273  |max_pool_2  |    23169|    23169|    23169|    23169|   none  |
        |grp_flat_fu_281        |flat        |     3261|     3261|     3261|     3261|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|    28|    no    |
        |- memset_conv_1_out     |  22333|  22333|       859|          -|          -|    26|    no    |
        | + memset_conv_1_out    |    857|    857|        33|          -|          -|    26|    no    |
        |  ++ memset_conv_1_out  |     31|     31|         1|          -|          -|    32|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    212|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       99|     24|    2827|   8015|    0|
|Memory           |      106|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    427|    -|
|Register         |        -|      -|     160|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      205|     24|    2987|   8654|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       73|     10|       2|     16|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U   |cnn_CRTL_BUS_s_axi  |        0|      0|    36|    40|    0|
    |grp_conv_1_fu_256      |conv_1              |        2|      5|   557|  1429|    0|
    |grp_conv_2_fu_244      |conv_2              |       65|      5|   604|  1506|    0|
    |grp_dense_fu_234       |dense               |       32|     14|  1141|  3365|    0|
    |grp_flat_fu_281        |flat                |        0|      0|    98|   236|    0|
    |grp_max_pool_1_fu_266  |max_pool_1          |        0|      0|   203|   734|    0|
    |grp_max_pool_2_fu_273  |max_pool_2          |        0|      0|   188|   705|    0|
    +-----------------------+--------------------+---------+-------+------+------+-----+
    |Total                  |                    |       99|     24|  2827|  8015|    0|
    +-----------------------+--------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U  |cnn_conv_1_input_0  |        2|  0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U      |cnn_conv_1_out      |       64|  0|   0|    0|  21632|   32|     1|       692224|
    |conv_2_out_U      |cnn_conv_2_out      |       16|  0|   0|    0|   7744|   32|     1|       247808|
    |max_pool_1_out_U  |cnn_max_pool_1_out  |       16|  0|   0|    0|   5408|   32|     1|       173056|
    |max_pool_2_out_U  |cnn_max_pool_2_out  |        4|  0|   0|    0|   1600|   32|     1|        51200|
    |flat_array_U      |cnn_max_pool_2_out  |        4|  0|   0|    0|   1600|   32|     1|        51200|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                    |      106|  0|   0|    0|  38768|  192|     6|      1240576|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_359_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln24_fu_349_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln29_1_fu_385_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln29_2_fu_401_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln29_3_fu_395_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln29_4_fu_373_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln29_fu_379_p2     |     +    |      0|  0|  15|           5|           1|
    |i_fu_295_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_301_p2        |     +    |      0|  0|  14|          10|           5|
    |j_fu_343_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_331_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln17_fu_289_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln19_fu_337_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_1_fu_425_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_2_fu_431_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_fu_419_p2    |   icmp   |      0|  0|  11|           5|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 212|         112|          66|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  97|         20|    1|         20|
    |conv_1_input_0_address0  |  15|          3|   10|         30|
    |conv_1_input_0_ce0       |  15|          3|    1|          3|
    |conv_1_out_address0      |  21|          4|   15|         60|
    |conv_1_out_ce0           |  21|          4|    1|          4|
    |conv_1_out_d0            |  15|          3|   32|         96|
    |conv_1_out_we0           |  15|          3|    1|          3|
    |conv_2_out_address0      |  15|          3|   13|         39|
    |conv_2_out_ce0           |  15|          3|    1|          3|
    |conv_2_out_we0           |   9|          2|    1|          2|
    |flat_array_address0      |  15|          3|   11|         33|
    |flat_array_ce0           |  15|          3|    1|          3|
    |flat_array_we0           |   9|          2|    1|          2|
    |i_0_reg_143              |   9|          2|    5|         10|
    |ix_in_0_reg_154          |   9|          2|   10|         20|
    |ix_in_1_reg_166          |   9|          2|   10|         20|
    |j_0_reg_176              |   9|          2|    5|         10|
    |max_pool_1_out_address0  |  15|          3|   13|         39|
    |max_pool_1_out_ce0       |  15|          3|    1|          3|
    |max_pool_1_out_we0       |   9|          2|    1|          2|
    |max_pool_2_out_address0  |  15|          3|   11|         33|
    |max_pool_2_out_ce0       |  15|          3|    1|          3|
    |max_pool_2_out_we0       |   9|          2|    1|          2|
    |phi_ln29_1_reg_211       |   9|          2|    5|         10|
    |phi_ln29_2_reg_223       |   9|          2|    5|         10|
    |phi_ln29_reg_187         |   9|          2|    5|         10|
    |phi_mul_reg_199          |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 427|         88|  172|        490|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_468                    |  11|   0|   11|          0|
    |add_ln24_reg_463                    |  10|   0|   10|          0|
    |add_ln29_1_reg_488                  |   5|   0|    5|          0|
    |add_ln29_3_reg_493                  |  10|   0|   10|          0|
    |add_ln29_4_reg_478                  |  10|   0|   10|          0|
    |add_ln29_reg_483                    |   5|   0|    5|          0|
    |ap_CS_fsm                           |  19|   0|   19|          0|
    |grp_conv_1_fu_256_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_244_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_fu_234_ap_start_reg       |   1|   0|    1|          0|
    |grp_flat_fu_281_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_266_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_273_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_143                         |   5|   0|    5|          0|
    |i_reg_440                           |   5|   0|    5|          0|
    |ix_in_0_reg_154                     |  10|   0|   10|          0|
    |ix_in_1_reg_166                     |  10|   0|   10|          0|
    |ix_in_reg_445                       |  10|   0|   10|          0|
    |j_0_reg_176                         |   5|   0|    5|          0|
    |j_reg_458                           |   5|   0|    5|          0|
    |phi_ln29_1_reg_211                  |   5|   0|    5|          0|
    |phi_ln29_2_reg_223                  |   5|   0|    5|          0|
    |phi_ln29_reg_187                    |   5|   0|    5|          0|
    |phi_mul_reg_199                     |  10|   0|   10|          0|
    |sub_ln23_reg_450                    |   9|   0|   11|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 160|   0|  162|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 7 6 5 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !31"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !37"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%conv_1_input_0 = alloca [784 x float], align 4" [cnn/cnn.cpp:13]   --->   Operation 23 'alloca' 'conv_1_input_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%conv_1_out = alloca [21632 x float], align 4" [cnn/cnn.cpp:29]   --->   Operation 24 'alloca' 'conv_1_out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:12]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:12]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn/cnn.cpp:12]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:17]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln17 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:17]   --->   Operation 31 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:17]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %meminst.preheader, label %1" [cnn/cnn.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:24]   --->   Operation 35 'add' 'ix_in' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i10 %tmp to i11" [cnn/cnn.cpp:23]   --->   Operation 37 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:23]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_s to i11" [cnn/cnn.cpp:23]   --->   Operation 39 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23, %zext_ln23_1" [cnn/cnn.cpp:23]   --->   Operation 40 'sub' 'sub_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 41 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %meminst" [cnn/cnn.cpp:29]   --->   Operation 42 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln24, %3 ]" [cnn/cnn.cpp:24]   --->   Operation 43 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j, %3 ]"   --->   Operation 44 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:19]   --->   Operation 45 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 46 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn/cnn.cpp:19]   --->   Operation 47 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:19]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:24]   --->   Operation 49 'add' 'add_ln24' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:23]   --->   Operation 50 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln23 = add i11 %sub_ln23, %zext_ln23_3" [cnn/cnn.cpp:23]   --->   Operation 51 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:23]   --->   Operation 52 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln23_2" [cnn/cnn.cpp:23]   --->   Operation 53 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 54 'load' 'cnn_input_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23 to i64" [cnn/cnn.cpp:23]   --->   Operation 56 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%conv_1_input_0_addr = getelementptr [784 x float]* %conv_1_input_0, i64 0, i64 %sext_ln23" [cnn/cnn.cpp:23]   --->   Operation 57 'getelementptr' 'conv_1_input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 58 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_0_addr, align 4" [cnn/cnn.cpp:23]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:19]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.78>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i5 [ %add_ln29, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 61 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %add_ln29_4, %meminst1 ], [ 0, %meminst.preheader ]" [cnn/cnn.cpp:29]   --->   Operation 62 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %phi_mul, 26" [cnn/cnn.cpp:29]   --->   Operation 63 'add' 'add_ln29_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln29 = add i5 %phi_ln29, 1" [cnn/cnn.cpp:29]   --->   Operation 64 'add' 'add_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.78>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i5 [ 0, %meminst ], [ %add_ln29_1, %meminst25 ]" [cnn/cnn.cpp:29]   --->   Operation 67 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.78ns)   --->   "%add_ln29_1 = add i5 %phi_ln29_1, 1" [cnn/cnn.cpp:29]   --->   Operation 68 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %phi_ln29_1 to i10" [cnn/cnn.cpp:29]   --->   Operation 69 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 %zext_ln29, %phi_mul" [cnn/cnn.cpp:29]   --->   Operation 70 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.76ns)   --->   "br label %meminst6"   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i5 [ 0, %meminst2 ], [ %add_ln29_2, %meminst6 ]" [cnn/cnn.cpp:29]   --->   Operation 73 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln29_2 = add i5 %phi_ln29_2, 1" [cnn/cnn.cpp:29]   --->   Operation 74 'add' 'add_ln29_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln29_3, i5 %phi_ln29_2)" [cnn/cnn.cpp:29]   --->   Operation 75 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i15 %tmp_12 to i64" [cnn/cnn.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln29_1" [cnn/cnn.cpp:29]   --->   Operation 77 'getelementptr' 'conv_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %conv_1_out_addr, align 4" [cnn/cnn.cpp:29]   --->   Operation 78 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp eq i5 %phi_ln29_2, -1" [cnn/cnn.cpp:29]   --->   Operation 79 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 80 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 81 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %meminst25, label %meminst6" [cnn/cnn.cpp:29]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln29_1 = icmp eq i5 %phi_ln29_1, -7" [cnn/cnn.cpp:29]   --->   Operation 83 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 84 'specloopname' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_1, label %meminst1, label %meminst2" [cnn/cnn.cpp:29]   --->   Operation 85 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln29_2 = icmp eq i5 %phi_ln29, -7" [cnn/cnn.cpp:29]   --->   Operation 86 'icmp' 'icmp_ln29_2' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_conv_1_out_st)"   --->   Operation 87 'specloopname' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29_2, label %4, label %meminst" [cnn/cnn.cpp:29]   --->   Operation 88 'br' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input_0, [21632 x float]* %conv_1_out) nounwind" [cnn/cnn.cpp:30]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 91 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([21632 x float]* %conv_1_out, [5408 x float]* @max_pool_1_out) nounwind" [cnn/cnn.cpp:36]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([7744 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:41]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 95 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1600 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:46]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @flat([1600 x float]* @flat_array) nounwind" [cnn/cnn.cpp:49]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 0.00>
ST_18 : Operation 99 [2/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @dense([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:51]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:52]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000000000]
conv_1_input_0      (alloca           ) [ 00111111110000000000]
conv_1_out          (alloca           ) [ 00111111111100000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
specinterface_ln12  (specinterface    ) [ 00000000000000000000]
br_ln17             (br               ) [ 01111000000000000000]
i_0                 (phi              ) [ 00100000000000000000]
ix_in_0             (phi              ) [ 00111000000000000000]
icmp_ln17           (icmp             ) [ 00111000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
i                   (add              ) [ 01111000000000000000]
br_ln17             (br               ) [ 00000000000000000000]
ix_in               (add              ) [ 01111000000000000000]
tmp                 (bitconcatenate   ) [ 00000000000000000000]
zext_ln23           (zext             ) [ 00000000000000000000]
tmp_s               (bitconcatenate   ) [ 00000000000000000000]
zext_ln23_1         (zext             ) [ 00000000000000000000]
sub_ln23            (sub              ) [ 00011000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
br_ln29             (br               ) [ 00111111000000000000]
ix_in_1             (phi              ) [ 00010000000000000000]
j_0                 (phi              ) [ 00010000000000000000]
icmp_ln19           (icmp             ) [ 00111000000000000000]
empty_46            (speclooptripcount) [ 00000000000000000000]
j                   (add              ) [ 00111000000000000000]
br_ln19             (br               ) [ 00000000000000000000]
add_ln24            (add              ) [ 00111000000000000000]
zext_ln23_3         (zext             ) [ 00000000000000000000]
add_ln23            (add              ) [ 00001000000000000000]
zext_ln23_2         (zext             ) [ 00000000000000000000]
cnn_input_addr      (getelementptr    ) [ 00001000000000000000]
br_ln0              (br               ) [ 01111000000000000000]
sext_ln23           (sext             ) [ 00000000000000000000]
conv_1_input_0_addr (getelementptr    ) [ 00000000000000000000]
cnn_input_load      (load             ) [ 00000000000000000000]
store_ln23          (store            ) [ 00000000000000000000]
br_ln19             (br               ) [ 00111000000000000000]
phi_ln29            (phi              ) [ 00000111000000000000]
phi_mul             (phi              ) [ 00000110000000000000]
add_ln29_4          (add              ) [ 00100111000000000000]
add_ln29            (add              ) [ 00100111000000000000]
empty_47            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_1          (phi              ) [ 00000011000000000000]
add_ln29_1          (add              ) [ 00000111000000000000]
zext_ln29           (zext             ) [ 00000000000000000000]
add_ln29_3          (add              ) [ 00000001000000000000]
empty_48            (speclooptripcount) [ 00000000000000000000]
br_ln0              (br               ) [ 00000111000000000000]
phi_ln29_2          (phi              ) [ 00000001000000000000]
add_ln29_2          (add              ) [ 00000111000000000000]
tmp_12              (bitconcatenate   ) [ 00000000000000000000]
zext_ln29_1         (zext             ) [ 00000000000000000000]
conv_1_out_addr     (getelementptr    ) [ 00000000000000000000]
store_ln29          (store            ) [ 00000000000000000000]
icmp_ln29           (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty_49            (speclooptripcount) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_1         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00000111000000000000]
icmp_ln29_2         (icmp             ) [ 00000111000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
br_ln29             (br               ) [ 00100111000000000000]
call_ln30           (call             ) [ 00000000000000000000]
call_ln36           (call             ) [ 00000000000000000000]
call_ln41           (call             ) [ 00000000000000000000]
call_ln46           (call             ) [ 00000000000000000000]
call_ln49           (call             ) [ 00000000000000000000]
call_ln51           (call             ) [ 00000000000000000000]
ret_ln52            (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_2_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_2_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flat_array">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv_1_out_st"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="conv_1_input_0_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cnn_input_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_1_input_0_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_0_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln23_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_1_out_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="15" slack="0"/>
<pin id="134" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln29_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="5" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="ix_in_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="ix_in_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="ix_in_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="ix_in_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="phi_ln29_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="phi_ln29_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="phi_mul_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="phi_mul_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="phi_ln29_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="phi_ln29_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_1/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="phi_ln29_2_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29_2 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="phi_ln29_2_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29_2/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_dense_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/18 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_conv_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="32" slack="0"/>
<pin id="249" dir="0" index="4" bw="32" slack="0"/>
<pin id="250" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_conv_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="32" slack="0"/>
<pin id="261" dir="0" index="4" bw="32" slack="0"/>
<pin id="262" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_max_pool_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_max_pool_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/14 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_flat_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/16 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln17_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ix_in_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln23_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sub_ln23_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="7" slack="0"/>
<pin id="334" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln19_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln24_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln23_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln23_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="1"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln23_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln23_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln29_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln29_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln29_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln29_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln29_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="10" slack="1"/>
<pin id="398" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln29_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="1"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln29_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln29_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln29_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="1"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln29_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="2"/>
<pin id="433" dir="0" index="1" bw="5" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_2/7 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="445" class="1005" name="ix_in_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="450" class="1005" name="sub_ln23_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="1"/>
<pin id="452" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23 "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="463" class="1005" name="add_ln24_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="10" slack="0"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="468" class="1005" name="add_ln23_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="473" class="1005" name="cnn_input_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="1"/>
<pin id="475" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_ln29_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln29_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="488" class="1005" name="add_ln29_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="add_ln29_3_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="1"/>
<pin id="495" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_3 "/>
</bind>
</comp>

<comp id="498" class="1005" name="add_ln29_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="111" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="72" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="175"><net_src comp="154" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="271"><net_src comp="86" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="90" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="147" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="147" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="158" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="147" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="147" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="315" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="180" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="180" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="169" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="180" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="169" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="372"><net_src comp="369" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="377"><net_src comp="203" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="191" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="215" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="52" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="215" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="199" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="227" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="227" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="423"><net_src comp="227" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="211" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="82" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="187" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="82" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="295" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="448"><net_src comp="301" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="453"><net_src comp="331" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="461"><net_src comp="343" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="466"><net_src comp="349" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="471"><net_src comp="359" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="476"><net_src comp="104" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="481"><net_src comp="373" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="486"><net_src comp="379" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="491"><net_src comp="385" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="496"><net_src comp="395" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="501"><net_src comp="401" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {18 19 }
	Port: max_pool_1_out | {10 11 }
	Port: conv_2_out | {12 13 }
	Port: max_pool_2_out | {14 15 }
	Port: flat_array | {16 17 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_0 | {8 9 }
	Port: cnn : conv_1_bias | {8 9 }
	Port: cnn : max_pool_1_out | {12 13 }
	Port: cnn : conv_2_weights | {12 13 }
	Port: cnn : conv_2_bias | {12 13 }
	Port: cnn : conv_2_out | {14 15 }
	Port: cnn : max_pool_2_out | {16 17 }
	Port: cnn : flat_array | {18 19 }
	Port: cnn : dense_weights | {18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		ix_in : 1
		tmp : 1
		zext_ln23 : 2
		tmp_s : 1
		zext_ln23_1 : 2
		sub_ln23 : 3
	State 3
		icmp_ln19 : 1
		j : 1
		br_ln19 : 2
		add_ln24 : 1
		zext_ln23_3 : 1
		add_ln23 : 2
		zext_ln23_2 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
	State 4
		conv_1_input_0_addr : 1
		store_ln23 : 2
	State 5
		add_ln29_4 : 1
		add_ln29 : 1
	State 6
		add_ln29_1 : 1
		zext_ln29 : 1
		add_ln29_3 : 2
	State 7
		add_ln29_2 : 1
		tmp_12 : 1
		zext_ln29_1 : 2
		conv_1_out_addr : 3
		store_ln29 : 4
		icmp_ln29 : 1
		br_ln29 : 2
		br_ln29 : 1
		br_ln29 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_dense_fu_234   |    0    |    14   | 16.0125 |   1410  |   3212  |    0    |
|          |   grp_conv_2_fu_244   |    0    |    5    | 19.5505 |   870   |   1439  |    0    |
|   call   |   grp_conv_1_fu_256   |    0    |    5    | 19.5505 |   800   |   1382  |    0    |
|          | grp_max_pool_1_fu_266 |    0    |    0    |  3.538  |   232   |   651   |    0    |
|          | grp_max_pool_2_fu_273 |    0    |    0    |  1.769  |   208   |   621   |    0    |
|          |    grp_flat_fu_281    |    0    |    0    |  3.538  |   121   |   167   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_295       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_301     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_343       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln24_fu_349    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln23_fu_359    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln29_4_fu_373   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    add_ln29_fu_379    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_1_fu_385   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln29_3_fu_395   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |   add_ln29_2_fu_401   |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln17_fu_289   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln19_fu_337   |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln29_fu_419   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_1_fu_425  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln29_2_fu_431  |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln23_fu_331    |    0    |    0    |    0    |    0    |    14   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       tmp_fu_307      |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_319     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_12_fu_407     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln23_fu_315   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_1_fu_327  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln23_3_fu_355  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln23_2_fu_364  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln29_fu_391   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_414  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln23_fu_369   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    24   | 63.9585 |   3641  |   7685  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |    -   |
| conv_1_input_0 |    2   |    0   |    0   |    0   |
|   conv_1_out   |   64   |    0   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |    -   |
|   conv_2_bias  |    1   |    0   |    0   |    -   |
|   conv_2_out   |   16   |    0   |    0   |    0   |
| conv_2_weights |   64   |    0   |    0   |    -   |
|  dense_weights |   32   |    0   |    0   |    -   |
|   flat_array   |    4   |    0   |    0   |    0   |
| max_pool_1_out |   16   |    0   |    0   |    0   |
| max_pool_2_out |    4   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   205  |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_468   |   11   |
|   add_ln24_reg_463   |   10   |
|  add_ln29_1_reg_488  |    5   |
|  add_ln29_2_reg_498  |    5   |
|  add_ln29_3_reg_493  |   10   |
|  add_ln29_4_reg_478  |   10   |
|   add_ln29_reg_483   |    5   |
|cnn_input_addr_reg_473|   10   |
|      i_0_reg_143     |    5   |
|       i_reg_440      |    5   |
|    ix_in_0_reg_154   |   10   |
|    ix_in_1_reg_166   |   10   |
|     ix_in_reg_445    |   10   |
|      j_0_reg_176     |    5   |
|       j_reg_458      |    5   |
|  phi_ln29_1_reg_211  |    5   |
|  phi_ln29_2_reg_223  |    5   |
|   phi_ln29_reg_187   |    5   |
|    phi_mul_reg_199   |   10   |
|   sub_ln23_reg_450   |   11   |
+----------------------+--------+
|         Total        |   152  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_111 |  p0  |   2  |  10  |   20   ||    9    |
|   ix_in_0_reg_154  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_ln29_reg_187  |  p0  |   2  |   5  |   10   ||    9    |
|   phi_mul_reg_199  |  p0  |   2  |  10  |   20   ||    9    |
| phi_ln29_1_reg_211 |  p0  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   80   ||  8.845  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   24   |   63   |  3641  |  7685  |    0   |
|   Memory  |   205  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   152  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   205  |   24   |   72   |  3793  |  7730  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
