#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-72-gd3b0992a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x561b279cad80 .scope module, "testbench" "testbench" 2 13;
 .timescale 0 0;
v0x561b28258420_0 .var "clk", 0 0;
v0x561b282584c0_0 .var "code", 2047 0;
v0x561b28258580_0 .var "reset", 0 0;
S_0x561b27c956a0 .scope module, "computer" "computer" 2 35, 3 1 0, S_0x561b279cad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2048 "code";
L_0x7fcde057f060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561b28254f80_0 .net/2u *"_ivl_10", 2 0, L_0x7fcde057f060;  1 drivers
v0x561b28255080_0 .net *"_ivl_12", 10 0, L_0x561b28258800;  1 drivers
v0x561b28255160_0 .net *"_ivl_15", 0 0, L_0x561b28258980;  1 drivers
L_0x7fcde057f0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x561b28255220_0 .net/2u *"_ivl_18", 2 0, L_0x7fcde057f0a8;  1 drivers
L_0x7fcde057f018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b28255300_0 .net/2u *"_ivl_2", 2 0, L_0x7fcde057f018;  1 drivers
v0x561b282553e0_0 .net *"_ivl_20", 10 0, L_0x561b28258a20;  1 drivers
v0x561b282554c0_0 .net *"_ivl_23", 0 0, L_0x561b28258b40;  1 drivers
L_0x7fcde057f0f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x561b282555a0_0 .net/2u *"_ivl_26", 2 0, L_0x7fcde057f0f0;  1 drivers
v0x561b28255680_0 .net *"_ivl_28", 10 0, L_0x561b28258cb0;  1 drivers
v0x561b282557f0_0 .net *"_ivl_31", 0 0, L_0x561b28258da0;  1 drivers
L_0x7fcde057f138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x561b282558d0_0 .net/2u *"_ivl_34", 2 0, L_0x7fcde057f138;  1 drivers
v0x561b282559b0_0 .net *"_ivl_36", 10 0, L_0x561b28258f30;  1 drivers
v0x561b28255a90_0 .net *"_ivl_39", 0 0, L_0x561b28259020;  1 drivers
v0x561b28255b70_0 .net *"_ivl_4", 10 0, L_0x561b28258620;  1 drivers
L_0x7fcde057f180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x561b28255c50_0 .net/2u *"_ivl_42", 2 0, L_0x7fcde057f180;  1 drivers
v0x561b28255d30_0 .net *"_ivl_44", 10 0, L_0x561b28259170;  1 drivers
v0x561b28255e10_0 .net *"_ivl_47", 0 0, L_0x561b28259240;  1 drivers
L_0x7fcde057f1c8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x561b28256000_0 .net/2u *"_ivl_50", 2 0, L_0x7fcde057f1c8;  1 drivers
v0x561b282560e0_0 .net *"_ivl_52", 10 0, L_0x561b282593a0;  1 drivers
v0x561b282561c0_0 .net *"_ivl_55", 0 0, L_0x561b282594c0;  1 drivers
L_0x7fcde057f210 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x561b282562a0_0 .net/2u *"_ivl_59", 2 0, L_0x7fcde057f210;  1 drivers
v0x561b28256380_0 .net *"_ivl_61", 10 0, L_0x561b28259a10;  1 drivers
v0x561b28256460_0 .net *"_ivl_64", 0 0, L_0x561b28259b90;  1 drivers
L_0x7fcde057f258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b28256540_0 .net/2u *"_ivl_65", 7 0, L_0x7fcde057f258;  1 drivers
L_0x7fcde057f2a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b28256620_0 .net/2u *"_ivl_69", 7 0, L_0x7fcde057f2a0;  1 drivers
v0x561b28256700_0 .net *"_ivl_7", 0 0, L_0x561b282586c0;  1 drivers
L_0x7fcde057f2e8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x561b282567e0_0 .net/2u *"_ivl_73", 7 0, L_0x7fcde057f2e8;  1 drivers
v0x561b282568c0_0 .var "a_enable_in", 0 0;
v0x561b28256960_0 .var "a_enable_out", 0 0;
v0x561b28256a00_0 .var "alu_a_enable_in", 0 0;
v0x561b28256aa0_0 .var "alu_b_enable_in", 0 0;
v0x561b28256b40_0 .var "alu_c_enable_out", 0 0;
v0x561b28256be0_0 .var "b_enable_in", 0 0;
v0x561b28256e90_0 .var "b_enable_out", 0 0;
v0x561b28256f30_0 .var "branch_enable", 0 0;
v0x561b28256fd0_0 .var "bus", 7 0;
RS_0x7fcde0692708 .resolv tri, v0x561b27b826f0_0, L_0x561b282b9080, L_0x561b282c5150, L_0x561b282d1220, L_0x561b282dcdc0, L_0x561b28332670, L_0x561b2833e2f0, L_0x561b28349c80, L_0x561b28355b70, L_0x561b28361af0, L_0x561b282dc910, L_0x561b2837a120, L_0x561b28386130, L_0x561b28392140, L_0x561b283aa1b0, L_0x561b283b5ef0, L_0x561b283c1cf0, L_0x561b283ce560, L_0x561b283da470, L_0x561b283e63a0, L_0x561b283f2370, L_0x561b283fe3c0, L_0x561b2840a3d0;
v0x561b28257070_0 .net8 "bus_out", 7 0, RS_0x7fcde0692708;  23 drivers
v0x561b28257130_0 .var "c_enable_in", 0 0;
v0x561b282571d0_0 .var "c_enable_out", 0 0;
v0x561b28257270_0 .net "clk", 0 0, v0x561b28258420_0;  1 drivers
v0x561b28257310_0 .net "code", 2047 0, v0x561b282584c0_0;  1 drivers
v0x561b282573f0_0 .net "code_pointer", 7 0, L_0x561b28263980;  1 drivers
v0x561b282574b0_0 .var "current_instruction_limit", 7 0;
v0x561b28257570_0 .var "d_enable_in", 0 0;
v0x561b28257610_0 .var "d_enable_out", 0 0;
v0x561b282576b0_0 .net "equal", 0 0, L_0x561b2840db80;  1 drivers
v0x561b28257750_0 .var "flags_enable_in", 0 0;
v0x561b282577f0_0 .net "greater", 0 0, L_0x561b2840dc10;  1 drivers
v0x561b282578e0_0 .net "instruction", 7 0, L_0x561b28259740;  1 drivers
v0x561b28257980_0 .net "instruction_count", 7 0, L_0x561b28277590;  1 drivers
v0x561b28257a90_0 .net "instruction_enable_in", 0 0, L_0x561b28259cd0;  1 drivers
v0x561b28257b30_0 .net "instruction_limit_out", 7 0, L_0x561b28296af0;  1 drivers
v0x561b28257bf0_0 .net "instruction_out", 7 0, L_0x561b2828bd70;  1 drivers
v0x561b28257ce0_0 .net "lesser", 0 0, L_0x561b2840dca0;  1 drivers
v0x561b28257dd0_0 .var "mem_read_enable", 0 0;
v0x561b28257e70_0 .var "mem_write_enable", 0 0;
v0x561b28257f10_0 .net "operand1_enable_in", 0 0, L_0x561b28259e10;  1 drivers
v0x561b28257fb0_0 .net "operand1_out", 7 0, L_0x561b282a1f60;  1 drivers
v0x561b282580a0_0 .net "operand2_enable_in", 0 0, L_0x561b28259eb0;  1 drivers
v0x561b28258140_0 .net "operand2_out", 7 0, L_0x561b282ad2b0;  1 drivers
v0x561b282581e0_0 .net "reset", 0 0, v0x561b28258580_0;  1 drivers
v0x561b28258280_0 .var "stack_read_enable", 0 0;
v0x561b28258320_0 .var "stack_write_enable", 0 0;
E_0x561b26ff17e0/0 .event edge, v0x561b27b830d0_0, v0x561b278eac30_0, v0x561b2798c180_0, v0x561b27c03200_0;
E_0x561b26ff17e0/1 .event edge, v0x561b27be0210_0;
E_0x561b26ff17e0 .event/or E_0x561b26ff17e0/0, E_0x561b26ff17e0/1;
E_0x561b26ff15a0 .event edge, v0x561b278eac30_0, v0x561b27b830d0_0;
E_0x561b26ff1940 .event edge, v0x561b27b830d0_0;
E_0x561b26ff17a0 .event edge, v0x561b27b830d0_0, v0x561b278eac30_0;
E_0x561b26ff4a10 .event edge, v0x561b27b830d0_0, v0x561b27eeb670_0, v0x561b278eac30_0, v0x561b27bcd480_0;
E_0x561b26ff1560 .event edge, v0x561b27b830d0_0, v0x561b278eac30_0, v0x561b27eeb670_0;
E_0x561b27a8c8c0 .event edge, v0x561b27b830d0_0, v0x561b278eac30_0, v0x561b280477e0_0, v0x561b27eeb670_0;
E_0x561b27b37fe0 .event edge, v0x561b27eeb670_0;
L_0x561b28258620 .concat [ 3 8 0 0], L_0x7fcde057f018, L_0x561b28263980;
L_0x561b282586c0 .part/v v0x561b282584c0_0, L_0x561b28258620, 1;
L_0x561b28258800 .concat [ 3 8 0 0], L_0x7fcde057f060, L_0x561b28263980;
L_0x561b28258980 .part/v v0x561b282584c0_0, L_0x561b28258800, 1;
L_0x561b28258a20 .concat [ 3 8 0 0], L_0x7fcde057f0a8, L_0x561b28263980;
L_0x561b28258b40 .part/v v0x561b282584c0_0, L_0x561b28258a20, 1;
L_0x561b28258cb0 .concat [ 3 8 0 0], L_0x7fcde057f0f0, L_0x561b28263980;
L_0x561b28258da0 .part/v v0x561b282584c0_0, L_0x561b28258cb0, 1;
L_0x561b28258f30 .concat [ 3 8 0 0], L_0x7fcde057f138, L_0x561b28263980;
L_0x561b28259020 .part/v v0x561b282584c0_0, L_0x561b28258f30, 1;
L_0x561b28259170 .concat [ 3 8 0 0], L_0x7fcde057f180, L_0x561b28263980;
L_0x561b28259240 .part/v v0x561b282584c0_0, L_0x561b28259170, 1;
L_0x561b282593a0 .concat [ 3 8 0 0], L_0x7fcde057f1c8, L_0x561b28263980;
L_0x561b282594c0 .part/v v0x561b282584c0_0, L_0x561b282593a0, 1;
LS_0x561b28259740_0_0 .concat8 [ 1 1 1 1], L_0x561b282586c0, L_0x561b28258980, L_0x561b28258b40, L_0x561b28258da0;
LS_0x561b28259740_0_4 .concat8 [ 1 1 1 1], L_0x561b28259020, L_0x561b28259240, L_0x561b282594c0, L_0x561b28259b90;
L_0x561b28259740 .concat8 [ 4 4 0 0], LS_0x561b28259740_0_0, LS_0x561b28259740_0_4;
L_0x561b28259a10 .concat [ 3 8 0 0], L_0x7fcde057f210, L_0x561b28263980;
L_0x561b28259b90 .part/v v0x561b282584c0_0, L_0x561b28259a10, 1;
L_0x561b28259cd0 .cmp/eq 8, L_0x561b28277590, L_0x7fcde057f258;
L_0x561b28259e10 .cmp/eq 8, L_0x561b28277590, L_0x7fcde057f2a0;
L_0x561b28259eb0 .cmp/eq 8, L_0x561b28277590, L_0x7fcde057f2e8;
L_0x561b28281350 .functor MUXZ 8, L_0x561b28296af0, v0x561b282574b0_0, L_0x561b28259cd0, C4<>;
S_0x561b27c966e0 .scope module, "a_reg" "byte_register" 3 382, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27bdb220_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bdb2c0_0 .net "data", 7 0, v0x561b28256fd0_0;  1 drivers
v0x561b27bd4350_0 .net "enable_in", 0 0, v0x561b282568c0_0;  1 drivers
v0x561b27bd43f0_0 .net "enable_out", 0 0, v0x561b28256960_0;  1 drivers
v0x561b27bcd480_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27bc65b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b8870 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282b8960 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282b8a50 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282b8b40 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282b8c30 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282b8d20 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282b8e50 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282b8f40 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282b9080_0_0 .concat [ 1 1 1 1], L_0x561b282ad3f0, L_0x561b282aec30, L_0x561b282b05b0, L_0x561b282b17d0;
LS_0x561b282b9080_0_4 .concat [ 1 1 1 1], L_0x561b282b2df0, L_0x561b282b4290, L_0x561b282b5730, L_0x561b282b7330;
L_0x561b282b9080 .concat [ 4 4 0 0], LS_0x561b282b9080_0_0, LS_0x561b282b9080_0_4;
S_0x561b27c92b40 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ae8a0 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8870, C4<1>, C4<1>;
L_0x561b282ae950 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282ae9e0 .functor AND 1, L_0x561b282ae950, L_0x561b282ae060, C4<1>, C4<1>;
L_0x561b282aeac0 .functor OR 1, L_0x561b282ae8a0, L_0x561b282ae9e0, C4<0>, C4<0>;
o0x7fcde068caf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27af1150_0 name=_ivl_0
v0x561b27aea280_0 .net *"_ivl_4", 0 0, L_0x561b282ae8a0;  1 drivers
v0x561b27ae33b0_0 .net *"_ivl_6", 0 0, L_0x561b282ae950;  1 drivers
v0x561b27adc4e0_0 .net *"_ivl_8", 0 0, L_0x561b282ae9e0;  1 drivers
v0x561b27b1c5a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b55790_0 .net "data", 0 0, L_0x561b282b8870;  1 drivers
v0x561b27b4e8c0_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27b479f0_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27b40b20_0 .net "out", 0 0, L_0x561b282ad3f0;  1 drivers
v0x561b27b31210_0 .net "q", 0 0, L_0x561b282ae060;  1 drivers
v0x561b27b2a340_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282ad3f0 .functor MUXZ 1, o0x7fcde068caf8, L_0x561b282ae060, v0x561b28256960_0, C4<>;
S_0x561b27c93b80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c92b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282addf0 .functor NOT 1, L_0x561b282aeac0, C4<0>, C4<0>, C4<0>;
L_0x561b282ae830 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27aa32f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a9c420_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a95550_0 .net "d", 0 0, L_0x561b282aeac0;  1 drivers
v0x561b27a85af0_0 .net "master_q", 0 0, L_0x561b282ad6e0;  1 drivers
v0x561b27ad5610_0 .net "master_q_bar", 0 0, L_0x561b282ad960;  1 drivers
L_0x7fcde0580068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27b0e800_0 .net "preset", 0 0, L_0x7fcde0580068;  1 drivers
v0x561b27b07930_0 .net "q", 0 0, L_0x561b282ae060;  alias, 1 drivers
v0x561b27af8020_0 .net "q_bar", 0 0, L_0x561b282ae290;  1 drivers
S_0x561b27c8ffe0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c93b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ada20 .functor AND 1, L_0x561b282aeac0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282adb00 .functor NOT 1, L_0x561b282ada20, C4<0>, C4<0>, C4<0>;
L_0x561b282adc30 .functor AND 1, L_0x561b282addf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282adcc0 .functor NOT 1, L_0x561b282adc30, C4<0>, C4<0>, C4<0>;
v0x561b27839e60_0 .net *"_ivl_0", 0 0, L_0x561b282ada20;  1 drivers
v0x561b27871c80_0 .net *"_ivl_4", 0 0, L_0x561b282adc30;  1 drivers
v0x561b278a9a70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278a2ba0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2789bcd0_0 .net "preset", 0 0, L_0x7fcde0580068;  alias, 1 drivers
v0x561b2788d7c0_0 .net "q", 0 0, L_0x561b282ad6e0;  alias, 1 drivers
v0x561b278868f0_0 .net "q_bar", 0 0, L_0x561b282ad960;  alias, 1 drivers
v0x561b2787fa20_0 .net "reset", 0 0, L_0x561b282addf0;  1 drivers
v0x561b27878b50_0 .net "set", 0 0, L_0x561b282aeac0;  alias, 1 drivers
S_0x561b27c91020 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c8ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ad520 .functor AND 1, L_0x561b282adb00, L_0x7fcde0580068, C4<1>, C4<1>;
L_0x561b282ad590 .functor AND 1, L_0x561b282ad520, L_0x561b282ad960, C4<1>, C4<1>;
L_0x561b282ad6e0 .functor NOT 1, L_0x561b282ad590, C4<0>, C4<0>, C4<0>;
L_0x561b282ad830 .functor AND 1, L_0x561b282adcc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ad8a0 .functor AND 1, L_0x561b282ad830, L_0x561b282ad6e0, C4<1>, C4<1>;
L_0x561b282ad960 .functor NOT 1, L_0x561b282ad8a0, C4<0>, C4<0>, C4<0>;
v0x561b276cf670_0 .net *"_ivl_0", 0 0, L_0x561b282ad520;  1 drivers
v0x561b276ccb10_0 .net *"_ivl_2", 0 0, L_0x561b282ad590;  1 drivers
v0x561b276c9f80_0 .net *"_ivl_6", 0 0, L_0x561b282ad830;  1 drivers
v0x561b27832f90_0 .net *"_ivl_8", 0 0, L_0x561b282ad8a0;  1 drivers
v0x561b2786adb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27863ee0_0 .net "preset", 0 0, L_0x7fcde0580068;  alias, 1 drivers
v0x561b278559a0_0 .net "q", 0 0, L_0x561b282ad6e0;  alias, 1 drivers
v0x561b2784ead0_0 .net "q_bar", 0 0, L_0x561b282ad960;  alias, 1 drivers
v0x561b27847c00_0 .net "reset", 0 0, L_0x561b282adcc0;  1 drivers
v0x561b27840d30_0 .net "set", 0 0, L_0x561b282adb00;  1 drivers
S_0x561b27c8d480 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c93b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ae440 .functor AND 1, L_0x561b282ad6e0, L_0x561b282ae830, C4<1>, C4<1>;
L_0x561b282ae4f0 .functor NOT 1, L_0x561b282ae440, C4<0>, C4<0>, C4<0>;
L_0x561b282ae620 .functor AND 1, L_0x561b282ad960, L_0x561b282ae830, C4<1>, C4<1>;
L_0x561b282ae700 .functor NOT 1, L_0x561b282ae620, C4<0>, C4<0>, C4<0>;
v0x561b27a69fb0_0 .net *"_ivl_0", 0 0, L_0x561b282ae440;  1 drivers
v0x561b27a630e0_0 .net *"_ivl_4", 0 0, L_0x561b282ae620;  1 drivers
v0x561b27a5c210_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278fd3a0_0 .net "enable", 0 0, L_0x561b282ae830;  1 drivers
v0x561b278f64d0_0 .net "preset", 0 0, L_0x7fcde0580068;  alias, 1 drivers
v0x561b27a7ec20_0 .net "q", 0 0, L_0x561b282ae060;  alias, 1 drivers
v0x561b27ab7f60_0 .net "q_bar", 0 0, L_0x561b282ae290;  alias, 1 drivers
v0x561b27ab1090_0 .net "reset", 0 0, L_0x561b282ad960;  alias, 1 drivers
v0x561b27aaa1c0_0 .net "set", 0 0, L_0x561b282ad6e0;  alias, 1 drivers
S_0x561b27c8e4c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c8d480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282aded0 .functor AND 1, L_0x561b282ae4f0, L_0x7fcde0580068, C4<1>, C4<1>;
L_0x561b282adf80 .functor AND 1, L_0x561b282aded0, L_0x561b282ae290, C4<1>, C4<1>;
L_0x561b282ae060 .functor NOT 1, L_0x561b282adf80, C4<0>, C4<0>, C4<0>;
L_0x561b282ae140 .functor AND 1, L_0x561b282ae700, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ae1d0 .functor AND 1, L_0x561b282ae140, L_0x561b282ae060, C4<1>, C4<1>;
L_0x561b282ae290 .functor NOT 1, L_0x561b282ae1d0, C4<0>, C4<0>, C4<0>;
v0x561b278e8730_0 .net *"_ivl_0", 0 0, L_0x561b282aded0;  1 drivers
v0x561b278e1860_0 .net *"_ivl_2", 0 0, L_0x561b282adf80;  1 drivers
v0x561b278da990_0 .net *"_ivl_6", 0 0, L_0x561b282ae140;  1 drivers
v0x561b278d3ac0_0 .net *"_ivl_8", 0 0, L_0x561b282ae1d0;  1 drivers
v0x561b278c55b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278be6e0_0 .net "preset", 0 0, L_0x7fcde0580068;  alias, 1 drivers
v0x561b278b7810_0 .net "q", 0 0, L_0x561b282ae060;  alias, 1 drivers
v0x561b278ef600_0 .net "q_bar", 0 0, L_0x561b282ae290;  alias, 1 drivers
v0x561b27a77d50_0 .net "reset", 0 0, L_0x561b282ae700;  1 drivers
v0x561b27a70e80_0 .net "set", 0 0, L_0x561b282ae4f0;  1 drivers
S_0x561b27c8a920 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b0220 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8960, C4<1>, C4<1>;
L_0x561b282b02d0 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b0360 .functor AND 1, L_0x561b282b02d0, L_0x561b282af9e0, C4<1>, C4<1>;
L_0x561b282b0440 .functor OR 1, L_0x561b282b0220, L_0x561b282b0360, C4<0>, C4<0>;
o0x7fcde068d818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27d5ed40_0 name=_ivl_0
v0x561b27d97f30_0 .net *"_ivl_4", 0 0, L_0x561b282b0220;  1 drivers
v0x561b27d91060_0 .net *"_ivl_6", 0 0, L_0x561b282b02d0;  1 drivers
v0x561b27d8a190_0 .net *"_ivl_8", 0 0, L_0x561b282b0360;  1 drivers
v0x561b27d832c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d739b0_0 .net "data", 0 0, L_0x561b282b8960;  1 drivers
v0x561b27d6cae0_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27d65c10_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27d9ee00_0 .net "out", 0 0, L_0x561b282aec30;  1 drivers
v0x561b27dd7ff0_0 .net "q", 0 0, L_0x561b282af9e0;  1 drivers
v0x561b27dd1120_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282aec30 .functor MUXZ 1, o0x7fcde068d818, L_0x561b282af9e0, v0x561b28256960_0, C4<>;
S_0x561b27c8b960 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c8a920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282af770 .functor NOT 1, L_0x561b282b0440, C4<0>, C4<0>, C4<0>;
L_0x561b282b01b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d10ee0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d4a0d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d3a7c0_0 .net "d", 0 0, L_0x561b282b0440;  1 drivers
v0x561b27d338f0_0 .net "master_q", 0 0, L_0x561b282aefa0;  1 drivers
v0x561b27d2ca20_0 .net "master_q_bar", 0 0, L_0x561b282af260;  1 drivers
L_0x7fcde05800b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27d25b50_0 .net "preset", 0 0, L_0x7fcde05800b0;  1 drivers
v0x561b27d1ec80_0 .net "q", 0 0, L_0x561b282af9e0;  alias, 1 drivers
v0x561b27d17db0_0 .net "q_bar", 0 0, L_0x561b282afc10;  1 drivers
S_0x561b27c87dc0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c8b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282af380 .functor AND 1, L_0x561b282b0440, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282af480 .functor NOT 1, L_0x561b282af380, C4<0>, C4<0>, C4<0>;
L_0x561b282af5b0 .functor AND 1, L_0x561b282af770, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282af640 .functor NOT 1, L_0x561b282af5b0, C4<0>, C4<0>, C4<0>;
v0x561b27bc7b70_0 .net *"_ivl_0", 0 0, L_0x561b282af380;  1 drivers
v0x561b27bc0ca0_0 .net *"_ivl_4", 0 0, L_0x561b282af5b0;  1 drivers
v0x561b27bb9dd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bb2f00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bf2fc0_0 .net "preset", 0 0, L_0x7fcde05800b0;  alias, 1 drivers
v0x561b27c2c1e0_0 .net "q", 0 0, L_0x561b282aefa0;  alias, 1 drivers
v0x561b27c25310_0 .net "q_bar", 0 0, L_0x561b282af260;  alias, 1 drivers
v0x561b27c159d0_0 .net "reset", 0 0, L_0x561b282af770;  1 drivers
v0x561b27c0eb00_0 .net "set", 0 0, L_0x561b282b0440;  alias, 1 drivers
S_0x561b27c88e00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c87dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282aed80 .functor AND 1, L_0x561b282af480, L_0x7fcde05800b0, C4<1>, C4<1>;
L_0x561b282aee30 .functor AND 1, L_0x561b282aed80, L_0x561b282af260, C4<1>, C4<1>;
L_0x561b282aefa0 .functor NOT 1, L_0x561b282aee30, C4<0>, C4<0>, C4<0>;
L_0x561b282af110 .functor AND 1, L_0x561b282af640, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282af1a0 .functor AND 1, L_0x561b282af110, L_0x561b282aefa0, C4<1>, C4<1>;
L_0x561b282af260 .functor NOT 1, L_0x561b282af1a0, C4<0>, C4<0>, C4<0>;
v0x561b27b95850_0 .net *"_ivl_0", 0 0, L_0x561b282aed80;  1 drivers
v0x561b27b8e980_0 .net *"_ivl_2", 0 0, L_0x561b282aee30;  1 drivers
v0x561b27b87ab0_0 .net *"_ivl_6", 0 0, L_0x561b282af110;  1 drivers
v0x561b27b80be0_0 .net *"_ivl_8", 0 0, L_0x561b282af1a0;  1 drivers
v0x561b27b79d10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b6a400_0 .net "preset", 0 0, L_0x7fcde05800b0;  alias, 1 drivers
v0x561b27ba35f0_0 .net "q", 0 0, L_0x561b282aefa0;  alias, 1 drivers
v0x561b27bdc7e0_0 .net "q_bar", 0 0, L_0x561b282af260;  alias, 1 drivers
v0x561b27bd5910_0 .net "reset", 0 0, L_0x561b282af640;  1 drivers
v0x561b27bcea40_0 .net "set", 0 0, L_0x561b282af480;  1 drivers
S_0x561b27c85260 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c8b960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282afdc0 .functor AND 1, L_0x561b282aefa0, L_0x561b282b01b0, C4<1>, C4<1>;
L_0x561b282afe70 .functor NOT 1, L_0x561b282afdc0, C4<0>, C4<0>, C4<0>;
L_0x561b282affa0 .functor AND 1, L_0x561b282af260, L_0x561b282b01b0, C4<1>, C4<1>;
L_0x561b282b0080 .functor NOT 1, L_0x561b282affa0, C4<0>, C4<0>, C4<0>;
v0x561b27c40e50_0 .net *"_ivl_0", 0 0, L_0x561b282afdc0;  1 drivers
v0x561b27cc13c0_0 .net *"_ivl_4", 0 0, L_0x561b282affa0;  1 drivers
v0x561b27cfa700_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cf3830_0 .net "enable", 0 0, L_0x561b282b01b0;  1 drivers
v0x561b27cec960_0 .net "preset", 0 0, L_0x7fcde05800b0;  alias, 1 drivers
v0x561b27ce5a90_0 .net "q", 0 0, L_0x561b282af9e0;  alias, 1 drivers
v0x561b27cdebc0_0 .net "q_bar", 0 0, L_0x561b282afc10;  alias, 1 drivers
v0x561b27cd7cf0_0 .net "reset", 0 0, L_0x561b282af260;  alias, 1 drivers
v0x561b27cc8290_0 .net "set", 0 0, L_0x561b282aefa0;  alias, 1 drivers
S_0x561b27c862a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c85260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282af850 .functor AND 1, L_0x561b282afe70, L_0x7fcde05800b0, C4<1>, C4<1>;
L_0x561b282af900 .functor AND 1, L_0x561b282af850, L_0x561b282afc10, C4<1>, C4<1>;
L_0x561b282af9e0 .functor NOT 1, L_0x561b282af900, C4<0>, C4<0>, C4<0>;
L_0x561b282afac0 .functor AND 1, L_0x561b282b0080, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282afb50 .functor AND 1, L_0x561b282afac0, L_0x561b282af9e0, C4<1>, C4<1>;
L_0x561b282afc10 .functor NOT 1, L_0x561b282afb50, C4<0>, C4<0>, C4<0>;
v0x561b27c00d60_0 .net *"_ivl_0", 0 0, L_0x561b282af850;  1 drivers
v0x561b27bf9e90_0 .net *"_ivl_2", 0 0, L_0x561b282af900;  1 drivers
v0x561b27c39f80_0 .net *"_ivl_6", 0 0, L_0x561b282afac0;  1 drivers
v0x561b27cb3620_0 .net *"_ivl_8", 0 0, L_0x561b282afb50;  1 drivers
v0x561b27cac750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ace740_0 .net "preset", 0 0, L_0x7fcde05800b0;  alias, 1 drivers
v0x561b27ca5880_0 .net "q", 0 0, L_0x561b282af9e0;  alias, 1 drivers
v0x561b27c9e9b0_0 .net "q_bar", 0 0, L_0x561b282afc10;  alias, 1 drivers
v0x561b27c4ebf0_0 .net "reset", 0 0, L_0x561b282b0080;  1 drivers
v0x561b27c47d20_0 .net "set", 0 0, L_0x561b282afe70;  1 drivers
S_0x561b27c82a40 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b1580 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8a50, C4<1>, C4<1>;
L_0x561b282b15f0 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b1660 .functor AND 1, L_0x561b282b15f0, L_0x561b282b1100, C4<1>, C4<1>;
L_0x561b282b16d0 .functor OR 1, L_0x561b282b1580, L_0x561b282b1660, C4<0>, C4<0>;
o0x7fcde068e4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27816ee0_0 name=_ivl_0
v0x561b277dee40_0 .net *"_ivl_4", 0 0, L_0x561b282b1580;  1 drivers
v0x561b2776ed30_0 .net *"_ivl_6", 0 0, L_0x561b282b15f0;  1 drivers
v0x561b277a6dd0_0 .net *"_ivl_8", 0 0, L_0x561b282b1660;  1 drivers
v0x561b279669b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d50fa0_0 .net "data", 0 0, L_0x561b282b8a50;  1 drivers
v0x561b2792e850_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b26fa68a0_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b26f80760_0 .net "out", 0 0, L_0x561b282b05b0;  1 drivers
v0x561b26f8f330_0 .net "q", 0 0, L_0x561b282b1100;  1 drivers
v0x561b26fab1b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b05b0 .functor MUXZ 1, o0x7fcde068e4d8, L_0x561b282b1100, v0x561b28256960_0, C4<>;
S_0x561b27c836c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c82a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b0fb0 .functor NOT 1, L_0x561b282b16d0, C4<0>, C4<0>, C4<0>;
L_0x561b282b1510 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27be53a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bac1b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b72fc0_0 .net "d", 0 0, L_0x561b282b16d0;  1 drivers
v0x561b27b39dd0_0 .net "master_q", 0 0, L_0x561b282b08a0;  1 drivers
v0x561b27b00be0_0 .net "master_q_bar", 0 0, L_0x561b282b0b40;  1 drivers
L_0x7fcde05800f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ac79f0_0 .net "preset", 0 0, L_0x7fcde05800f8;  1 drivers
v0x561b27a55730_0 .net "q", 0 0, L_0x561b282b1100;  alias, 1 drivers
v0x561b27a46c20_0 .net "q_bar", 0 0, L_0x561b282b1250;  1 drivers
S_0x561b27c7fd80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c836c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b0c40 .functor AND 1, L_0x561b282b16d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b0d00 .functor NOT 1, L_0x561b282b0c40, C4<0>, C4<0>, C4<0>;
L_0x561b282b0e10 .functor AND 1, L_0x561b282b0fb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b0ea0 .functor NOT 1, L_0x561b282b0e10, C4<0>, C4<0>, C4<0>;
v0x561b27e35760_0 .net *"_ivl_0", 0 0, L_0x561b282b0c40;  1 drivers
v0x561b27e6e950_0 .net *"_ivl_4", 0 0, L_0x561b282b0e10;  1 drivers
v0x561b27e67a80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e58170_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e512a0_0 .net "preset", 0 0, L_0x7fcde05800f8;  alias, 1 drivers
v0x561b27e4a3d0_0 .net "q", 0 0, L_0x561b282b08a0;  alias, 1 drivers
v0x561b27e43500_0 .net "q_bar", 0 0, L_0x561b282b0b40;  alias, 1 drivers
v0x561b27e3c630_0 .net "reset", 0 0, L_0x561b282b0fb0;  1 drivers
v0x561b27e75820_0 .net "set", 0 0, L_0x561b282b16d0;  alias, 1 drivers
S_0x561b27c80dc0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c7fd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b06e0 .functor AND 1, L_0x561b282b0d00, L_0x7fcde05800f8, C4<1>, C4<1>;
L_0x561b282b0750 .functor AND 1, L_0x561b282b06e0, L_0x561b282b0b40, C4<1>, C4<1>;
L_0x561b282b08a0 .functor NOT 1, L_0x561b282b0750, C4<0>, C4<0>, C4<0>;
L_0x561b282b09f0 .functor AND 1, L_0x561b282b0ea0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b0a80 .functor AND 1, L_0x561b282b09f0, L_0x561b282b08a0, C4<1>, C4<1>;
L_0x561b282b0b40 .functor NOT 1, L_0x561b282b0a80, C4<0>, C4<0>, C4<0>;
v0x561b27dacba0_0 .net *"_ivl_0", 0 0, L_0x561b282b06e0;  1 drivers
v0x561b27da5cd0_0 .net *"_ivl_2", 0 0, L_0x561b282b0750;  1 drivers
v0x561b27de5d90_0 .net *"_ivl_6", 0 0, L_0x561b282b09f0;  1 drivers
v0x561b27e1ef80_0 .net *"_ivl_8", 0 0, L_0x561b282b0a80;  1 drivers
v0x561b27e180b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e111e0_0 .net "preset", 0 0, L_0x7fcde05800f8;  alias, 1 drivers
v0x561b27e0a310_0 .net "q", 0 0, L_0x561b282b08a0;  alias, 1 drivers
v0x561b27e03440_0 .net "q_bar", 0 0, L_0x561b282b0b40;  alias, 1 drivers
v0x561b27dfc570_0 .net "reset", 0 0, L_0x561b282b0ea0;  1 drivers
v0x561b27df56a0_0 .net "set", 0 0, L_0x561b282b0d00;  1 drivers
S_0x561b27c7d220 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c836c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b1350 .functor AND 1, L_0x561b282b08a0, L_0x561b282b1510, C4<1>, C4<1>;
L_0x561b282b13c0 .functor NOT 1, L_0x561b282b1350, C4<0>, C4<0>, C4<0>;
L_0x561b282b1430 .functor AND 1, L_0x561b282b0b40, L_0x561b282b1510, C4<1>, C4<1>;
L_0x561b282b14a0 .functor NOT 1, L_0x561b282b1430, C4<0>, C4<0>, C4<0>;
v0x561b276e5050_0 .net *"_ivl_0", 0 0, L_0x561b282b1350;  1 drivers
v0x561b277393f0_0 .net *"_ivl_4", 0 0, L_0x561b282b1430;  1 drivers
v0x561b27c816c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c973c0_0 .net "enable", 0 0, L_0x561b282b1510;  1 drivers
v0x561b27db5760_0 .net "preset", 0 0, L_0x7fcde05800f8;  alias, 1 drivers
v0x561b27d7c570_0 .net "q", 0 0, L_0x561b282b1100;  alias, 1 drivers
v0x561b27d43380_0 .net "q_bar", 0 0, L_0x561b282b1250;  alias, 1 drivers
v0x561b27d0a190_0 .net "reset", 0 0, L_0x561b282b0b40;  alias, 1 drivers
v0x561b27cd0e50_0 .net "set", 0 0, L_0x561b282b08a0;  alias, 1 drivers
S_0x561b27c7e260 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c7d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b1020 .functor AND 1, L_0x561b282b13c0, L_0x7fcde05800f8, C4<1>, C4<1>;
L_0x561b282b1090 .functor AND 1, L_0x561b282b1020, L_0x561b282b1250, C4<1>, C4<1>;
L_0x561b282b1100 .functor NOT 1, L_0x561b282b1090, C4<0>, C4<0>, C4<0>;
L_0x561b282b1170 .functor AND 1, L_0x561b282b14a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b11e0 .functor AND 1, L_0x561b282b1170, L_0x561b282b1100, C4<1>, C4<1>;
L_0x561b282b1250 .functor NOT 1, L_0x561b282b11e0, C4<0>, C4<0>, C4<0>;
v0x561b27eb7d30_0 .net *"_ivl_0", 0 0, L_0x561b282b1020;  1 drivers
v0x561b26f9cbe0_0 .net *"_ivl_2", 0 0, L_0x561b282b1090;  1 drivers
v0x561b27e91360_0 .net *"_ivl_6", 0 0, L_0x561b282b1170;  1 drivers
v0x561b27e8a490_0 .net *"_ivl_8", 0 0, L_0x561b282b11e0;  1 drivers
v0x561b27e835c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e7c6f0_0 .net "preset", 0 0, L_0x7fcde05800f8;  alias, 1 drivers
v0x561b27ea0a20_0 .net "q", 0 0, L_0x561b282b1100;  alias, 1 drivers
v0x561b279dfcf0_0 .net "q_bar", 0 0, L_0x561b282b1250;  alias, 1 drivers
v0x561b279b3fe0_0 .net "reset", 0 0, L_0x561b282b14a0;  1 drivers
v0x561b279c9900_0 .net "set", 0 0, L_0x561b282b13c0;  1 drivers
S_0x561b27c7a6c0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b28a0 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8b40, C4<1>, C4<1>;
L_0x561b282b2b20 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b2b90 .functor AND 1, L_0x561b282b2b20, L_0x561b282b21b0, C4<1>, C4<1>;
L_0x561b282b2c50 .functor OR 1, L_0x561b282b28a0, L_0x561b282b2b90, C4<0>, C4<0>;
o0x7fcde068f198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b278c8460_0 name=_ivl_0
v0x561b2769e8a0_0 .net *"_ivl_4", 0 0, L_0x561b282b28a0;  1 drivers
v0x561b276a3cf0_0 .net *"_ivl_6", 0 0, L_0x561b282b2b20;  1 drivers
v0x561b276a91f0_0 .net *"_ivl_8", 0 0, L_0x561b282b2b90;  1 drivers
v0x561b276ae6f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276b3bf0_0 .net "data", 0 0, L_0x561b282b8b40;  1 drivers
v0x561b276b90f0_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b276be5f0_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b276c3af0_0 .net "out", 0 0, L_0x561b282b17d0;  1 drivers
v0x561b276e63e0_0 .net "q", 0 0, L_0x561b282b21b0;  1 drivers
v0x561b276e65e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b17d0 .functor MUXZ 1, o0x7fcde068f198, L_0x561b282b21b0, v0x561b28256960_0, C4<>;
S_0x561b27c7b700 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c7a6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b1fc0 .functor NOT 1, L_0x561b282b2c50, C4<0>, C4<0>, C4<0>;
L_0x561b282b2830 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278897a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27890670_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27897cb0_0 .net "d", 0 0, L_0x561b282b2c50;  1 drivers
v0x561b2789eb80_0 .net "master_q", 0 0, L_0x561b282b1a70;  1 drivers
v0x561b278a5a50_0 .net "master_q_bar", 0 0, L_0x561b282b1c50;  1 drivers
L_0x7fcde0580140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b278ac920_0 .net "preset", 0 0, L_0x7fcde0580140;  1 drivers
v0x561b278ba6c0_0 .net "q", 0 0, L_0x561b282b21b0;  alias, 1 drivers
v0x561b278c1590_0 .net "q_bar", 0 0, L_0x561b282b23a0;  1 drivers
S_0x561b27c77b60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c7b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b1cc0 .functor AND 1, L_0x561b282b2c50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b1d30 .functor NOT 1, L_0x561b282b1cc0, C4<0>, C4<0>, C4<0>;
L_0x561b282b1e40 .functor AND 1, L_0x561b282b1fc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b1eb0 .functor NOT 1, L_0x561b282b1e40, C4<0>, C4<0>, C4<0>;
v0x561b27843be0_0 .net *"_ivl_0", 0 0, L_0x561b282b1cc0;  1 drivers
v0x561b2784aab0_0 .net *"_ivl_4", 0 0, L_0x561b282b1e40;  1 drivers
v0x561b27851980_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27858850_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27907970_0 .net "preset", 0 0, L_0x7fcde0580140;  alias, 1 drivers
v0x561b2790e840_0 .net "q", 0 0, L_0x561b282b1a70;  alias, 1 drivers
v0x561b27915710_0 .net "q_bar", 0 0, L_0x561b282b1c50;  alias, 1 drivers
v0x561b2791c5e0_0 .net "reset", 0 0, L_0x561b282b1fc0;  1 drivers
v0x561b279234b0_0 .net "set", 0 0, L_0x561b282b2c50;  alias, 1 drivers
S_0x561b27c78ba0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c77b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b1900 .functor AND 1, L_0x561b282b1d30, L_0x7fcde0580140, C4<1>, C4<1>;
L_0x561b282b1970 .functor AND 1, L_0x561b282b1900, L_0x561b282b1c50, C4<1>, C4<1>;
L_0x561b282b1a70 .functor NOT 1, L_0x561b282b1970, C4<0>, C4<0>, C4<0>;
L_0x561b282b1b70 .functor AND 1, L_0x561b282b1eb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b1be0 .functor AND 1, L_0x561b282b1b70, L_0x561b282b1a70, C4<1>, C4<1>;
L_0x561b282b1c50 .functor NOT 1, L_0x561b282b1be0, C4<0>, C4<0>, C4<0>;
v0x561b27ec8880_0 .net *"_ivl_0", 0 0, L_0x561b282b1900;  1 drivers
v0x561b27ecc7b0_0 .net *"_ivl_2", 0 0, L_0x561b282b1970;  1 drivers
v0x561b27ed0ca0_0 .net *"_ivl_6", 0 0, L_0x561b282b1b70;  1 drivers
v0x561b27ed13a0_0 .net *"_ivl_8", 0 0, L_0x561b282b1be0;  1 drivers
v0x561b27ed1aa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ea5490_0 .net "preset", 0 0, L_0x7fcde0580140;  alias, 1 drivers
v0x561b27eae8e0_0 .net "q", 0 0, L_0x561b282b1a70;  alias, 1 drivers
v0x561b278280a0_0 .net "q_bar", 0 0, L_0x561b282b1c50;  alias, 1 drivers
v0x561b2782ef70_0 .net "reset", 0 0, L_0x561b282b1eb0;  1 drivers
v0x561b2783cd10_0 .net "set", 0 0, L_0x561b282b1d30;  1 drivers
S_0x561b27c75000 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c7b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b24e0 .functor AND 1, L_0x561b282b1a70, L_0x561b282b2830, C4<1>, C4<1>;
L_0x561b282b2550 .functor NOT 1, L_0x561b282b24e0, C4<0>, C4<0>, C4<0>;
L_0x561b282b2660 .functor AND 1, L_0x561b282b1c50, L_0x561b282b2830, C4<1>, C4<1>;
L_0x561b282b2720 .functor NOT 1, L_0x561b282b2660, C4<0>, C4<0>, C4<0>;
v0x561b27985e90_0 .net *"_ivl_0", 0 0, L_0x561b282b24e0;  1 drivers
v0x561b2793cc80_0 .net *"_ivl_4", 0 0, L_0x561b282b2660;  1 drivers
v0x561b279f6310_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27974de0_0 .net "enable", 0 0, L_0x561b282b2830;  1 drivers
v0x561b2785fec0_0 .net "preset", 0 0, L_0x7fcde0580140;  alias, 1 drivers
v0x561b27866d90_0 .net "q", 0 0, L_0x561b282b21b0;  alias, 1 drivers
v0x561b2786dc60_0 .net "q_bar", 0 0, L_0x561b282b23a0;  alias, 1 drivers
v0x561b27874b30_0 .net "reset", 0 0, L_0x561b282b1c50;  alias, 1 drivers
v0x561b2787ba00_0 .net "set", 0 0, L_0x561b282b1a70;  alias, 1 drivers
S_0x561b27c76040 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c75000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b2080 .functor AND 1, L_0x561b282b2550, L_0x7fcde0580140, C4<1>, C4<1>;
L_0x561b282b20f0 .functor AND 1, L_0x561b282b2080, L_0x561b282b23a0, C4<1>, C4<1>;
L_0x561b282b21b0 .functor NOT 1, L_0x561b282b20f0, C4<0>, C4<0>, C4<0>;
L_0x561b282b2270 .functor AND 1, L_0x561b282b2720, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b22e0 .functor AND 1, L_0x561b282b2270, L_0x561b282b21b0, C4<1>, C4<1>;
L_0x561b282b23a0 .functor NOT 1, L_0x561b282b22e0, C4<0>, C4<0>, C4<0>;
v0x561b2793fad0_0 .net *"_ivl_0", 0 0, L_0x561b282b2080;  1 drivers
v0x561b279469a0_0 .net *"_ivl_2", 0 0, L_0x561b282b20f0;  1 drivers
v0x561b2794d870_0 .net *"_ivl_6", 0 0, L_0x561b282b2270;  1 drivers
v0x561b27954740_0 .net *"_ivl_8", 0 0, L_0x561b282b22e0;  1 drivers
v0x561b2795b610_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279624e0_0 .net "preset", 0 0, L_0x7fcde0580140;  alias, 1 drivers
v0x561b279693b0_0 .net "q", 0 0, L_0x561b282b21b0;  alias, 1 drivers
v0x561b27970280_0 .net "q_bar", 0 0, L_0x561b282b23a0;  alias, 1 drivers
v0x561b279ca580_0 .net "reset", 0 0, L_0x561b282b2720;  1 drivers
v0x561b2797ecf0_0 .net "set", 0 0, L_0x561b282b2550;  1 drivers
S_0x561b27c724a0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b3fa0 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8c30, C4<1>, C4<1>;
L_0x561b282b4010 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b4080 .functor AND 1, L_0x561b282b4010, L_0x561b282b38b0, C4<1>, C4<1>;
L_0x561b282b4140 .functor OR 1, L_0x561b282b3fa0, L_0x561b282b4080, C4<0>, C4<0>;
o0x7fcde068fe58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27d2f8d0_0 name=_ivl_0
v0x561b27d367a0_0 .net *"_ivl_4", 0 0, L_0x561b282b3fa0;  1 drivers
v0x561b27d3d670_0 .net *"_ivl_6", 0 0, L_0x561b282b4010;  1 drivers
v0x561b27d460b0_0 .net *"_ivl_8", 0 0, L_0x561b282b4080;  1 drivers
v0x561b27d4cf80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d53e50_0 .net "data", 0 0, L_0x561b282b8c30;  1 drivers
v0x561b27d5ad20_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27d61bf0_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27d6f990_0 .net "out", 0 0, L_0x561b282b2df0;  1 drivers
v0x561b27d76860_0 .net "q", 0 0, L_0x561b282b38b0;  1 drivers
v0x561b27d7f2a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b2df0 .functor MUXZ 1, o0x7fcde068fe58, L_0x561b282b38b0, v0x561b28256960_0, C4<>;
S_0x561b27c734e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c724a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b36c0 .functor NOT 1, L_0x561b282b4140, C4<0>, C4<0>, C4<0>;
L_0x561b282b3f30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27cef810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cf66e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cfd5b0_0 .net "d", 0 0, L_0x561b282b4140;  1 drivers
v0x561b27d04480_0 .net "master_q", 0 0, L_0x561b282b3090;  1 drivers
v0x561b27d0cec0_0 .net "master_q_bar", 0 0, L_0x561b282b3270;  1 drivers
L_0x7fcde0580188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27d13d90_0 .net "preset", 0 0, L_0x7fcde0580188;  1 drivers
v0x561b27d21b30_0 .net "q", 0 0, L_0x561b282b38b0;  alias, 1 drivers
v0x561b27d28a00_0 .net "q_bar", 0 0, L_0x561b282b3aa0;  1 drivers
S_0x561b27c6f940 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c734e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b3370 .functor AND 1, L_0x561b282b4140, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b3430 .functor NOT 1, L_0x561b282b3370, C4<0>, C4<0>, C4<0>;
L_0x561b282b3540 .functor AND 1, L_0x561b282b36c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b35b0 .functor NOT 1, L_0x561b282b3540, C4<0>, C4<0>, C4<0>;
v0x561b27712990_0 .net *"_ivl_0", 0 0, L_0x561b282b3370;  1 drivers
v0x561b27717e90_0 .net *"_ivl_4", 0 0, L_0x561b282b3540;  1 drivers
v0x561b2773a780_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2773a980_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2771b490_0 .net "preset", 0 0, L_0x7fcde0580188;  alias, 1 drivers
v0x561b2777fef0_0 .net "q", 0 0, L_0x561b282b3090;  alias, 1 drivers
v0x561b27786dc0_0 .net "q_bar", 0 0, L_0x561b282b3270;  alias, 1 drivers
v0x561b2778dc90_0 .net "reset", 0 0, L_0x561b282b36c0;  1 drivers
v0x561b27794b60_0 .net "set", 0 0, L_0x561b282b4140;  alias, 1 drivers
S_0x561b27c70980 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c6f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b2f20 .functor AND 1, L_0x561b282b3430, L_0x7fcde0580188, C4<1>, C4<1>;
L_0x561b282b2f90 .functor AND 1, L_0x561b282b2f20, L_0x561b282b3270, C4<1>, C4<1>;
L_0x561b282b3090 .functor NOT 1, L_0x561b282b2f90, C4<0>, C4<0>, C4<0>;
L_0x561b282b3190 .functor AND 1, L_0x561b282b35b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b3200 .functor AND 1, L_0x561b282b3190, L_0x561b282b3090, C4<1>, C4<1>;
L_0x561b282b3270 .functor NOT 1, L_0x561b282b3200, C4<0>, C4<0>, C4<0>;
v0x561b278e4710_0 .net *"_ivl_0", 0 0, L_0x561b282b2f20;  1 drivers
v0x561b278eb5e0_0 .net *"_ivl_2", 0 0, L_0x561b282b2f90;  1 drivers
v0x561b278f24b0_0 .net *"_ivl_6", 0 0, L_0x561b282b3190;  1 drivers
v0x561b278f9380_0 .net *"_ivl_8", 0 0, L_0x561b282b3200;  1 drivers
v0x561b27900250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276f2b90_0 .net "preset", 0 0, L_0x7fcde0580188;  alias, 1 drivers
v0x561b276f8090_0 .net "q", 0 0, L_0x561b282b3090;  alias, 1 drivers
v0x561b276fd590_0 .net "q_bar", 0 0, L_0x561b282b3270;  alias, 1 drivers
v0x561b27702a90_0 .net "reset", 0 0, L_0x561b282b35b0;  1 drivers
v0x561b2770d490_0 .net "set", 0 0, L_0x561b282b3430;  1 drivers
S_0x561b27c6d210 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c734e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b3be0 .functor AND 1, L_0x561b282b3090, L_0x561b282b3f30, C4<1>, C4<1>;
L_0x561b282b3c50 .functor NOT 1, L_0x561b282b3be0, C4<0>, C4<0>, C4<0>;
L_0x561b282b3d60 .functor AND 1, L_0x561b282b3270, L_0x561b282b3f30, C4<1>, C4<1>;
L_0x561b282b3e20 .functor NOT 1, L_0x561b282b3d60, C4<0>, C4<0>, C4<0>;
v0x561b27ca8730_0 .net *"_ivl_0", 0 0, L_0x561b282b3be0;  1 drivers
v0x561b27caf600_0 .net *"_ivl_4", 0 0, L_0x561b282b3d60;  1 drivers
v0x561b27cb64d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cbd3a0_0 .net "enable", 0 0, L_0x561b282b3f30;  1 drivers
v0x561b27cc4270_0 .net "preset", 0 0, L_0x7fcde0580188;  alias, 1 drivers
v0x561b27ccb140_0 .net "q", 0 0, L_0x561b282b38b0;  alias, 1 drivers
v0x561b27cd3cd0_0 .net "q_bar", 0 0, L_0x561b282b3aa0;  alias, 1 drivers
v0x561b27cdaba0_0 .net "reset", 0 0, L_0x561b282b3270;  alias, 1 drivers
v0x561b27ce1a70_0 .net "set", 0 0, L_0x561b282b3090;  alias, 1 drivers
S_0x561b27c6de40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c6d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b3780 .functor AND 1, L_0x561b282b3c50, L_0x7fcde0580188, C4<1>, C4<1>;
L_0x561b282b37f0 .functor AND 1, L_0x561b282b3780, L_0x561b282b3aa0, C4<1>, C4<1>;
L_0x561b282b38b0 .functor NOT 1, L_0x561b282b37f0, C4<0>, C4<0>, C4<0>;
L_0x561b282b3970 .functor AND 1, L_0x561b282b3e20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b39e0 .functor AND 1, L_0x561b282b3970, L_0x561b282b38b0, C4<1>, C4<1>;
L_0x561b282b3aa0 .functor NOT 1, L_0x561b282b39e0, C4<0>, C4<0>, C4<0>;
v0x561b277b06a0_0 .net *"_ivl_0", 0 0, L_0x561b282b3780;  1 drivers
v0x561b27747e50_0 .net *"_ivl_2", 0 0, L_0x561b282b37f0;  1 drivers
v0x561b2774ed20_0 .net *"_ivl_6", 0 0, L_0x561b282b3970;  1 drivers
v0x561b27755bf0_0 .net *"_ivl_8", 0 0, L_0x561b282b39e0;  1 drivers
v0x561b2775cac0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27763990_0 .net "preset", 0 0, L_0x7fcde0580188;  alias, 1 drivers
v0x561b2776a860_0 .net "q", 0 0, L_0x561b282b38b0;  alias, 1 drivers
v0x561b27771730_0 .net "q_bar", 0 0, L_0x561b282b3aa0;  alias, 1 drivers
v0x561b27778600_0 .net "reset", 0 0, L_0x561b282b3e20;  1 drivers
v0x561b27ca1860_0 .net "set", 0 0, L_0x561b282b3c50;  1 drivers
S_0x561b27a53d40 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b5440 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8d20, C4<1>, C4<1>;
L_0x561b282b54b0 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b5520 .functor AND 1, L_0x561b282b54b0, L_0x561b282b4d50, C4<1>, C4<1>;
L_0x561b282b55e0 .functor OR 1, L_0x561b282b5440, L_0x561b282b5520, C4<0>, C4<0>;
o0x7fcde0690b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27a5f0c0_0 name=_ivl_0
v0x561b27a65f90_0 .net *"_ivl_4", 0 0, L_0x561b282b5440;  1 drivers
v0x561b27a6ce60_0 .net *"_ivl_6", 0 0, L_0x561b282b54b0;  1 drivers
v0x561b27a73d30_0 .net *"_ivl_8", 0 0, L_0x561b282b5520;  1 drivers
v0x561b27a7ac00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a81ad0_0 .net "data", 0 0, L_0x561b282b8d20;  1 drivers
v0x561b27a889a0_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27a91530_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27a98400_0 .net "out", 0 0, L_0x561b282b4290;  1 drivers
v0x561b27a9f2d0_0 .net "q", 0 0, L_0x561b282b4d50;  1 drivers
v0x561b27aa61a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b4290 .functor MUXZ 1, o0x7fcde0690b18, L_0x561b282b4d50, v0x561b28256960_0, C4<>;
S_0x561b27a52b70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a53d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b4b60 .functor NOT 1, L_0x561b282b55e0, C4<0>, C4<0>, C4<0>;
L_0x561b282b53d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277f0000_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277f6ed0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277fdda0_0 .net "d", 0 0, L_0x561b282b55e0;  1 drivers
v0x561b27804c70_0 .net "master_q", 0 0, L_0x561b282b4530;  1 drivers
v0x561b2780bb40_0 .net "master_q_bar", 0 0, L_0x561b282b4710;  1 drivers
L_0x7fcde05801d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27812a10_0 .net "preset", 0 0, L_0x7fcde05801d0;  1 drivers
v0x561b278207b0_0 .net "q", 0 0, L_0x561b282b4d50;  alias, 1 drivers
v0x561b27a581f0_0 .net "q_bar", 0 0, L_0x561b282b4f40;  1 drivers
S_0x561b27a524d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a52b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b4810 .functor AND 1, L_0x561b282b55e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b48d0 .functor NOT 1, L_0x561b282b4810, C4<0>, C4<0>, C4<0>;
L_0x561b282b49e0 .functor AND 1, L_0x561b282b4b60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b4a50 .functor NOT 1, L_0x561b282b49e0, C4<0>, C4<0>, C4<0>;
v0x561b27df1680_0 .net *"_ivl_0", 0 0, L_0x561b282b4810;  1 drivers
v0x561b27df8550_0 .net *"_ivl_4", 0 0, L_0x561b282b49e0;  1 drivers
v0x561b27dff420_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e062f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e0d1c0_0 .net "preset", 0 0, L_0x7fcde05801d0;  alias, 1 drivers
v0x561b27e14090_0 .net "q", 0 0, L_0x561b282b4530;  alias, 1 drivers
v0x561b27e1af60_0 .net "q_bar", 0 0, L_0x561b282b4710;  alias, 1 drivers
v0x561b27e21e30_0 .net "reset", 0 0, L_0x561b282b4b60;  1 drivers
v0x561b27e2a870_0 .net "set", 0 0, L_0x561b282b55e0;  alias, 1 drivers
S_0x561b27a50fd0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a524d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b43c0 .functor AND 1, L_0x561b282b48d0, L_0x7fcde05801d0, C4<1>, C4<1>;
L_0x561b282b4430 .functor AND 1, L_0x561b282b43c0, L_0x561b282b4710, C4<1>, C4<1>;
L_0x561b282b4530 .functor NOT 1, L_0x561b282b4430, C4<0>, C4<0>, C4<0>;
L_0x561b282b4630 .functor AND 1, L_0x561b282b4a50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b46a0 .functor AND 1, L_0x561b282b4630, L_0x561b282b4530, C4<1>, C4<1>;
L_0x561b282b4710 .functor NOT 1, L_0x561b282b46a0, C4<0>, C4<0>, C4<0>;
v0x561b27da1cb0_0 .net *"_ivl_0", 0 0, L_0x561b282b43c0;  1 drivers
v0x561b27da8b80_0 .net *"_ivl_2", 0 0, L_0x561b282b4430;  1 drivers
v0x561b27dafa50_0 .net *"_ivl_6", 0 0, L_0x561b282b4630;  1 drivers
v0x561b27db8490_0 .net *"_ivl_8", 0 0, L_0x561b282b46a0;  1 drivers
v0x561b27dbf360_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dc6230_0 .net "preset", 0 0, L_0x7fcde05801d0;  alias, 1 drivers
v0x561b27dcd100_0 .net "q", 0 0, L_0x561b282b4530;  alias, 1 drivers
v0x561b27dd3fd0_0 .net "q_bar", 0 0, L_0x561b282b4710;  alias, 1 drivers
v0x561b27ddaea0_0 .net "reset", 0 0, L_0x561b282b4a50;  1 drivers
v0x561b27de8c40_0 .net "set", 0 0, L_0x561b282b48d0;  1 drivers
S_0x561b27a51be0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a52b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b5080 .functor AND 1, L_0x561b282b4530, L_0x561b282b53d0, C4<1>, C4<1>;
L_0x561b282b50f0 .functor NOT 1, L_0x561b282b5080, C4<0>, C4<0>, C4<0>;
L_0x561b282b5200 .functor AND 1, L_0x561b282b4710, L_0x561b282b53d0, C4<1>, C4<1>;
L_0x561b282b52c0 .functor NOT 1, L_0x561b282b5200, C4<0>, C4<0>, C4<0>;
v0x561b27e8d340_0 .net *"_ivl_0", 0 0, L_0x561b282b5080;  1 drivers
v0x561b27e94210_0 .net *"_ivl_4", 0 0, L_0x561b282b5200;  1 drivers
v0x561b277b7f60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277bee30_0 .net "enable", 0 0, L_0x561b282b53d0;  1 drivers
v0x561b277c5d00_0 .net "preset", 0 0, L_0x7fcde05801d0;  alias, 1 drivers
v0x561b277ccbd0_0 .net "q", 0 0, L_0x561b282b4d50;  alias, 1 drivers
v0x561b277d3aa0_0 .net "q_bar", 0 0, L_0x561b282b4f40;  alias, 1 drivers
v0x561b277da970_0 .net "reset", 0 0, L_0x561b282b4710;  alias, 1 drivers
v0x561b277e1840_0 .net "set", 0 0, L_0x561b282b4530;  alias, 1 drivers
S_0x561b27a500e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a51be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b4c20 .functor AND 1, L_0x561b282b50f0, L_0x7fcde05801d0, C4<1>, C4<1>;
L_0x561b282b4c90 .functor AND 1, L_0x561b282b4c20, L_0x561b282b4f40, C4<1>, C4<1>;
L_0x561b282b4d50 .functor NOT 1, L_0x561b282b4c90, C4<0>, C4<0>, C4<0>;
L_0x561b282b4e10 .functor AND 1, L_0x561b282b52c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b4e80 .functor AND 1, L_0x561b282b4e10, L_0x561b282b4d50, C4<1>, C4<1>;
L_0x561b282b4f40 .functor NOT 1, L_0x561b282b4e80, C4<0>, C4<0>, C4<0>;
v0x561b27e463b0_0 .net *"_ivl_0", 0 0, L_0x561b282b4c20;  1 drivers
v0x561b27e4d280_0 .net *"_ivl_2", 0 0, L_0x561b282b4c90;  1 drivers
v0x561b27e54150_0 .net *"_ivl_6", 0 0, L_0x561b282b4e10;  1 drivers
v0x561b27e5b020_0 .net *"_ivl_8", 0 0, L_0x561b282b4e80;  1 drivers
v0x561b27e63a60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b26f813b0_0 .net "preset", 0 0, L_0x7fcde05801d0;  alias, 1 drivers
v0x561b27e6a930_0 .net "q", 0 0, L_0x561b282b4d50;  alias, 1 drivers
v0x561b27e71800_0 .net "q_bar", 0 0, L_0x561b282b4f40;  alias, 1 drivers
v0x561b27e786d0_0 .net "reset", 0 0, L_0x561b282b52c0;  1 drivers
v0x561b27e86470_0 .net "set", 0 0, L_0x561b282b50f0;  1 drivers
S_0x561b27a4fa40 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b6c10 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8e50, C4<1>, C4<1>;
L_0x561b282b6ca0 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b6d10 .functor AND 1, L_0x561b282b6ca0, L_0x561b282b64e0, C4<1>, C4<1>;
L_0x561b282b6dd0 .functor OR 1, L_0x561b282b6c10, L_0x561b282b6d10, C4<0>, C4<0>;
o0x7fcde06917d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27c43d00_0 name=_ivl_0
v0x561b27c4abd0_0 .net *"_ivl_4", 0 0, L_0x561b282b6c10;  1 drivers
v0x561b27c51aa0_0 .net *"_ivl_6", 0 0, L_0x561b282b6ca0;  1 drivers
v0x561b27a1fd40_0 .net *"_ivl_8", 0 0, L_0x561b282b6d10;  1 drivers
v0x561b27a26c10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a2dae0_0 .net "data", 0 0, L_0x561b282b8e50;  1 drivers
v0x561b27a349b0_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27a3b880_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27a42750_0 .net "out", 0 0, L_0x561b282b5730;  1 drivers
v0x561b27a49620_0 .net "q", 0 0, L_0x561b282b64e0;  1 drivers
v0x561b27a504f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b5730 .functor MUXZ 1, o0x7fcde06917d8, L_0x561b282b64e0, v0x561b28256960_0, C4<>;
S_0x561b27a4e540 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a4fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b62b0 .functor NOT 1, L_0x561b282b6dd0, C4<0>, C4<0>, C4<0>;
L_0x561b282b6ba0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c03c10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c0aae0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c119b0_0 .net "d", 0 0, L_0x561b282b6dd0;  1 drivers
v0x561b27c18880_0 .net "master_q", 0 0, L_0x561b282b5c20;  1 drivers
v0x561b27c212f0_0 .net "master_q_bar", 0 0, L_0x561b282b5e20;  1 drivers
L_0x7fcde0580218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c281c0_0 .net "preset", 0 0, L_0x7fcde0580218;  1 drivers
v0x561b27c35f60_0 .net "q", 0 0, L_0x561b282b64e0;  alias, 1 drivers
v0x561b27c3ce30_0 .net "q_bar", 0 0, L_0x561b282b66f0;  1 drivers
S_0x561b27a4f150 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b5f20 .functor AND 1, L_0x561b282b6dd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b5fe0 .functor NOT 1, L_0x561b282b5f20, C4<0>, C4<0>, C4<0>;
L_0x561b282b6110 .functor AND 1, L_0x561b282b62b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b61a0 .functor NOT 1, L_0x561b282b6110, C4<0>, C4<0>, C4<0>;
v0x561b27b18580_0 .net *"_ivl_0", 0 0, L_0x561b282b5f20;  1 drivers
v0x561b27b1f450_0 .net *"_ivl_4", 0 0, L_0x561b282b6110;  1 drivers
v0x561b27b26320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b2d1f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b340c0_0 .net "preset", 0 0, L_0x7fcde0580218;  alias, 1 drivers
v0x561b27b3cb00_0 .net "q", 0 0, L_0x561b282b5c20;  alias, 1 drivers
v0x561b27b439d0_0 .net "q_bar", 0 0, L_0x561b282b5e20;  alias, 1 drivers
v0x561b27b4a8a0_0 .net "reset", 0 0, L_0x561b282b62b0;  1 drivers
v0x561b27b51770_0 .net "set", 0 0, L_0x561b282b6dd0;  alias, 1 drivers
S_0x561b27a4ce70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a4f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b5a70 .functor AND 1, L_0x561b282b5fe0, L_0x7fcde0580218, C4<1>, C4<1>;
L_0x561b282b5b00 .functor AND 1, L_0x561b282b5a70, L_0x561b282b5e20, C4<1>, C4<1>;
L_0x561b282b5c20 .functor NOT 1, L_0x561b282b5b00, C4<0>, C4<0>, C4<0>;
L_0x561b282b5d20 .functor AND 1, L_0x561b282b61a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b5db0 .functor AND 1, L_0x561b282b5d20, L_0x561b282b5c20, C4<1>, C4<1>;
L_0x561b282b5e20 .functor NOT 1, L_0x561b282b5db0, C4<0>, C4<0>, C4<0>;
v0x561b27aca720_0 .net *"_ivl_0", 0 0, L_0x561b282b5a70;  1 drivers
v0x561b27ad15f0_0 .net *"_ivl_2", 0 0, L_0x561b282b5b00;  1 drivers
v0x561b27ad84c0_0 .net *"_ivl_6", 0 0, L_0x561b282b5d20;  1 drivers
v0x561b27adf390_0 .net *"_ivl_8", 0 0, L_0x561b282b5db0;  1 drivers
v0x561b27ae6260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aed130_0 .net "preset", 0 0, L_0x7fcde0580218;  alias, 1 drivers
v0x561b27af4000_0 .net "q", 0 0, L_0x561b282b5c20;  alias, 1 drivers
v0x561b27afaed0_0 .net "q_bar", 0 0, L_0x561b282b5e20;  alias, 1 drivers
v0x561b27b03910_0 .net "reset", 0 0, L_0x561b282b61a0;  1 drivers
v0x561b27b116b0_0 .net "set", 0 0, L_0x561b282b5fe0;  1 drivers
S_0x561b27a4bca0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a4e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b6830 .functor AND 1, L_0x561b282b5c20, L_0x561b282b6ba0, C4<1>, C4<1>;
L_0x561b282b68a0 .functor NOT 1, L_0x561b282b6830, C4<0>, C4<0>, C4<0>;
L_0x561b282b69b0 .functor AND 1, L_0x561b282b5e20, L_0x561b282b6ba0, C4<1>, C4<1>;
L_0x561b282b6a90 .functor NOT 1, L_0x561b282b69b0, C4<0>, C4<0>, C4<0>;
v0x561b27bbcc80_0 .net *"_ivl_0", 0 0, L_0x561b282b6830;  1 drivers
v0x561b27bc3b50_0 .net *"_ivl_4", 0 0, L_0x561b282b69b0;  1 drivers
v0x561b27bcaa20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bd18f0_0 .net "enable", 0 0, L_0x561b282b6ba0;  1 drivers
v0x561b27bd87c0_0 .net "preset", 0 0, L_0x7fcde0580218;  alias, 1 drivers
v0x561b27bdf690_0 .net "q", 0 0, L_0x561b282b64e0;  alias, 1 drivers
v0x561b27be80d0_0 .net "q_bar", 0 0, L_0x561b282b66f0;  alias, 1 drivers
v0x561b27beefa0_0 .net "reset", 0 0, L_0x561b282b5e20;  alias, 1 drivers
v0x561b27bf5e70_0 .net "set", 0 0, L_0x561b282b5c20;  alias, 1 drivers
S_0x561b27a4b600 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a4bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b6370 .functor AND 1, L_0x561b282b68a0, L_0x7fcde0580218, C4<1>, C4<1>;
L_0x561b282b6400 .functor AND 1, L_0x561b282b6370, L_0x561b282b66f0, C4<1>, C4<1>;
L_0x561b282b64e0 .functor NOT 1, L_0x561b282b6400, C4<0>, C4<0>, C4<0>;
L_0x561b282b65a0 .functor AND 1, L_0x561b282b6a90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b6630 .functor AND 1, L_0x561b282b65a0, L_0x561b282b64e0, C4<1>, C4<1>;
L_0x561b282b66f0 .functor NOT 1, L_0x561b282b6630, C4<0>, C4<0>, C4<0>;
v0x561b27b6d2b0_0 .net *"_ivl_0", 0 0, L_0x561b282b6370;  1 drivers
v0x561b27b75cf0_0 .net *"_ivl_2", 0 0, L_0x561b282b6400;  1 drivers
v0x561b27b7cbc0_0 .net *"_ivl_6", 0 0, L_0x561b282b65a0;  1 drivers
v0x561b27b83a90_0 .net *"_ivl_8", 0 0, L_0x561b282b6630;  1 drivers
v0x561b27b8a960_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b91830_0 .net "preset", 0 0, L_0x7fcde0580218;  alias, 1 drivers
v0x561b27b98700_0 .net "q", 0 0, L_0x561b282b64e0;  alias, 1 drivers
v0x561b27b9f5d0_0 .net "q_bar", 0 0, L_0x561b282b66f0;  alias, 1 drivers
v0x561b27ba64a0_0 .net "reset", 0 0, L_0x561b282b6a90;  1 drivers
v0x561b27bb5db0_0 .net "set", 0 0, L_0x561b282b68a0;  1 drivers
S_0x561b27a4a100 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27c966e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282b8530 .functor AND 1, v0x561b282568c0_0, L_0x561b282b8f40, C4<1>, C4<1>;
L_0x561b282b85c0 .functor NOT 1, v0x561b282568c0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282b8630 .functor AND 1, L_0x561b282b85c0, L_0x561b282b7e20, C4<1>, C4<1>;
L_0x561b282b86f0 .functor OR 1, L_0x561b282b8530, L_0x561b282b8630, C4<0>, C4<0>;
o0x7fcde0692498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27c1b2e0_0 name=_ivl_0
v0x561b27c14410_0 .net *"_ivl_4", 0 0, L_0x561b282b8530;  1 drivers
v0x561b27c0d540_0 .net *"_ivl_6", 0 0, L_0x561b282b85c0;  1 drivers
v0x561b27c06670_0 .net *"_ivl_8", 0 0, L_0x561b282b8630;  1 drivers
v0x561b27bff7a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bf88d0_0 .net "data", 0 0, L_0x561b282b8f40;  1 drivers
v0x561b27bf1a00_0 .net "enable_in", 0 0, v0x561b282568c0_0;  alias, 1 drivers
v0x561b27bf1aa0_0 .net "enable_out", 0 0, v0x561b28256960_0;  alias, 1 drivers
v0x561b27beab30_0 .net "out", 0 0, L_0x561b282b7330;  1 drivers
v0x561b27be20f0_0 .net "q", 0 0, L_0x561b282b7e20;  1 drivers
v0x561b27be2190_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b7330 .functor MUXZ 1, o0x7fcde0692498, L_0x561b282b7e20, v0x561b28256960_0, C4<>;
S_0x561b27a4ad10 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a4a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b7c10 .functor NOT 1, L_0x561b282b86f0, C4<0>, C4<0>, C4<0>;
L_0x561b282b84c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c3f890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c3f930_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c389c0_0 .net "d", 0 0, L_0x561b282b86f0;  1 drivers
v0x561b27c38a60_0 .net "master_q", 0 0, L_0x561b282b75d0;  1 drivers
v0x561b27c31af0_0 .net "master_q_bar", 0 0, L_0x561b282b77b0;  1 drivers
L_0x7fcde0580260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c2ac20_0 .net "preset", 0 0, L_0x7fcde0580260;  1 drivers
v0x561b27c23d50_0 .net "q", 0 0, L_0x561b282b7e20;  alias, 1 drivers
v0x561b27c23df0_0 .net "q_bar", 0 0, L_0x561b282b8030;  1 drivers
S_0x561b27a49210 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a4ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b7870 .functor AND 1, L_0x561b282b86f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b7930 .functor NOT 1, L_0x561b282b7870, C4<0>, C4<0>, C4<0>;
L_0x561b282b7a40 .functor AND 1, L_0x561b282b7c10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b7ad0 .functor NOT 1, L_0x561b282b7a40, C4<0>, C4<0>, C4<0>;
v0x561b27c921b0_0 .net *"_ivl_0", 0 0, L_0x561b282b7870;  1 drivers
v0x561b27c8caf0_0 .net *"_ivl_4", 0 0, L_0x561b282b7a40;  1 drivers
v0x561b27c89f90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c8a030_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c87430_0 .net "preset", 0 0, L_0x7fcde0580260;  alias, 1 drivers
v0x561b27c874d0_0 .net "q", 0 0, L_0x561b282b75d0;  alias, 1 drivers
v0x561b27c7f3f0_0 .net "q_bar", 0 0, L_0x561b282b77b0;  alias, 1 drivers
v0x561b27c7f490_0 .net "reset", 0 0, L_0x561b282b7c10;  1 drivers
v0x561b27c7c890_0 .net "set", 0 0, L_0x561b282b86f0;  alias, 1 drivers
S_0x561b27a48b70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a49210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b7460 .functor AND 1, L_0x561b282b7930, L_0x7fcde0580260, C4<1>, C4<1>;
L_0x561b282b74d0 .functor AND 1, L_0x561b282b7460, L_0x561b282b77b0, C4<1>, C4<1>;
L_0x561b282b75d0 .functor NOT 1, L_0x561b282b74d0, C4<0>, C4<0>, C4<0>;
L_0x561b282b76d0 .functor AND 1, L_0x561b282b7ad0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b7740 .functor AND 1, L_0x561b282b76d0, L_0x561b282b75d0, C4<1>, C4<1>;
L_0x561b282b77b0 .functor NOT 1, L_0x561b282b7740, C4<0>, C4<0>, C4<0>;
v0x561b277445e0_0 .net *"_ivl_0", 0 0, L_0x561b282b7460;  1 drivers
v0x561b27744880_0 .net *"_ivl_2", 0 0, L_0x561b282b74d0;  1 drivers
v0x561b27744ad0_0 .net *"_ivl_6", 0 0, L_0x561b282b76d0;  1 drivers
v0x561b2777d160_0 .net *"_ivl_8", 0 0, L_0x561b282b7740;  1 drivers
v0x561b277b5200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277ed270_0 .net "preset", 0 0, L_0x7fcde0580260;  alias, 1 drivers
v0x561b27825310_0 .net "q", 0 0, L_0x561b282b75d0;  alias, 1 drivers
v0x561b2718c180_0 .net "q_bar", 0 0, L_0x561b282b77b0;  alias, 1 drivers
v0x561b27c822d0_0 .net "reset", 0 0, L_0x561b282b7ad0;  1 drivers
v0x561b27c94d10_0 .net "set", 0 0, L_0x561b282b7930;  1 drivers
S_0x561b27a47670 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a4ad10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b8170 .functor AND 1, L_0x561b282b75d0, L_0x561b282b84c0, C4<1>, C4<1>;
L_0x561b282b81e0 .functor NOT 1, L_0x561b282b8170, C4<0>, C4<0>, C4<0>;
L_0x561b282b82f0 .functor AND 1, L_0x561b282b77b0, L_0x561b282b84c0, C4<1>, C4<1>;
L_0x561b282b83b0 .functor NOT 1, L_0x561b282b82f0, C4<0>, C4<0>, C4<0>;
v0x561b27a30540_0 .net *"_ivl_0", 0 0, L_0x561b282b8170;  1 drivers
v0x561b27a29670_0 .net *"_ivl_4", 0 0, L_0x561b282b82f0;  1 drivers
v0x561b27a227a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a22840_0 .net "enable", 0 0, L_0x561b282b84c0;  1 drivers
v0x561b27c54500_0 .net "preset", 0 0, L_0x7fcde0580260;  alias, 1 drivers
v0x561b27c545a0_0 .net "q", 0 0, L_0x561b282b7e20;  alias, 1 drivers
v0x561b27c4d630_0 .net "q_bar", 0 0, L_0x561b282b8030;  alias, 1 drivers
v0x561b27c4d6d0_0 .net "reset", 0 0, L_0x561b282b77b0;  alias, 1 drivers
v0x561b27c46760_0 .net "set", 0 0, L_0x561b282b75d0;  alias, 1 drivers
S_0x561b27a48280 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a47670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b7cd0 .functor AND 1, L_0x561b282b81e0, L_0x7fcde0580260, C4<1>, C4<1>;
L_0x561b282b7d60 .functor AND 1, L_0x561b282b7cd0, L_0x561b282b8030, C4<1>, C4<1>;
L_0x561b282b7e20 .functor NOT 1, L_0x561b282b7d60, C4<0>, C4<0>, C4<0>;
L_0x561b282b7ee0 .functor AND 1, L_0x561b282b83b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b7f70 .functor AND 1, L_0x561b282b7ee0, L_0x561b282b7e20, C4<1>, C4<1>;
L_0x561b282b8030 .functor NOT 1, L_0x561b282b7f70, C4<0>, C4<0>, C4<0>;
v0x561b27c77270_0 .net *"_ivl_0", 0 0, L_0x561b282b7cd0;  1 drivers
v0x561b27c74670_0 .net *"_ivl_2", 0 0, L_0x561b282b7d60;  1 drivers
v0x561b27c71b10_0 .net *"_ivl_6", 0 0, L_0x561b282b7ee0;  1 drivers
v0x561b27a52f50_0 .net *"_ivl_8", 0 0, L_0x561b282b7f70;  1 drivers
v0x561b27a4c080_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a451b0_0 .net "preset", 0 0, L_0x7fcde0580260;  alias, 1 drivers
v0x561b27a45250_0 .net "q", 0 0, L_0x561b282b7e20;  alias, 1 drivers
v0x561b27a3e2e0_0 .net "q_bar", 0 0, L_0x561b282b8030;  alias, 1 drivers
v0x561b27a3e380_0 .net "reset", 0 0, L_0x561b282b83b0;  1 drivers
v0x561b27a37410_0 .net "set", 0 0, L_0x561b282b81e0;  1 drivers
S_0x561b27a45fa0 .scope module, "alu" "alu" 3 418, 7 1 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a_enable_in";
    .port_info 2 /INPUT 1 "b_enable_in";
    .port_info 3 /INPUT 1 "c_enable_out";
    .port_info 4 /INPUT 1 "flags_enable_in";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 8 "operation";
    .port_info 7 /INPUT 8 "in";
    .port_info 8 /OUTPUT 8 "out";
    .port_info 9 /OUTPUT 1 "equal";
    .port_info 10 /OUTPUT 1 "greater";
    .port_info 11 /OUTPUT 1 "lesser";
v0x561b27b889b0_0 .net "a", 7 0, L_0x561b282ec030;  1 drivers
v0x561b27b88a90_0 .net "a_enable_in", 0 0, v0x561b28256a00_0;  1 drivers
v0x561b27b895c0_0 .net "b", 7 0, L_0x561b282f7280;  1 drivers
v0x561b27b89660_0 .net "b_enable_in", 0 0, v0x561b28256aa0_0;  1 drivers
v0x561b27b872e0_0 .net "c_add", 7 0, L_0x561b282ff490;  1 drivers
v0x561b27b87380_0 .net "c_enable_out", 0 0, v0x561b28256b40_0;  1 drivers
v0x561b27b86110_0 .net "c_subtract", 7 0, L_0x561b28307980;  1 drivers
v0x561b27b85a70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b85b10_0 .net "equal", 0 0, L_0x561b2840db80;  alias, 1 drivers
v0x561b27b84570_0 .net "equal_p", 0 0, L_0x561b28307d20;  1 drivers
v0x561b27b84610_0 .net "flags_enable_in", 0 0, v0x561b28257750_0;  1 drivers
v0x561b27b85180_0 .net "greater", 0 0, L_0x561b2840dc10;  alias, 1 drivers
v0x561b27b85220_0 .net "greater_p", 0 0, L_0x561b28307ec0;  1 drivers
v0x561b27b83680_0 .net "in", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27b83720_0 .net "lesser", 0 0, L_0x561b2840dca0;  alias, 1 drivers
v0x561b27b82fe0_0 .net "lesser_p", 0 0, L_0x561b28308050;  1 drivers
v0x561b27b830d0_0 .net "operation", 7 0, L_0x561b2828bd70;  alias, 1 drivers
v0x561b27b826f0_0 .var "out", 7 0;
v0x561b27b827b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
E_0x561b276eeca0 .event edge, v0x561b27b830d0_0, v0x561b27b87380_0, v0x561b27ae34d0_0, v0x561b27b8d0e0_0;
L_0x561b28310530 .functor MUXZ 8, L_0x561b282f7280, v0x561b28256fd0_0, v0x561b28256aa0_0, C4<>;
S_0x561b27a44dd0 .scope module, "a_reg" "byte_register" 7 20, 4 16 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27bc7c90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bc7d50_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27bce5d0_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
L_0x7fcde0580ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b279a9b90_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  1 drivers
v0x561b279a7030_0 .net "out", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27bce670_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282eb820 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282eb910 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282eba00 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282ebaf0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282ebbe0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282ebcd0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282ebe00 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282ebef0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282ec030_0_0 .concat [ 1 1 1 1], L_0x561b2840cd80, L_0x561b2840ce60, L_0x561b2840cf40, L_0x561b2840d020;
LS_0x561b282ec030_0_4 .concat [ 1 1 1 1], L_0x561b2840d100, L_0x561b2840d1e0, L_0x561b2840d2c0, L_0x561b2840d3a0;
L_0x561b282ec030 .concat [ 4 4 0 0], LS_0x561b282ec030_0_0, LS_0x561b282ec030_0_4;
S_0x561b27a44730 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282de070 .functor AND 1, v0x561b28256a00_0, L_0x561b282eb820, C4<1>, C4<1>;
L_0x561b282de100 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b282de170 .functor AND 1, L_0x561b282de100, L_0x561b282dd920, C4<1>, C4<1>;
L_0x561b282de230 .functor OR 1, L_0x561b282de070, L_0x561b282de170, C4<0>, C4<0>;
L_0x561b2840cd80 .functor BUFT 1, L_0x561b282dd920, C4<0>, C4<0>, C4<0>;
v0x561b27a9ae60_0 .net *"_ivl_4", 0 0, L_0x561b282de070;  1 drivers
v0x561b27a93f90_0 .net *"_ivl_6", 0 0, L_0x561b282de100;  1 drivers
v0x561b27a8b400_0 .net *"_ivl_8", 0 0, L_0x561b282de170;  1 drivers
v0x561b27a84530_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a845d0_0 .net "data", 0 0, L_0x561b282eb820;  1 drivers
v0x561b27a7d660_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b27a7d700_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b27a76790_0 .net "out", 0 0, L_0x561b2840cd80;  1 drivers
v0x561b27a76830_0 .net "q", 0 0, L_0x561b282dd920;  1 drivers
v0x561b27a6f950_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a43230 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a44730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282dd710 .functor NOT 1, L_0x561b282de230, C4<0>, C4<0>, C4<0>;
L_0x561b282de000 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ac4740_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27abd870_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ab69a0_0 .net "d", 0 0, L_0x561b282de230;  1 drivers
v0x561b27ab6a40_0 .net "master_q", 0 0, L_0x561b282dd070;  1 drivers
v0x561b27aafad0_0 .net "master_q_bar", 0 0, L_0x561b282dd2a0;  1 drivers
L_0x7fcde0580968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27aa8c00_0 .net "preset", 0 0, L_0x7fcde0580968;  1 drivers
v0x561b27aa1d30_0 .net "q", 0 0, L_0x561b282dd920;  alias, 1 drivers
v0x561b27aa1dd0_0 .net "q_bar", 0 0, L_0x561b282ddb70;  1 drivers
S_0x561b27a43e40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a43230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282dd3a0 .functor AND 1, L_0x561b282de230, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282dd460 .functor NOT 1, L_0x561b282dd3a0, C4<0>, C4<0>, C4<0>;
L_0x561b282dd570 .functor AND 1, L_0x561b282dd710, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282dd600 .functor NOT 1, L_0x561b282dd570, C4<0>, C4<0>, C4<0>;
v0x561b27b5b0a0_0 .net *"_ivl_0", 0 0, L_0x561b282dd3a0;  1 drivers
v0x561b27b541d0_0 .net *"_ivl_4", 0 0, L_0x561b282dd570;  1 drivers
v0x561b27b4d300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b4d3a0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b46430_0 .net "preset", 0 0, L_0x7fcde0580968;  alias, 1 drivers
v0x561b27b464d0_0 .net "q", 0 0, L_0x561b282dd070;  alias, 1 drivers
v0x561b27b3f560_0 .net "q_bar", 0 0, L_0x561b282dd2a0;  alias, 1 drivers
v0x561b27b3f600_0 .net "reset", 0 0, L_0x561b282dd710;  1 drivers
v0x561b27b36b20_0 .net "set", 0 0, L_0x561b282de230;  alias, 1 drivers
S_0x561b27a42340 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a43e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282dceb0 .functor AND 1, L_0x561b282dd460, L_0x7fcde0580968, C4<1>, C4<1>;
L_0x561b282dcf20 .functor AND 1, L_0x561b282dceb0, L_0x561b282dd2a0, C4<1>, C4<1>;
L_0x561b282dd070 .functor NOT 1, L_0x561b282dcf20, C4<0>, C4<0>, C4<0>;
L_0x561b282dd170 .functor AND 1, L_0x561b282dd600, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282dd1e0 .functor AND 1, L_0x561b282dd170, L_0x561b282dd070, C4<1>, C4<1>;
L_0x561b282dd2a0 .functor NOT 1, L_0x561b282dd1e0, C4<0>, C4<0>, C4<0>;
v0x561b27ba2030_0 .net *"_ivl_0", 0 0, L_0x561b282dceb0;  1 drivers
v0x561b27b9b160_0 .net *"_ivl_2", 0 0, L_0x561b282dcf20;  1 drivers
v0x561b27b94290_0 .net *"_ivl_6", 0 0, L_0x561b282dd170;  1 drivers
v0x561b27b8d3c0_0 .net *"_ivl_8", 0 0, L_0x561b282dd1e0;  1 drivers
v0x561b27b864f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b7f620_0 .net "preset", 0 0, L_0x7fcde0580968;  alias, 1 drivers
v0x561b27b78750_0 .net "q", 0 0, L_0x561b282dd070;  alias, 1 drivers
v0x561b27b6fd10_0 .net "q_bar", 0 0, L_0x561b282dd2a0;  alias, 1 drivers
v0x561b27b68e40_0 .net "reset", 0 0, L_0x561b282dd600;  1 drivers
v0x561b27b61f70_0 .net "set", 0 0, L_0x561b282dd460;  1 drivers
S_0x561b27a41ca0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a43230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ddcb0 .functor AND 1, L_0x561b282dd070, L_0x561b282de000, C4<1>, C4<1>;
L_0x561b282ddd20 .functor NOT 1, L_0x561b282ddcb0, C4<0>, C4<0>, C4<0>;
L_0x561b282dde30 .functor AND 1, L_0x561b282dd2a0, L_0x561b282de000, C4<1>, C4<1>;
L_0x561b282ddef0 .functor NOT 1, L_0x561b282dde30, C4<0>, C4<0>, C4<0>;
v0x561b27aefb90_0 .net *"_ivl_0", 0 0, L_0x561b282ddcb0;  1 drivers
v0x561b27ae8cc0_0 .net *"_ivl_4", 0 0, L_0x561b282dde30;  1 drivers
v0x561b27ae1df0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ae1e90_0 .net "enable", 0 0, L_0x561b282de000;  1 drivers
v0x561b27adaf20_0 .net "preset", 0 0, L_0x7fcde0580968;  alias, 1 drivers
v0x561b27adafc0_0 .net "q", 0 0, L_0x561b282dd920;  alias, 1 drivers
v0x561b27ad4050_0 .net "q_bar", 0 0, L_0x561b282ddb70;  alias, 1 drivers
v0x561b27ad40f0_0 .net "reset", 0 0, L_0x561b282dd2a0;  alias, 1 drivers
v0x561b27acd180_0 .net "set", 0 0, L_0x561b282dd070;  alias, 1 drivers
S_0x561b27a407a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a41ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282dd7d0 .functor AND 1, L_0x561b282ddd20, L_0x7fcde0580968, C4<1>, C4<1>;
L_0x561b282dd860 .functor AND 1, L_0x561b282dd7d0, L_0x561b282ddb70, C4<1>, C4<1>;
L_0x561b282dd920 .functor NOT 1, L_0x561b282dd860, C4<0>, C4<0>, C4<0>;
L_0x561b282dda20 .functor AND 1, L_0x561b282ddef0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ddab0 .functor AND 1, L_0x561b282dda20, L_0x561b282dd920, C4<1>, C4<1>;
L_0x561b282ddb70 .functor NOT 1, L_0x561b282ddab0, C4<0>, C4<0>, C4<0>;
v0x561b27b28e20_0 .net *"_ivl_0", 0 0, L_0x561b282dd7d0;  1 drivers
v0x561b27b21eb0_0 .net *"_ivl_2", 0 0, L_0x561b282dd860;  1 drivers
v0x561b27b1afe0_0 .net *"_ivl_6", 0 0, L_0x561b282dda20;  1 drivers
v0x561b27b14110_0 .net *"_ivl_8", 0 0, L_0x561b282ddab0;  1 drivers
v0x561b27b0d240_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b06370_0 .net "preset", 0 0, L_0x7fcde0580968;  alias, 1 drivers
v0x561b27b06410_0 .net "q", 0 0, L_0x561b282dd920;  alias, 1 drivers
v0x561b27afd930_0 .net "q_bar", 0 0, L_0x561b282ddb70;  alias, 1 drivers
v0x561b27afd9d0_0 .net "reset", 0 0, L_0x561b282ddef0;  1 drivers
v0x561b27af6a60_0 .net "set", 0 0, L_0x561b282ddd20;  1 drivers
S_0x561b27a413b0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282df560 .functor AND 1, v0x561b28256a00_0, L_0x561b282eb910, C4<1>, C4<1>;
L_0x561b282df5f0 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b282df660 .functor AND 1, L_0x561b282df5f0, L_0x561b282dee10, C4<1>, C4<1>;
L_0x561b282df720 .functor OR 1, L_0x561b282df560, L_0x561b282df660, C4<0>, C4<0>;
L_0x561b2840ce60 .functor BUFT 1, L_0x561b282dee10, C4<0>, C4<0>, C4<0>;
v0x561b27e3b070_0 .net *"_ivl_4", 0 0, L_0x561b282df560;  1 drivers
v0x561b27e341a0_0 .net *"_ivl_6", 0 0, L_0x561b282df5f0;  1 drivers
v0x561b27e2d2d0_0 .net *"_ivl_8", 0 0, L_0x561b282df660;  1 drivers
v0x561b27e24890_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e24930_0 .net "data", 0 0, L_0x561b282eb910;  1 drivers
v0x561b27e1d9c0_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b27e1da60_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b27e16af0_0 .net "out", 0 0, L_0x561b2840ce60;  1 drivers
v0x561b27e16b90_0 .net "q", 0 0, L_0x561b282dee10;  1 drivers
v0x561b27e0fcb0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a3f0d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a413b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282dec00 .functor NOT 1, L_0x561b282df720, C4<0>, C4<0>, C4<0>;
L_0x561b282df4f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27e5da80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e5db20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e56bb0_0 .net "d", 0 0, L_0x561b282df720;  1 drivers
v0x561b27e56c50_0 .net "master_q", 0 0, L_0x561b282de540;  1 drivers
v0x561b27e4fce0_0 .net "master_q_bar", 0 0, L_0x561b282de790;  1 drivers
L_0x7fcde05809b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27e48e10_0 .net "preset", 0 0, L_0x7fcde05809b0;  1 drivers
v0x561b27e41f40_0 .net "q", 0 0, L_0x561b282dee10;  alias, 1 drivers
v0x561b27e41fe0_0 .net "q_bar", 0 0, L_0x561b282df060;  1 drivers
S_0x561b27a3df00 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a3f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282de890 .functor AND 1, L_0x561b282df720, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282de950 .functor NOT 1, L_0x561b282de890, C4<0>, C4<0>, C4<0>;
L_0x561b282dea60 .functor AND 1, L_0x561b282dec00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282deaf0 .functor NOT 1, L_0x561b282dea60, C4<0>, C4<0>, C4<0>;
v0x561b2780e5a0_0 .net *"_ivl_0", 0 0, L_0x561b282de890;  1 drivers
v0x561b278076d0_0 .net *"_ivl_4", 0 0, L_0x561b282dea60;  1 drivers
v0x561b27800800_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278008a0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277f9930_0 .net "preset", 0 0, L_0x7fcde05809b0;  alias, 1 drivers
v0x561b277f99d0_0 .net "q", 0 0, L_0x561b282de540;  alias, 1 drivers
v0x561b277f2a60_0 .net "q_bar", 0 0, L_0x561b282de790;  alias, 1 drivers
v0x561b277f2b00_0 .net "reset", 0 0, L_0x561b282dec00;  1 drivers
v0x561b277eb170_0 .net "set", 0 0, L_0x561b282df720;  alias, 1 drivers
S_0x561b27a3d860 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a3df00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282de380 .functor AND 1, L_0x561b282de950, L_0x7fcde05809b0, C4<1>, C4<1>;
L_0x561b282de3f0 .functor AND 1, L_0x561b282de380, L_0x561b282de790, C4<1>, C4<1>;
L_0x561b282de540 .functor NOT 1, L_0x561b282de3f0, C4<0>, C4<0>, C4<0>;
L_0x561b282de640 .functor AND 1, L_0x561b282deaf0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282de6d0 .functor AND 1, L_0x561b282de640, L_0x561b282de540, C4<1>, C4<1>;
L_0x561b282de790 .functor NOT 1, L_0x561b282de6d0, C4<0>, C4<0>, C4<0>;
v0x561b27a5acf0_0 .net *"_ivl_0", 0 0, L_0x561b282de380;  1 drivers
v0x561b27c69e00_0 .net *"_ivl_2", 0 0, L_0x561b282de3f0;  1 drivers
v0x561b27c672a0_0 .net *"_ivl_6", 0 0, L_0x561b282de640;  1 drivers
v0x561b27c64740_0 .net *"_ivl_8", 0 0, L_0x561b282de6d0;  1 drivers
v0x561b27c61be0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c5f080_0 .net "preset", 0 0, L_0x7fcde05809b0;  alias, 1 drivers
v0x561b27c5c520_0 .net "q", 0 0, L_0x561b282de540;  alias, 1 drivers
v0x561b27823210_0 .net "q_bar", 0 0, L_0x561b282de790;  alias, 1 drivers
v0x561b2781c340_0 .net "reset", 0 0, L_0x561b282deaf0;  1 drivers
v0x561b27815470_0 .net "set", 0 0, L_0x561b282de950;  1 drivers
S_0x561b27a3c360 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a3f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282df1a0 .functor AND 1, L_0x561b282de540, L_0x561b282df4f0, C4<1>, C4<1>;
L_0x561b282df210 .functor NOT 1, L_0x561b282df1a0, C4<0>, C4<0>, C4<0>;
L_0x561b282df320 .functor AND 1, L_0x561b282de790, L_0x561b282df4f0, C4<1>, C4<1>;
L_0x561b282df3e0 .functor NOT 1, L_0x561b282df320, C4<0>, C4<0>, C4<0>;
v0x561b27e88ed0_0 .net *"_ivl_0", 0 0, L_0x561b282df1a0;  1 drivers
v0x561b27e82000_0 .net *"_ivl_4", 0 0, L_0x561b282df320;  1 drivers
v0x561b27e7b130_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e7b1d0_0 .net "enable", 0 0, L_0x561b282df4f0;  1 drivers
v0x561b27e74260_0 .net "preset", 0 0, L_0x7fcde05809b0;  alias, 1 drivers
v0x561b27e74300_0 .net "q", 0 0, L_0x561b282dee10;  alias, 1 drivers
v0x561b27e6d390_0 .net "q_bar", 0 0, L_0x561b282df060;  alias, 1 drivers
v0x561b27e6d430_0 .net "reset", 0 0, L_0x561b282de790;  alias, 1 drivers
v0x561b27e664c0_0 .net "set", 0 0, L_0x561b282de540;  alias, 1 drivers
S_0x561b27a3cf70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a3c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282decc0 .functor AND 1, L_0x561b282df210, L_0x7fcde05809b0, C4<1>, C4<1>;
L_0x561b282ded50 .functor AND 1, L_0x561b282decc0, L_0x561b282df060, C4<1>, C4<1>;
L_0x561b282dee10 .functor NOT 1, L_0x561b282ded50, C4<0>, C4<0>, C4<0>;
L_0x561b282def10 .functor AND 1, L_0x561b282df3e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282defa0 .functor AND 1, L_0x561b282def10, L_0x561b282dee10, C4<1>, C4<1>;
L_0x561b282df060 .functor NOT 1, L_0x561b282defa0, C4<0>, C4<0>, C4<0>;
v0x561b277dd470_0 .net *"_ivl_0", 0 0, L_0x561b282decc0;  1 drivers
v0x561b277d6500_0 .net *"_ivl_2", 0 0, L_0x561b282ded50;  1 drivers
v0x561b277cf630_0 .net *"_ivl_6", 0 0, L_0x561b282def10;  1 drivers
v0x561b277c8760_0 .net *"_ivl_8", 0 0, L_0x561b282defa0;  1 drivers
v0x561b277c1890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277ba9c0_0 .net "preset", 0 0, L_0x7fcde05809b0;  alias, 1 drivers
v0x561b277baa60_0 .net "q", 0 0, L_0x561b282dee10;  alias, 1 drivers
v0x561b27e96c70_0 .net "q_bar", 0 0, L_0x561b282df060;  alias, 1 drivers
v0x561b27e96d10_0 .net "reset", 0 0, L_0x561b282df3e0;  1 drivers
v0x561b27e8fda0_0 .net "set", 0 0, L_0x561b282df210;  1 drivers
S_0x561b27a3b470 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282e0a00 .functor AND 1, v0x561b28256a00_0, L_0x561b282eba00, C4<1>, C4<1>;
L_0x561b282e0a90 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b27bc0dc0 .functor AND 1, L_0x561b282e0a90, L_0x561b282e02b0, C4<1>, C4<1>;
L_0x561b282e0d10 .functor OR 1, L_0x561b282e0a00, L_0x561b27bc0dc0, C4<0>, C4<0>;
L_0x561b2840cf40 .functor BUFT 1, L_0x561b282e02b0, C4<0>, C4<0>, C4<0>;
v0x561b27cf9140_0 .net *"_ivl_4", 0 0, L_0x561b282e0a00;  1 drivers
v0x561b27cf2270_0 .net *"_ivl_6", 0 0, L_0x561b282e0a90;  1 drivers
v0x561b27ceb3a0_0 .net *"_ivl_8", 0 0, L_0x561b27bc0dc0;  1 drivers
v0x561b27ce44d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ce4570_0 .net "data", 0 0, L_0x561b282eba00;  1 drivers
v0x561b27cdd600_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b27cd6730_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b27cd67d0_0 .net "out", 0 0, L_0x561b2840cf40;  1 drivers
v0x561b27ccdba0_0 .net "q", 0 0, L_0x561b282e02b0;  1 drivers
v0x561b27cc6cd0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a3add0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a3b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282e00a0 .functor NOT 1, L_0x561b282e0d10, C4<0>, C4<0>, C4<0>;
L_0x561b282e0990 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d24590_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d24630_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d1d6c0_0 .net "d", 0 0, L_0x561b282e0d10;  1 drivers
v0x561b27d167f0_0 .net "master_q", 0 0, L_0x561b282dfa30;  1 drivers
v0x561b27d16890_0 .net "master_q_bar", 0 0, L_0x561b282dfc30;  1 drivers
L_0x7fcde05809f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27d0f920_0 .net "preset", 0 0, L_0x7fcde05809f8;  1 drivers
v0x561b27d06ee0_0 .net "q", 0 0, L_0x561b282e02b0;  alias, 1 drivers
v0x561b27d00010_0 .net "q_bar", 0 0, L_0x561b282e0500;  1 drivers
S_0x561b27a398d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a3add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282dfd30 .functor AND 1, L_0x561b282e0d10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282dfdf0 .functor NOT 1, L_0x561b282dfd30, C4<0>, C4<0>, C4<0>;
L_0x561b282dff00 .functor AND 1, L_0x561b282e00a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282dff90 .functor NOT 1, L_0x561b282dff00, C4<0>, C4<0>, C4<0>;
v0x561b27dc8c90_0 .net *"_ivl_0", 0 0, L_0x561b282dfd30;  1 drivers
v0x561b27dc1dc0_0 .net *"_ivl_4", 0 0, L_0x561b282dff00;  1 drivers
v0x561b27dbaef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dbaf90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27db24b0_0 .net "preset", 0 0, L_0x7fcde05809f8;  alias, 1 drivers
v0x561b27db2550_0 .net "q", 0 0, L_0x561b282dfa30;  alias, 1 drivers
v0x561b27dab5e0_0 .net "q_bar", 0 0, L_0x561b282dfc30;  alias, 1 drivers
v0x561b27da4710_0 .net "reset", 0 0, L_0x561b282e00a0;  1 drivers
v0x561b27da47b0_0 .net "set", 0 0, L_0x561b282e0d10;  alias, 1 drivers
S_0x561b27a3a4e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a398d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282df870 .functor AND 1, L_0x561b282dfdf0, L_0x7fcde05809f8, C4<1>, C4<1>;
L_0x561b282df8e0 .functor AND 1, L_0x561b282df870, L_0x561b282dfc30, C4<1>, C4<1>;
L_0x561b282dfa30 .functor NOT 1, L_0x561b282df8e0, C4<0>, C4<0>, C4<0>;
L_0x561b282dfb30 .functor AND 1, L_0x561b282dff90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282dfbc0 .functor AND 1, L_0x561b282dfb30, L_0x561b282dfa30, C4<1>, C4<1>;
L_0x561b282dfc30 .functor NOT 1, L_0x561b282dfbc0, C4<0>, C4<0>, C4<0>;
v0x561b27dfb050_0 .net *"_ivl_0", 0 0, L_0x561b282df870;  1 drivers
v0x561b27df40e0_0 .net *"_ivl_2", 0 0, L_0x561b282df8e0;  1 drivers
v0x561b27deb6a0_0 .net *"_ivl_6", 0 0, L_0x561b282dfb30;  1 drivers
v0x561b27de47d0_0 .net *"_ivl_8", 0 0, L_0x561b282dfbc0;  1 drivers
v0x561b27ddd900_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ddd9a0_0 .net "preset", 0 0, L_0x7fcde05809f8;  alias, 1 drivers
v0x561b27dd6a30_0 .net "q", 0 0, L_0x561b282dfa30;  alias, 1 drivers
v0x561b27dd6ad0_0 .net "q_bar", 0 0, L_0x561b282dfc30;  alias, 1 drivers
v0x561b27dcfb60_0 .net "reset", 0 0, L_0x561b282dff90;  1 drivers
v0x561b27dcfc00_0 .net "set", 0 0, L_0x561b282dfdf0;  1 drivers
S_0x561b27a38200 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a3add0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282e0640 .functor AND 1, L_0x561b282dfa30, L_0x561b282e0990, C4<1>, C4<1>;
L_0x561b282e06b0 .functor NOT 1, L_0x561b282e0640, C4<0>, C4<0>, C4<0>;
L_0x561b282e07c0 .functor AND 1, L_0x561b282dfc30, L_0x561b282e0990, C4<1>, C4<1>;
L_0x561b282e0880 .functor NOT 1, L_0x561b282e07c0, C4<0>, C4<0>, C4<0>;
v0x561b27d4f9e0_0 .net *"_ivl_0", 0 0, L_0x561b282e0640;  1 drivers
v0x561b27d48b10_0 .net *"_ivl_4", 0 0, L_0x561b282e07c0;  1 drivers
v0x561b27d400d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d40170_0 .net "enable", 0 0, L_0x561b282e0990;  1 drivers
v0x561b27ed6cb0_0 .net "preset", 0 0, L_0x7fcde05809f8;  alias, 1 drivers
v0x561b27d39200_0 .net "q", 0 0, L_0x561b282e02b0;  alias, 1 drivers
v0x561b27d392a0_0 .net "q_bar", 0 0, L_0x561b282e0500;  alias, 1 drivers
v0x561b27d32330_0 .net "reset", 0 0, L_0x561b282dfc30;  alias, 1 drivers
v0x561b27d2b460_0 .net "set", 0 0, L_0x561b282dfa30;  alias, 1 drivers
S_0x561b27a37030 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a38200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282e0160 .functor AND 1, L_0x561b282e06b0, L_0x7fcde05809f8, C4<1>, C4<1>;
L_0x561b282e01f0 .functor AND 1, L_0x561b282e0160, L_0x561b282e0500, C4<1>, C4<1>;
L_0x561b282e02b0 .functor NOT 1, L_0x561b282e01f0, C4<0>, C4<0>, C4<0>;
L_0x561b282e03b0 .functor AND 1, L_0x561b282e0880, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282e0440 .functor AND 1, L_0x561b282e03b0, L_0x561b282e02b0, C4<1>, C4<1>;
L_0x561b282e0500 .functor NOT 1, L_0x561b282e0440, C4<0>, C4<0>, C4<0>;
v0x561b27d8fb40_0 .net *"_ivl_0", 0 0, L_0x561b282e0160;  1 drivers
v0x561b27d88bd0_0 .net *"_ivl_2", 0 0, L_0x561b282e01f0;  1 drivers
v0x561b27d81d00_0 .net *"_ivl_6", 0 0, L_0x561b282e03b0;  1 drivers
v0x561b27d792c0_0 .net *"_ivl_8", 0 0, L_0x561b282e0440;  1 drivers
v0x561b27d723f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d72490_0 .net "preset", 0 0, L_0x7fcde05809f8;  alias, 1 drivers
v0x561b27d6b520_0 .net "q", 0 0, L_0x561b282e02b0;  alias, 1 drivers
v0x561b27d64650_0 .net "q_bar", 0 0, L_0x561b282e0500;  alias, 1 drivers
v0x561b27d5d780_0 .net "reset", 0 0, L_0x561b282e0880;  1 drivers
v0x561b27d568b0_0 .net "set", 0 0, L_0x561b282e06b0;  1 drivers
S_0x561b27a36990 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b280a3750 .functor AND 1, v0x561b28256a00_0, L_0x561b282ebaf0, C4<1>, C4<1>;
L_0x561b280a37e0 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b280a3850 .functor AND 1, L_0x561b280a37e0, L_0x561b280a3000, C4<1>, C4<1>;
L_0x561b280a3910 .functor OR 1, L_0x561b280a3750, L_0x561b280a3850, C4<0>, C4<0>;
L_0x561b2840d020 .functor BUFT 1, L_0x561b280a3000, C4<0>, C4<0>, C4<0>;
v0x561b278f4f10_0 .net *"_ivl_4", 0 0, L_0x561b280a3750;  1 drivers
v0x561b278ee040_0 .net *"_ivl_6", 0 0, L_0x561b280a37e0;  1 drivers
v0x561b278e7170_0 .net *"_ivl_8", 0 0, L_0x561b280a3850;  1 drivers
v0x561b278e02a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278e0340_0 .net "data", 0 0, L_0x561b282ebaf0;  1 drivers
v0x561b278d93d0_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b278d9470_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b278d2500_0 .net "out", 0 0, L_0x561b2840d020;  1 drivers
v0x561b278d25a0_0 .net "q", 0 0, L_0x561b280a3000;  1 drivers
v0x561b276c65e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a35490 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a36990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a2df0 .functor NOT 1, L_0x561b280a3910, C4<0>, C4<0>, C4<0>;
L_0x561b280a36e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277261a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27726240_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27723640_0 .net "d", 0 0, L_0x561b280a3910;  1 drivers
v0x561b277236e0_0 .net "master_q", 0 0, L_0x561b282e0fd0;  1 drivers
v0x561b27720ae0_0 .net "master_q_bar", 0 0, L_0x561b282e1220;  1 drivers
L_0x7fcde0580a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27902cb0_0 .net "preset", 0 0, L_0x7fcde0580a40;  1 drivers
v0x561b278fbde0_0 .net "q", 0 0, L_0x561b280a3000;  alias, 1 drivers
v0x561b278fbe80_0 .net "q_bar", 0 0, L_0x561b280a3250;  1 drivers
S_0x561b27a360a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a35490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282e1320 .functor AND 1, L_0x561b280a3910, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282e13e0 .functor NOT 1, L_0x561b282e1320, C4<0>, C4<0>, C4<0>;
L_0x561b282e14f0 .functor AND 1, L_0x561b280a2df0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a2ce0 .functor NOT 1, L_0x561b282e14f0, C4<0>, C4<0>, C4<0>;
v0x561b27751780_0 .net *"_ivl_0", 0 0, L_0x561b282e1320;  1 drivers
v0x561b2774a8b0_0 .net *"_ivl_4", 0 0, L_0x561b282e14f0;  1 drivers
v0x561b277b3100_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277b31a0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277ac230_0 .net "preset", 0 0, L_0x7fcde0580a40;  alias, 1 drivers
v0x561b277ac2d0_0 .net "q", 0 0, L_0x561b282e0fd0;  alias, 1 drivers
v0x561b277a5360_0 .net "q_bar", 0 0, L_0x561b282e1220;  alias, 1 drivers
v0x561b277a5400_0 .net "reset", 0 0, L_0x561b280a2df0;  1 drivers
v0x561b2779e490_0 .net "set", 0 0, L_0x561b280a3910;  alias, 1 drivers
S_0x561b27a345a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a360a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282e0e10 .functor AND 1, L_0x561b282e13e0, L_0x7fcde0580a40, C4<1>, C4<1>;
L_0x561b282e0e80 .functor AND 1, L_0x561b282e0e10, L_0x561b282e1220, C4<1>, C4<1>;
L_0x561b282e0fd0 .functor NOT 1, L_0x561b282e0e80, C4<0>, C4<0>, C4<0>;
L_0x561b282e10d0 .functor AND 1, L_0x561b280a2ce0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282e1160 .functor AND 1, L_0x561b282e10d0, L_0x561b282e0fd0, C4<1>, C4<1>;
L_0x561b282e1220 .functor NOT 1, L_0x561b282e1160, C4<0>, C4<0>, C4<0>;
v0x561b27cb2100_0 .net *"_ivl_0", 0 0, L_0x561b282e0e10;  1 drivers
v0x561b27cab190_0 .net *"_ivl_2", 0 0, L_0x561b282e0e80;  1 drivers
v0x561b27ca42c0_0 .net *"_ivl_6", 0 0, L_0x561b282e10d0;  1 drivers
v0x561b27c9d3f0_0 .net *"_ivl_8", 0 0, L_0x561b282e1160;  1 drivers
v0x561b2777b060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27774190_0 .net "preset", 0 0, L_0x7fcde0580a40;  alias, 1 drivers
v0x561b2776d2c0_0 .net "q", 0 0, L_0x561b282e0fd0;  alias, 1 drivers
v0x561b277663f0_0 .net "q_bar", 0 0, L_0x561b282e1220;  alias, 1 drivers
v0x561b2775f520_0 .net "reset", 0 0, L_0x561b280a2ce0;  1 drivers
v0x561b27758650_0 .net "set", 0 0, L_0x561b282e13e0;  1 drivers
S_0x561b27a33f00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a35490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a3390 .functor AND 1, L_0x561b282e0fd0, L_0x561b280a36e0, C4<1>, C4<1>;
L_0x561b280a3400 .functor NOT 1, L_0x561b280a3390, C4<0>, C4<0>, C4<0>;
L_0x561b280a3510 .functor AND 1, L_0x561b282e1220, L_0x561b280a36e0, C4<1>, C4<1>;
L_0x561b280a35d0 .functor NOT 1, L_0x561b280a3510, C4<0>, C4<0>, C4<0>;
v0x561b276ffff0_0 .net *"_ivl_0", 0 0, L_0x561b280a3390;  1 drivers
v0x561b276faaf0_0 .net *"_ivl_4", 0 0, L_0x561b280a3510;  1 drivers
v0x561b276f55f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276f5690_0 .net "enable", 0 0, L_0x561b280a36e0;  1 drivers
v0x561b2772e3c0_0 .net "preset", 0 0, L_0x7fcde0580a40;  alias, 1 drivers
v0x561b2772e460_0 .net "q", 0 0, L_0x561b280a3000;  alias, 1 drivers
v0x561b2772b860_0 .net "q_bar", 0 0, L_0x561b280a3250;  alias, 1 drivers
v0x561b2772b900_0 .net "reset", 0 0, L_0x561b282e1220;  alias, 1 drivers
v0x561b27728d00_0 .net "set", 0 0, L_0x561b282e0fd0;  alias, 1 drivers
S_0x561b27a32a00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a33f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a2eb0 .functor AND 1, L_0x561b280a3400, L_0x7fcde0580a40, C4<1>, C4<1>;
L_0x561b280a2f40 .functor AND 1, L_0x561b280a2eb0, L_0x561b280a3250, C4<1>, C4<1>;
L_0x561b280a3000 .functor NOT 1, L_0x561b280a2f40, C4<0>, C4<0>, C4<0>;
L_0x561b280a3100 .functor AND 1, L_0x561b280a35d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a3190 .functor AND 1, L_0x561b280a3100, L_0x561b280a3000, C4<1>, C4<1>;
L_0x561b280a3250 .functor NOT 1, L_0x561b280a3190, C4<0>, C4<0>, C4<0>;
v0x561b27790790_0 .net *"_ivl_0", 0 0, L_0x561b280a2eb0;  1 drivers
v0x561b27789820_0 .net *"_ivl_2", 0 0, L_0x561b280a2f40;  1 drivers
v0x561b27782950_0 .net *"_ivl_6", 0 0, L_0x561b280a3100;  1 drivers
v0x561b2771a8f0_0 .net *"_ivl_8", 0 0, L_0x561b280a3190;  1 drivers
v0x561b277153f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2770fef0_0 .net "preset", 0 0, L_0x7fcde0580a40;  alias, 1 drivers
v0x561b2770ff90_0 .net "q", 0 0, L_0x561b280a3000;  alias, 1 drivers
v0x561b2770a9f0_0 .net "q_bar", 0 0, L_0x561b280a3250;  alias, 1 drivers
v0x561b2770aa90_0 .net "reset", 0 0, L_0x561b280a35d0;  1 drivers
v0x561b277054f0_0 .net "set", 0 0, L_0x561b280a3400;  1 drivers
S_0x561b27a33610 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b280a4c40 .functor AND 1, v0x561b28256a00_0, L_0x561b282ebbe0, C4<1>, C4<1>;
L_0x561b280a4cd0 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b280a4d40 .functor AND 1, L_0x561b280a4cd0, L_0x561b280a44f0, C4<1>, C4<1>;
L_0x561b280a4e00 .functor OR 1, L_0x561b280a4c40, L_0x561b280a4d40, C4<0>, C4<0>;
L_0x561b2840d100 .functor BUFT 1, L_0x561b280a44f0, C4<0>, C4<0>, C4<0>;
v0x561b279b9d50_0 .net *"_ivl_4", 0 0, L_0x561b280a4c40;  1 drivers
v0x561b279b1d10_0 .net *"_ivl_6", 0 0, L_0x561b280a4cd0;  1 drivers
v0x561b279af1b0_0 .net *"_ivl_8", 0 0, L_0x561b280a4d40;  1 drivers
v0x561b279ac650_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279ac6f0_0 .net "data", 0 0, L_0x561b282ebbe0;  1 drivers
v0x561b279a9af0_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b279a6f90_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b279a4430_0 .net "out", 0 0, L_0x561b2840d100;  1 drivers
v0x561b279a44d0_0 .net "q", 0 0, L_0x561b280a44f0;  1 drivers
v0x561b27988980_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a31330 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a33610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a42e0 .functor NOT 1, L_0x561b280a4e00, C4<0>, C4<0>, C4<0>;
L_0x561b280a4bd0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b279c7630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279c76d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279c4ad0_0 .net "d", 0 0, L_0x561b280a4e00;  1 drivers
v0x561b279c4b70_0 .net "master_q", 0 0, L_0x561b280a3c20;  1 drivers
v0x561b279c1f70_0 .net "master_q_bar", 0 0, L_0x561b280a3e70;  1 drivers
L_0x7fcde0580a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b279bf410_0 .net "preset", 0 0, L_0x7fcde0580a88;  1 drivers
v0x561b279bc8b0_0 .net "q", 0 0, L_0x561b280a44f0;  alias, 1 drivers
v0x561b279bc950_0 .net "q_bar", 0 0, L_0x561b280a4740;  1 drivers
S_0x561b27a30160 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a31330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a3f70 .functor AND 1, L_0x561b280a4e00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a4030 .functor NOT 1, L_0x561b280a3f70, C4<0>, C4<0>, C4<0>;
L_0x561b280a4140 .functor AND 1, L_0x561b280a42e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a41d0 .functor NOT 1, L_0x561b280a4140, C4<0>, C4<0>, C4<0>;
v0x561b276cc740_0 .net *"_ivl_0", 0 0, L_0x561b280a3f70;  1 drivers
v0x561b278caec0_0 .net *"_ivl_4", 0 0, L_0x561b280a4140;  1 drivers
v0x561b278c3ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278c4090_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278bd120_0 .net "preset", 0 0, L_0x7fcde0580a88;  alias, 1 drivers
v0x561b278bd1c0_0 .net "q", 0 0, L_0x561b280a3c20;  alias, 1 drivers
v0x561b278b6250_0 .net "q_bar", 0 0, L_0x561b280a3e70;  alias, 1 drivers
v0x561b278b62f0_0 .net "reset", 0 0, L_0x561b280a42e0;  1 drivers
v0x561b278af380_0 .net "set", 0 0, L_0x561b280a4e00;  alias, 1 drivers
S_0x561b27a2fac0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a30160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a3a60 .functor AND 1, L_0x561b280a4030, L_0x7fcde0580a88, C4<1>, C4<1>;
L_0x561b280a3ad0 .functor AND 1, L_0x561b280a3a60, L_0x561b280a3e70, C4<1>, C4<1>;
L_0x561b280a3c20 .functor NOT 1, L_0x561b280a3ad0, C4<0>, C4<0>, C4<0>;
L_0x561b280a3d20 .functor AND 1, L_0x561b280a41d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a3db0 .functor AND 1, L_0x561b280a3d20, L_0x561b280a3c20, C4<1>, C4<1>;
L_0x561b280a3e70 .functor NOT 1, L_0x561b280a3db0, C4<0>, C4<0>, C4<0>;
v0x561b276b66f0_0 .net *"_ivl_0", 0 0, L_0x561b280a3a60;  1 drivers
v0x561b276b1150_0 .net *"_ivl_2", 0 0, L_0x561b280a3ad0;  1 drivers
v0x561b276abc50_0 .net *"_ivl_6", 0 0, L_0x561b280a3d20;  1 drivers
v0x561b276a6750_0 .net *"_ivl_8", 0 0, L_0x561b280a3db0;  1 drivers
v0x561b276a1250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276da020_0 .net "preset", 0 0, L_0x7fcde0580a88;  alias, 1 drivers
v0x561b276d74c0_0 .net "q", 0 0, L_0x561b280a3c20;  alias, 1 drivers
v0x561b276d4960_0 .net "q_bar", 0 0, L_0x561b280a3e70;  alias, 1 drivers
v0x561b276d1e00_0 .net "reset", 0 0, L_0x561b280a41d0;  1 drivers
v0x561b276cf2a0_0 .net "set", 0 0, L_0x561b280a4030;  1 drivers
S_0x561b27a2e5c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a31330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a4880 .functor AND 1, L_0x561b280a3c20, L_0x561b280a4bd0, C4<1>, C4<1>;
L_0x561b280a48f0 .functor NOT 1, L_0x561b280a4880, C4<0>, C4<0>, C4<0>;
L_0x561b280a4a00 .functor AND 1, L_0x561b280a3e70, L_0x561b280a4bd0, C4<1>, C4<1>;
L_0x561b280a4ac0 .functor NOT 1, L_0x561b280a4a00, C4<0>, C4<0>, C4<0>;
v0x561b278697f0_0 .net *"_ivl_0", 0 0, L_0x561b280a4880;  1 drivers
v0x561b27862920_0 .net *"_ivl_4", 0 0, L_0x561b280a4a00;  1 drivers
v0x561b27989d90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27989e30_0 .net "enable", 0 0, L_0x561b280a4bd0;  1 drivers
v0x561b27982bf0_0 .net "preset", 0 0, L_0x7fcde0580a88;  alias, 1 drivers
v0x561b27982c90_0 .net "q", 0 0, L_0x561b280a44f0;  alias, 1 drivers
v0x561b2797ba20_0 .net "q_bar", 0 0, L_0x561b280a4740;  alias, 1 drivers
v0x561b2797bac0_0 .net "reset", 0 0, L_0x561b280a3e70;  alias, 1 drivers
v0x561b279b4bf0_0 .net "set", 0 0, L_0x561b280a3c20;  alias, 1 drivers
S_0x561b27a2f1d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a2e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a43a0 .functor AND 1, L_0x561b280a48f0, L_0x7fcde0580a88, C4<1>, C4<1>;
L_0x561b280a4430 .functor AND 1, L_0x561b280a43a0, L_0x561b280a4740, C4<1>, C4<1>;
L_0x561b280a44f0 .functor NOT 1, L_0x561b280a4430, C4<0>, C4<0>, C4<0>;
L_0x561b280a45f0 .functor AND 1, L_0x561b280a4ac0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a4680 .functor AND 1, L_0x561b280a45f0, L_0x561b280a44f0, C4<1>, C4<1>;
L_0x561b280a4740 .functor NOT 1, L_0x561b280a4680, C4<0>, C4<0>, C4<0>;
v0x561b278a1680_0 .net *"_ivl_0", 0 0, L_0x561b280a43a0;  1 drivers
v0x561b2789a710_0 .net *"_ivl_2", 0 0, L_0x561b280a4430;  1 drivers
v0x561b278930d0_0 .net *"_ivl_6", 0 0, L_0x561b280a45f0;  1 drivers
v0x561b2788c200_0 .net *"_ivl_8", 0 0, L_0x561b280a4680;  1 drivers
v0x561b27885330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2787e460_0 .net "preset", 0 0, L_0x7fcde0580a88;  alias, 1 drivers
v0x561b2787e500_0 .net "q", 0 0, L_0x561b280a44f0;  alias, 1 drivers
v0x561b27877590_0 .net "q_bar", 0 0, L_0x561b280a4740;  alias, 1 drivers
v0x561b27877630_0 .net "reset", 0 0, L_0x561b280a4ac0;  1 drivers
v0x561b278706c0_0 .net "set", 0 0, L_0x561b280a48f0;  1 drivers
S_0x561b27a2d6d0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b280a6190 .functor AND 1, v0x561b28256a00_0, L_0x561b282ebcd0, C4<1>, C4<1>;
L_0x561b280a6220 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b280a6290 .functor AND 1, L_0x561b280a6220, L_0x561b280a5a40, C4<1>, C4<1>;
L_0x561b280a6350 .functor OR 1, L_0x561b280a6190, L_0x561b280a6290, C4<0>, C4<0>;
L_0x561b2840d1e0 .functor BUFT 1, L_0x561b280a5a40, C4<0>, C4<0>, C4<0>;
v0x561b2790a3d0_0 .net *"_ivl_4", 0 0, L_0x561b280a6190;  1 drivers
v0x561b2785b2b0_0 .net *"_ivl_6", 0 0, L_0x561b280a6220;  1 drivers
v0x561b278543e0_0 .net *"_ivl_8", 0 0, L_0x561b280a6290;  1 drivers
v0x561b2784d510_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2784d5b0_0 .net "data", 0 0, L_0x561b282ebcd0;  1 drivers
v0x561b27846640_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b278466e0_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b2783f770_0 .net "out", 0 0, L_0x561b2840d1e0;  1 drivers
v0x561b2783f810_0 .net "q", 0 0, L_0x561b280a5a40;  1 drivers
v0x561b27838930_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a2d030 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a2d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a5830 .functor NOT 1, L_0x561b280a6350, C4<0>, C4<0>, C4<0>;
L_0x561b280a6120 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2792cde0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2792ce80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27925f10_0 .net "d", 0 0, L_0x561b280a6350;  1 drivers
v0x561b27925fb0_0 .net "master_q", 0 0, L_0x561b280a5110;  1 drivers
v0x561b2791f040_0 .net "master_q_bar", 0 0, L_0x561b280a5390;  1 drivers
L_0x7fcde0580ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27918170_0 .net "preset", 0 0, L_0x7fcde0580ad0;  1 drivers
v0x561b279112a0_0 .net "q", 0 0, L_0x561b280a5a40;  alias, 1 drivers
v0x561b27911340_0 .net "q_bar", 0 0, L_0x561b280a5c90;  1 drivers
S_0x561b27a2bb30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a2d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a5490 .functor AND 1, L_0x561b280a6350, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a5550 .functor NOT 1, L_0x561b280a5490, C4<0>, C4<0>, C4<0>;
L_0x561b280a5660 .functor AND 1, L_0x561b280a5830, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a56f0 .functor NOT 1, L_0x561b280a5660, C4<0>, C4<0>, C4<0>;
v0x561b279d8360_0 .net *"_ivl_0", 0 0, L_0x561b280a5490;  1 drivers
v0x561b279d5800_0 .net *"_ivl_4", 0 0, L_0x561b280a5660;  1 drivers
v0x561b279d2ca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279d2d40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279d0140_0 .net "preset", 0 0, L_0x7fcde0580ad0;  alias, 1 drivers
v0x561b279d01e0_0 .net "q", 0 0, L_0x561b280a5110;  alias, 1 drivers
v0x561b27972ce0_0 .net "q_bar", 0 0, L_0x561b280a5390;  alias, 1 drivers
v0x561b27972d80_0 .net "reset", 0 0, L_0x561b280a5830;  1 drivers
v0x561b2796be10_0 .net "set", 0 0, L_0x561b280a6350;  alias, 1 drivers
S_0x561b27a2c740 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a2bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a4f50 .functor AND 1, L_0x561b280a5550, L_0x7fcde0580ad0, C4<1>, C4<1>;
L_0x561b280a4fc0 .functor AND 1, L_0x561b280a4f50, L_0x561b280a5390, C4<1>, C4<1>;
L_0x561b280a5110 .functor NOT 1, L_0x561b280a4fc0, C4<0>, C4<0>, C4<0>;
L_0x561b280a5210 .functor AND 1, L_0x561b280a56f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a52d0 .functor AND 1, L_0x561b280a5210, L_0x561b280a5110, C4<1>, C4<1>;
L_0x561b280a5390 .functor NOT 1, L_0x561b280a52d0, C4<0>, C4<0>, C4<0>;
v0x561b279e09a0_0 .net *"_ivl_0", 0 0, L_0x561b280a4f50;  1 drivers
v0x561b279f5ea0_0 .net *"_ivl_2", 0 0, L_0x561b280a4fc0;  1 drivers
v0x561b279f3340_0 .net *"_ivl_6", 0 0, L_0x561b280a5210;  1 drivers
v0x561b279f07e0_0 .net *"_ivl_8", 0 0, L_0x561b280a52d0;  1 drivers
v0x561b279edc80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279eb120_0 .net "preset", 0 0, L_0x7fcde0580ad0;  alias, 1 drivers
v0x561b279e85c0_0 .net "q", 0 0, L_0x561b280a5110;  alias, 1 drivers
v0x561b279e5a60_0 .net "q_bar", 0 0, L_0x561b280a5390;  alias, 1 drivers
v0x561b279dda20_0 .net "reset", 0 0, L_0x561b280a56f0;  1 drivers
v0x561b279daec0_0 .net "set", 0 0, L_0x561b280a5550;  1 drivers
S_0x561b27a2a460 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a2d030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a5dd0 .functor AND 1, L_0x561b280a5110, L_0x561b280a6120, C4<1>, C4<1>;
L_0x561b280a5e40 .functor NOT 1, L_0x561b280a5dd0, C4<0>, C4<0>, C4<0>;
L_0x561b280a5f50 .functor AND 1, L_0x561b280a5390, L_0x561b280a6120, C4<1>, C4<1>;
L_0x561b280a6010 .functor NOT 1, L_0x561b280a5f50, C4<0>, C4<0>, C4<0>;
v0x561b27997380_0 .net *"_ivl_0", 0 0, L_0x561b280a5dd0;  1 drivers
v0x561b27994820_0 .net *"_ivl_4", 0 0, L_0x561b280a5f50;  1 drivers
v0x561b27991cc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27991d60_0 .net "enable", 0 0, L_0x561b280a6120;  1 drivers
v0x561b2798f160_0 .net "preset", 0 0, L_0x7fcde0580ad0;  alias, 1 drivers
v0x561b2798f200_0 .net "q", 0 0, L_0x561b280a5a40;  alias, 1 drivers
v0x561b2793ab80_0 .net "q_bar", 0 0, L_0x561b280a5c90;  alias, 1 drivers
v0x561b2793ac20_0 .net "reset", 0 0, L_0x561b280a5390;  alias, 1 drivers
v0x561b27933cb0_0 .net "set", 0 0, L_0x561b280a5110;  alias, 1 drivers
S_0x561b27a29290 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a2a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a58f0 .functor AND 1, L_0x561b280a5e40, L_0x7fcde0580ad0, C4<1>, C4<1>;
L_0x561b280a5980 .functor AND 1, L_0x561b280a58f0, L_0x561b280a5c90, C4<1>, C4<1>;
L_0x561b280a5a40 .functor NOT 1, L_0x561b280a5980, C4<0>, C4<0>, C4<0>;
L_0x561b280a5b40 .functor AND 1, L_0x561b280a6010, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a5bd0 .functor AND 1, L_0x561b280a5b40, L_0x561b280a5a40, C4<1>, C4<1>;
L_0x561b280a5c90 .functor NOT 1, L_0x561b280a5bd0, C4<0>, C4<0>, C4<0>;
v0x561b2795e110_0 .net *"_ivl_0", 0 0, L_0x561b280a58f0;  1 drivers
v0x561b279571a0_0 .net *"_ivl_2", 0 0, L_0x561b280a5980;  1 drivers
v0x561b279502d0_0 .net *"_ivl_6", 0 0, L_0x561b280a5b40;  1 drivers
v0x561b27949400_0 .net *"_ivl_8", 0 0, L_0x561b280a5bd0;  1 drivers
v0x561b27942530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2799f5a0_0 .net "preset", 0 0, L_0x7fcde0580ad0;  alias, 1 drivers
v0x561b2799f640_0 .net "q", 0 0, L_0x561b280a5a40;  alias, 1 drivers
v0x561b2799ca40_0 .net "q_bar", 0 0, L_0x561b280a5c90;  alias, 1 drivers
v0x561b2799cae0_0 .net "reset", 0 0, L_0x561b280a6010;  1 drivers
v0x561b27999ee0_0 .net "set", 0 0, L_0x561b280a5e40;  1 drivers
S_0x561b27a28bf0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282e9f20 .functor AND 1, v0x561b28256a00_0, L_0x561b282ebe00, C4<1>, C4<1>;
L_0x561b282e9fb0 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b282ea020 .functor AND 1, L_0x561b282e9fb0, L_0x561b282e9780, C4<1>, C4<1>;
L_0x561b282ea0e0 .functor OR 1, L_0x561b282e9f20, L_0x561b282ea020, C4<0>, C4<0>;
L_0x561b2840d2c0 .functor BUFT 1, L_0x561b282e9780, C4<0>, C4<0>, C4<0>;
v0x561b27c73c40_0 .net *"_ivl_4", 0 0, L_0x561b282e9f20;  1 drivers
v0x561b27c714c0_0 .net *"_ivl_6", 0 0, L_0x561b282e9fb0;  1 drivers
v0x561b27c710e0_0 .net *"_ivl_8", 0 0, L_0x561b282ea020;  1 drivers
v0x561b27c711a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c6e590_0 .net "data", 0 0, L_0x561b282ebe00;  1 drivers
v0x561b27a540a0_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b27a54140_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b27a4d1d0_0 .net "out", 0 0, L_0x561b2840d2c0;  1 drivers
v0x561b27a4d270_0 .net "q", 0 0, L_0x561b282e9780;  1 drivers
v0x561b27a46390_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a276f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a28bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282e9590 .functor NOT 1, L_0x561b282ea0e0, C4<0>, C4<0>, C4<0>;
L_0x561b282e9eb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c79300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c793a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c76b80_0 .net "d", 0 0, L_0x561b282ea0e0;  1 drivers
v0x561b27c76c20_0 .net "master_q", 0 0, L_0x561b280a6690;  1 drivers
v0x561b27c767a0_0 .net "master_q_bar", 0 0, L_0x561b280a6910;  1 drivers
L_0x7fcde0580b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c6e9a0_0 .net "preset", 0 0, L_0x7fcde0580b18;  1 drivers
v0x561b27c74020_0 .net "q", 0 0, L_0x561b282e9780;  alias, 1 drivers
v0x561b27c740c0_0 .net "q_bar", 0 0, L_0x561b282e99d0;  1 drivers
S_0x561b27a28300 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a276f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b280a6a10 .functor AND 1, L_0x561b282ea0e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a6ad0 .functor NOT 1, L_0x561b280a6a10, C4<0>, C4<0>, C4<0>;
L_0x561b280a6be0 .functor AND 1, L_0x561b282e9590, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b280a6c70 .functor NOT 1, L_0x561b280a6be0, C4<0>, C4<0>, C4<0>;
v0x561b27c84850_0 .net *"_ivl_0", 0 0, L_0x561b280a6a10;  1 drivers
v0x561b27c91b60_0 .net *"_ivl_4", 0 0, L_0x561b280a6be0;  1 drivers
v0x561b27c91780_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c91820_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c8f000_0 .net "preset", 0 0, L_0x7fcde0580b18;  alias, 1 drivers
v0x561b27c8f0a0_0 .net "q", 0 0, L_0x561b280a6690;  alias, 1 drivers
v0x561b27c8ec20_0 .net "q_bar", 0 0, L_0x561b280a6910;  alias, 1 drivers
v0x561b27c8ecc0_0 .net "reset", 0 0, L_0x561b282e9590;  1 drivers
v0x561b27c8c4a0_0 .net "set", 0 0, L_0x561b282ea0e0;  alias, 1 drivers
S_0x561b27a26800 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a28300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280a64d0 .functor AND 1, L_0x561b280a6ad0, L_0x7fcde0580b18, C4<1>, C4<1>;
L_0x561b280a6540 .functor AND 1, L_0x561b280a64d0, L_0x561b280a6910, C4<1>, C4<1>;
L_0x561b280a6690 .functor NOT 1, L_0x561b280a6540, C4<0>, C4<0>, C4<0>;
L_0x561b280a6790 .functor AND 1, L_0x561b280a6c70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b280a6850 .functor AND 1, L_0x561b280a6790, L_0x561b280a6690, C4<1>, C4<1>;
L_0x561b280a6910 .functor NOT 1, L_0x561b280a6850, C4<0>, C4<0>, C4<0>;
v0x561b27c82530_0 .net *"_ivl_0", 0 0, L_0x561b280a64d0;  1 drivers
v0x561b27c84b10_0 .net *"_ivl_2", 0 0, L_0x561b280a6540;  1 drivers
v0x561b27c97610_0 .net *"_ivl_6", 0 0, L_0x561b280a6790;  1 drivers
v0x561b27c976d0_0 .net *"_ivl_8", 0 0, L_0x561b280a6850;  1 drivers
v0x561b27c97220_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c96e40_0 .net "preset", 0 0, L_0x7fcde0580b18;  alias, 1 drivers
v0x561b27c96f00_0 .net "q", 0 0, L_0x561b280a6690;  alias, 1 drivers
v0x561b27c946c0_0 .net "q_bar", 0 0, L_0x561b280a6910;  alias, 1 drivers
v0x561b27c94760_0 .net "reset", 0 0, L_0x561b280a6c70;  1 drivers
v0x561b27c942e0_0 .net "set", 0 0, L_0x561b280a6ad0;  1 drivers
S_0x561b27a26160 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a276f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282e9b60 .functor AND 1, L_0x561b280a6690, L_0x561b282e9eb0, C4<1>, C4<1>;
L_0x561b282e9bd0 .functor NOT 1, L_0x561b282e9b60, C4<0>, C4<0>, C4<0>;
L_0x561b282e9ce0 .functor AND 1, L_0x561b280a6910, L_0x561b282e9eb0, C4<1>, C4<1>;
L_0x561b282e9da0 .functor NOT 1, L_0x561b282e9ce0, C4<0>, C4<0>, C4<0>;
v0x561b27c7eda0_0 .net *"_ivl_0", 0 0, L_0x561b282e9b60;  1 drivers
v0x561b27c7e9c0_0 .net *"_ivl_4", 0 0, L_0x561b282e9ce0;  1 drivers
v0x561b27c6ef30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c6efd0_0 .net "enable", 0 0, L_0x561b282e9eb0;  1 drivers
v0x561b27c7c240_0 .net "preset", 0 0, L_0x7fcde0580b18;  alias, 1 drivers
v0x561b27c7c2e0_0 .net "q", 0 0, L_0x561b282e9780;  alias, 1 drivers
v0x561b27c7be60_0 .net "q_bar", 0 0, L_0x561b282e99d0;  alias, 1 drivers
v0x561b27c7bf00_0 .net "reset", 0 0, L_0x561b280a6910;  alias, 1 drivers
v0x561b27c796e0_0 .net "set", 0 0, L_0x561b280a6690;  alias, 1 drivers
S_0x561b27a24c60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a26160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282e9650 .functor AND 1, L_0x561b282e9bd0, L_0x7fcde0580b18, C4<1>, C4<1>;
L_0x561b282e96c0 .functor AND 1, L_0x561b282e9650, L_0x561b282e99d0, C4<1>, C4<1>;
L_0x561b282e9780 .functor NOT 1, L_0x561b282e96c0, C4<0>, C4<0>, C4<0>;
L_0x561b282e9880 .functor AND 1, L_0x561b282e9da0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282e9910 .functor AND 1, L_0x561b282e9880, L_0x561b282e9780, C4<1>, C4<1>;
L_0x561b282e99d0 .functor NOT 1, L_0x561b282e9910, C4<0>, C4<0>, C4<0>;
v0x561b27c842c0_0 .net *"_ivl_0", 0 0, L_0x561b282e9650;  1 drivers
v0x561b27c89940_0 .net *"_ivl_2", 0 0, L_0x561b282e96c0;  1 drivers
v0x561b27c89560_0 .net *"_ivl_6", 0 0, L_0x561b282e9880;  1 drivers
v0x561b27c86de0_0 .net *"_ivl_8", 0 0, L_0x561b282e9910;  1 drivers
v0x561b27c86a00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c83eb0_0 .net "preset", 0 0, L_0x7fcde0580b18;  alias, 1 drivers
v0x561b27c81cf0_0 .net "q", 0 0, L_0x561b282e9780;  alias, 1 drivers
v0x561b27c81db0_0 .net "q_bar", 0 0, L_0x561b282e99d0;  alias, 1 drivers
v0x561b27c81900_0 .net "reset", 0 0, L_0x561b282e9da0;  1 drivers
v0x561b27c81520_0 .net "set", 0 0, L_0x561b282e9bd0;  1 drivers
S_0x561b27a25870 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27a44dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282eb4e0 .functor AND 1, v0x561b28256a00_0, L_0x561b282ebef0, C4<1>, C4<1>;
L_0x561b282eb570 .functor NOT 1, v0x561b28256a00_0, C4<0>, C4<0>, C4<0>;
L_0x561b282eb5e0 .functor AND 1, L_0x561b282eb570, L_0x561b282ead40, C4<1>, C4<1>;
L_0x561b282eb6a0 .functor OR 1, L_0x561b282eb4e0, L_0x561b282eb5e0, C4<0>, C4<0>;
L_0x561b2840d3a0 .functor BUFT 1, L_0x561b282ead40, C4<0>, C4<0>, C4<0>;
v0x561b27bebc80_0 .net *"_ivl_4", 0 0, L_0x561b282eb4e0;  1 drivers
v0x561b27bdc900_0 .net *"_ivl_6", 0 0, L_0x561b282eb570;  1 drivers
v0x561b27be3240_0 .net *"_ivl_8", 0 0, L_0x561b282eb5e0;  1 drivers
v0x561b27be3300_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bd5a30_0 .net "data", 0 0, L_0x561b282ebef0;  1 drivers
v0x561b27bdc370_0 .net "enable_in", 0 0, v0x561b28256a00_0;  alias, 1 drivers
v0x561b27bdc410_0 .net "enable_out", 0 0, L_0x7fcde0580ba8;  alias, 1 drivers
v0x561b27bceb60_0 .net "out", 0 0, L_0x561b2840d3a0;  1 drivers
v0x561b27bcec00_0 .net "q", 0 0, L_0x561b282ead40;  1 drivers
v0x561b27bd5530_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a23590 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a25870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282eab30 .functor NOT 1, L_0x561b282eb6a0, C4<0>, C4<0>, C4<0>;
L_0x561b282eb470 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27bf30e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bf3180_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bf9a20_0 .net "d", 0 0, L_0x561b282eb6a0;  1 drivers
v0x561b27bf9ac0_0 .net "master_q", 0 0, L_0x561b282ea440;  1 drivers
v0x561b27bec210_0 .net "master_q_bar", 0 0, L_0x561b282ea6c0;  1 drivers
L_0x7fcde0580b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27bf2b50_0 .net "preset", 0 0, L_0x7fcde0580b60;  1 drivers
v0x561b27be5480_0 .net "q", 0 0, L_0x561b282ead40;  alias, 1 drivers
v0x561b27be5520_0 .net "q_bar", 0 0, L_0x561b282eaf90;  1 drivers
S_0x561b27a223c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a23590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ea7c0 .functor AND 1, L_0x561b282eb6a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ea880 .functor NOT 1, L_0x561b282ea7c0, C4<0>, C4<0>, C4<0>;
L_0x561b282ea990 .functor AND 1, L_0x561b282eab30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282eaa20 .functor NOT 1, L_0x561b282ea990, C4<0>, C4<0>, C4<0>;
v0x561b27c40f70_0 .net *"_ivl_0", 0 0, L_0x561b282ea7c0;  1 drivers
v0x561b27c478b0_0 .net *"_ivl_4", 0 0, L_0x561b282ea990;  1 drivers
v0x561b27c3a0a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c3a140_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c409e0_0 .net "preset", 0 0, L_0x7fcde0580b60;  alias, 1 drivers
v0x561b27c40a80_0 .net "q", 0 0, L_0x561b282ea440;  alias, 1 drivers
v0x561b27c331d0_0 .net "q_bar", 0 0, L_0x561b282ea6c0;  alias, 1 drivers
v0x561b27c33270_0 .net "reset", 0 0, L_0x561b282eab30;  1 drivers
v0x561b27c39b10_0 .net "set", 0 0, L_0x561b282eb6a0;  alias, 1 drivers
S_0x561b27a21d20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a223c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ea260 .functor AND 1, L_0x561b282ea880, L_0x7fcde0580b60, C4<1>, C4<1>;
L_0x561b282ea2d0 .functor AND 1, L_0x561b282ea260, L_0x561b282ea6c0, C4<1>, C4<1>;
L_0x561b282ea440 .functor NOT 1, L_0x561b282ea2d0, C4<0>, C4<0>, C4<0>;
L_0x561b282ea540 .functor AND 1, L_0x561b282eaa20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ea600 .functor AND 1, L_0x561b282ea540, L_0x561b282ea440, C4<1>, C4<1>;
L_0x561b282ea6c0 .functor NOT 1, L_0x561b282ea600, C4<0>, C4<0>, C4<0>;
v0x561b27a31690_0 .net *"_ivl_0", 0 0, L_0x561b282ea260;  1 drivers
v0x561b27a2a7c0_0 .net *"_ivl_2", 0 0, L_0x561b282ea2d0;  1 drivers
v0x561b27a238f0_0 .net *"_ivl_6", 0 0, L_0x561b282ea540;  1 drivers
v0x561b27a239b0_0 .net *"_ivl_8", 0 0, L_0x561b282ea600;  1 drivers
v0x561b27c4ed10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c55650_0 .net "preset", 0 0, L_0x7fcde0580b60;  alias, 1 drivers
v0x561b27c55710_0 .net "q", 0 0, L_0x561b282ea440;  alias, 1 drivers
v0x561b27c47e40_0 .net "q_bar", 0 0, L_0x561b282ea6c0;  alias, 1 drivers
v0x561b27c47ee0_0 .net "reset", 0 0, L_0x561b282eaa20;  1 drivers
v0x561b27c4e810_0 .net "set", 0 0, L_0x561b282ea880;  1 drivers
S_0x561b27a20820 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a23590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282eb120 .functor AND 1, L_0x561b282ea440, L_0x561b282eb470, C4<1>, C4<1>;
L_0x561b282eb190 .functor NOT 1, L_0x561b282eb120, C4<0>, C4<0>, C4<0>;
L_0x561b282eb2a0 .functor AND 1, L_0x561b282ea6c0, L_0x561b282eb470, C4<1>, C4<1>;
L_0x561b282eb360 .functor NOT 1, L_0x561b282eb2a0, C4<0>, C4<0>, C4<0>;
v0x561b27c07d50_0 .net *"_ivl_0", 0 0, L_0x561b282eb120;  1 drivers
v0x561b27c0e690_0 .net *"_ivl_4", 0 0, L_0x561b282eb2a0;  1 drivers
v0x561b27c00e80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c00f20_0 .net "enable", 0 0, L_0x561b282eb470;  1 drivers
v0x561b27c077c0_0 .net "preset", 0 0, L_0x7fcde0580b60;  alias, 1 drivers
v0x561b27c07860_0 .net "q", 0 0, L_0x561b282ead40;  alias, 1 drivers
v0x561b27bf9fb0_0 .net "q_bar", 0 0, L_0x561b282eaf90;  alias, 1 drivers
v0x561b27bfa050_0 .net "reset", 0 0, L_0x561b282ea6c0;  alias, 1 drivers
v0x561b27c008f0_0 .net "set", 0 0, L_0x561b282ea440;  alias, 1 drivers
S_0x561b27a21430 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a20820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282eabf0 .functor AND 1, L_0x561b282eb190, L_0x7fcde0580b60, C4<1>, C4<1>;
L_0x561b282eac80 .functor AND 1, L_0x561b282eabf0, L_0x561b282eaf90, C4<1>, C4<1>;
L_0x561b282ead40 .functor NOT 1, L_0x561b282eac80, C4<0>, C4<0>, C4<0>;
L_0x561b282eae40 .functor AND 1, L_0x561b282eb360, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282eaed0 .functor AND 1, L_0x561b282eae40, L_0x561b282ead40, C4<1>, C4<1>;
L_0x561b282eaf90 .functor NOT 1, L_0x561b282eaed0, C4<0>, C4<0>, C4<0>;
v0x561b27c32c40_0 .net *"_ivl_0", 0 0, L_0x561b282eabf0;  1 drivers
v0x561b27c25430_0 .net *"_ivl_2", 0 0, L_0x561b282eac80;  1 drivers
v0x561b27c2bd70_0 .net *"_ivl_6", 0 0, L_0x561b282eae40;  1 drivers
v0x561b27c1e610_0 .net *"_ivl_8", 0 0, L_0x561b282eaed0;  1 drivers
v0x561b27c24ea0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c15af0_0 .net "preset", 0 0, L_0x7fcde0580b60;  alias, 1 drivers
v0x561b27c1c430_0 .net "q", 0 0, L_0x561b282ead40;  alias, 1 drivers
v0x561b27c1c4f0_0 .net "q_bar", 0 0, L_0x561b282eaf90;  alias, 1 drivers
v0x561b27c0ec20_0 .net "reset", 0 0, L_0x561b282eb360;  1 drivers
v0x561b27c15560_0 .net "set", 0 0, L_0x561b282eb190;  1 drivers
S_0x561b27a1f930 .scope module, "add" "add" 7 65, 8 1 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde069a388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27aea3a0_0 name=_ivl_81
v0x561b27af0ce0_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27af0da0_0 .net "b", 7 0, L_0x561b282f7280;  alias, 1 drivers
v0x561b27ae34d0_0 .net "c", 7 0, L_0x561b282ff490;  alias, 1 drivers
v0x561b27ae9e10_0 .net "carry", 0 0, L_0x561b282fedc0;  1 drivers
v0x561b27ae9eb0_0 .net "cout", 7 0, L_0x561b2840dd30;  1 drivers
L_0x561b282fb7f0 .part L_0x561b282ec030, 0, 1;
L_0x561b282fb920 .part L_0x561b282f7280, 0, 1;
L_0x561b282fbef0 .part L_0x561b282ec030, 1, 1;
L_0x561b282fc020 .part L_0x561b282f7280, 1, 1;
L_0x561b282fc180 .part L_0x561b2840dd30, 0, 1;
L_0x561b282fc6f0 .part L_0x561b282ec030, 2, 1;
L_0x561b282fc860 .part L_0x561b282f7280, 2, 1;
L_0x561b282fc990 .part L_0x561b2840dd30, 1, 1;
L_0x561b282fcf30 .part L_0x561b282ec030, 3, 1;
L_0x561b282fd060 .part L_0x561b282f7280, 3, 1;
L_0x561b282fd190 .part L_0x561b2840dd30, 2, 1;
L_0x561b282fd680 .part L_0x561b282ec030, 4, 1;
L_0x561b282fd790 .part L_0x561b282f7280, 4, 1;
L_0x561b282fd8c0 .part L_0x561b2840dd30, 3, 1;
L_0x561b282fde50 .part L_0x561b282ec030, 5, 1;
L_0x561b282fdf80 .part L_0x561b282f7280, 5, 1;
L_0x561b282fe140 .part L_0x561b2840dd30, 4, 1;
L_0x561b282fe6b0 .part L_0x561b282ec030, 6, 1;
L_0x561b282fe880 .part L_0x561b282f7280, 6, 1;
L_0x561b282fe920 .part L_0x561b2840dd30, 5, 1;
L_0x561b282fe7e0 .part L_0x561b282ec030, 7, 1;
L_0x561b282ff200 .part L_0x561b282f7280, 7, 1;
L_0x561b282ff3f0 .part L_0x561b2840dd30, 6, 1;
LS_0x561b282ff490_0_0 .concat8 [ 1 1 1 1], L_0x561b282fb320, L_0x561b282fbac0, L_0x561b282fc290, L_0x561b282fcaf0;
LS_0x561b282ff490_0_4 .concat8 [ 1 1 1 1], L_0x561b282fd2a0, L_0x561b282fda70, L_0x561b282fe250, L_0x561b282feae0;
L_0x561b282ff490 .concat8 [ 4 4 0 0], LS_0x561b282ff490_0_0, LS_0x561b282ff490_0_4;
LS_0x561b2840dd30_0_0 .concat [ 1 1 1 1], L_0x561b282fb6a0, L_0x561b282fbda0, L_0x561b282fc5a0, L_0x561b282fce20;
LS_0x561b2840dd30_0_4 .concat [ 1 1 1 1], L_0x561b282fd530, L_0x561b282fdd00, L_0x561b282fe560, o0x7fcde069a388;
L_0x561b2840dd30 .concat [ 4 4 0 0], LS_0x561b2840dd30_0_0, LS_0x561b2840dd30_0_4;
S_0x561b27a1f290 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fb2b0 .functor XOR 1, L_0x561b282fb7f0, L_0x561b282fb920, C4<0>, C4<0>;
L_0x7fcde0581028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b282fb320 .functor XOR 1, L_0x7fcde0581028, L_0x561b282fb2b0, C4<0>, C4<0>;
L_0x561b282fb3e0 .functor XOR 1, L_0x561b282fb7f0, L_0x561b282fb920, C4<0>, C4<0>;
L_0x561b282fb4f0 .functor AND 1, L_0x7fcde0581028, L_0x561b282fb3e0, C4<1>, C4<1>;
L_0x561b282fb630 .functor AND 1, L_0x561b282fb7f0, L_0x561b282fb920, C4<1>, C4<1>;
L_0x561b282fb6a0 .functor OR 1, L_0x561b282fb4f0, L_0x561b282fb630, C4<0>, C4<0>;
v0x561b27bb9ef0_0 .net *"_ivl_0", 0 0, L_0x561b282fb2b0;  1 drivers
v0x561b27bc0830_0 .net *"_ivl_4", 0 0, L_0x561b282fb3e0;  1 drivers
v0x561b27bb3020_0 .net *"_ivl_6", 0 0, L_0x561b282fb4f0;  1 drivers
v0x561b27bb9960_0 .net *"_ivl_8", 0 0, L_0x561b282fb630;  1 drivers
v0x561b27bac290_0 .net "a", 0 0, L_0x561b282fb7f0;  1 drivers
v0x561b27bac350_0 .net "b", 0 0, L_0x561b282fb920;  1 drivers
v0x561b27bb2a90_0 .net "c", 0 0, L_0x561b282fb320;  1 drivers
v0x561b27bb2b30_0 .net "cin", 0 0, L_0x7fcde0581028;  1 drivers
v0x561b27ba3710_0 .net "cout", 0 0, L_0x561b282fb6a0;  1 drivers
S_0x561b27a1dd90 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fba50 .functor XOR 1, L_0x561b282fbef0, L_0x561b282fc020, C4<0>, C4<0>;
L_0x561b282fbac0 .functor XOR 1, L_0x561b282fc180, L_0x561b282fba50, C4<0>, C4<0>;
L_0x561b282fbb30 .functor XOR 1, L_0x561b282fbef0, L_0x561b282fc020, C4<0>, C4<0>;
L_0x561b282fbbf0 .functor AND 1, L_0x561b282fc180, L_0x561b282fbb30, C4<1>, C4<1>;
L_0x561b282fbd30 .functor AND 1, L_0x561b282fbef0, L_0x561b282fc020, C4<1>, C4<1>;
L_0x561b282fbda0 .functor OR 1, L_0x561b282fbbf0, L_0x561b282fbd30, C4<0>, C4<0>;
v0x561b27baa050_0 .net *"_ivl_0", 0 0, L_0x561b282fba50;  1 drivers
v0x561b27b9c840_0 .net *"_ivl_4", 0 0, L_0x561b282fbb30;  1 drivers
v0x561b27ba3180_0 .net *"_ivl_6", 0 0, L_0x561b282fbbf0;  1 drivers
v0x561b27b95970_0 .net *"_ivl_8", 0 0, L_0x561b282fbd30;  1 drivers
v0x561b27b9c2b0_0 .net "a", 0 0, L_0x561b282fbef0;  1 drivers
v0x561b27b8eaa0_0 .net "b", 0 0, L_0x561b282fc020;  1 drivers
v0x561b27b8eb60_0 .net "c", 0 0, L_0x561b282fbac0;  1 drivers
v0x561b27b953e0_0 .net "cin", 0 0, L_0x561b282fc180;  1 drivers
v0x561b27b95480_0 .net "cout", 0 0, L_0x561b282fbda0;  1 drivers
S_0x561b27a1e9a0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fc220 .functor XOR 1, L_0x561b282fc6f0, L_0x561b282fc860, C4<0>, C4<0>;
L_0x561b282fc290 .functor XOR 1, L_0x561b282fc990, L_0x561b282fc220, C4<0>, C4<0>;
L_0x561b282fc330 .functor XOR 1, L_0x561b282fc6f0, L_0x561b282fc860, C4<0>, C4<0>;
L_0x561b282fc3f0 .functor AND 1, L_0x561b282fc990, L_0x561b282fc330, C4<1>, C4<1>;
L_0x561b282fc530 .functor AND 1, L_0x561b282fc6f0, L_0x561b282fc860, C4<1>, C4<1>;
L_0x561b282fc5a0 .functor OR 1, L_0x561b282fc3f0, L_0x561b282fc530, C4<0>, C4<0>;
v0x561b27b8e510_0 .net *"_ivl_0", 0 0, L_0x561b282fc220;  1 drivers
v0x561b27b80d00_0 .net *"_ivl_4", 0 0, L_0x561b282fc330;  1 drivers
v0x561b27b87640_0 .net *"_ivl_6", 0 0, L_0x561b282fc3f0;  1 drivers
v0x561b27b79e30_0 .net *"_ivl_8", 0 0, L_0x561b282fc530;  1 drivers
v0x561b27b80770_0 .net "a", 0 0, L_0x561b282fc6f0;  1 drivers
v0x561b27b80830_0 .net "b", 0 0, L_0x561b282fc860;  1 drivers
v0x561b27b730a0_0 .net "c", 0 0, L_0x561b282fc290;  1 drivers
v0x561b27b73140_0 .net "cin", 0 0, L_0x561b282fc990;  1 drivers
v0x561b27b798a0_0 .net "cout", 0 0, L_0x561b282fc5a0;  1 drivers
S_0x561b27a1b520 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fca80 .functor XOR 1, L_0x561b282fcf30, L_0x561b282fd060, C4<0>, C4<0>;
L_0x561b282fcaf0 .functor XOR 1, L_0x561b282fd190, L_0x561b282fca80, C4<0>, C4<0>;
L_0x561b282fcb60 .functor XOR 1, L_0x561b282fcf30, L_0x561b282fd060, C4<0>, C4<0>;
L_0x561b282fcc70 .functor AND 1, L_0x561b282fd190, L_0x561b282fcb60, C4<1>, C4<1>;
L_0x561b282fcdb0 .functor AND 1, L_0x561b282fcf30, L_0x561b282fd060, C4<1>, C4<1>;
L_0x561b282fce20 .functor OR 1, L_0x561b282fcc70, L_0x561b282fcdb0, C4<0>, C4<0>;
v0x561b27b6a520_0 .net *"_ivl_0", 0 0, L_0x561b282fca80;  1 drivers
v0x561b27b70e60_0 .net *"_ivl_4", 0 0, L_0x561b282fcb60;  1 drivers
v0x561b27b63650_0 .net *"_ivl_6", 0 0, L_0x561b282fcc70;  1 drivers
v0x561b27b69f90_0 .net *"_ivl_8", 0 0, L_0x561b282fcdb0;  1 drivers
v0x561b27b5c780_0 .net "a", 0 0, L_0x561b282fcf30;  1 drivers
v0x561b27b630c0_0 .net "b", 0 0, L_0x561b282fd060;  1 drivers
v0x561b27b63180_0 .net "c", 0 0, L_0x561b282fcaf0;  1 drivers
v0x561b27b558b0_0 .net "cin", 0 0, L_0x561b282fd190;  1 drivers
v0x561b27b55950_0 .net "cout", 0 0, L_0x561b282fce20;  1 drivers
S_0x561b27a1a480 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fd230 .functor XOR 1, L_0x561b282fd680, L_0x561b282fd790, C4<0>, C4<0>;
L_0x561b282fd2a0 .functor XOR 1, L_0x561b282fd8c0, L_0x561b282fd230, C4<0>, C4<0>;
L_0x561b282fd310 .functor XOR 1, L_0x561b282fd680, L_0x561b282fd790, C4<0>, C4<0>;
L_0x561b282fd380 .functor AND 1, L_0x561b282fd8c0, L_0x561b282fd310, C4<1>, C4<1>;
L_0x561b282fd4c0 .functor AND 1, L_0x561b282fd680, L_0x561b282fd790, C4<1>, C4<1>;
L_0x561b282fd530 .functor OR 1, L_0x561b282fd380, L_0x561b282fd4c0, C4<0>, C4<0>;
v0x561b27b4e9e0_0 .net *"_ivl_0", 0 0, L_0x561b282fd230;  1 drivers
v0x561b27b55320_0 .net *"_ivl_4", 0 0, L_0x561b282fd310;  1 drivers
v0x561b27b47b10_0 .net *"_ivl_6", 0 0, L_0x561b282fd380;  1 drivers
v0x561b27b47bd0_0 .net *"_ivl_8", 0 0, L_0x561b282fd4c0;  1 drivers
v0x561b27b4e450_0 .net "a", 0 0, L_0x561b282fd680;  1 drivers
v0x561b27b40c40_0 .net "b", 0 0, L_0x561b282fd790;  1 drivers
v0x561b27b40d00_0 .net "c", 0 0, L_0x561b282fd2a0;  1 drivers
v0x561b27b47580_0 .net "cin", 0 0, L_0x561b282fd8c0;  1 drivers
v0x561b27b47620_0 .net "cout", 0 0, L_0x561b282fd530;  1 drivers
S_0x561b27a193e0 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fd720 .functor XOR 1, L_0x561b282fde50, L_0x561b282fdf80, C4<0>, C4<0>;
L_0x561b282fda70 .functor XOR 1, L_0x561b282fe140, L_0x561b282fd720, C4<0>, C4<0>;
L_0x561b282fdae0 .functor XOR 1, L_0x561b282fde50, L_0x561b282fdf80, C4<0>, C4<0>;
L_0x561b282fdb50 .functor AND 1, L_0x561b282fe140, L_0x561b282fdae0, C4<1>, C4<1>;
L_0x561b282fdc90 .functor AND 1, L_0x561b282fde50, L_0x561b282fdf80, C4<1>, C4<1>;
L_0x561b282fdd00 .functor OR 1, L_0x561b282fdb50, L_0x561b282fdc90, C4<0>, C4<0>;
v0x561b27b406b0_0 .net *"_ivl_0", 0 0, L_0x561b282fd720;  1 drivers
v0x561b27b31330_0 .net *"_ivl_4", 0 0, L_0x561b282fdae0;  1 drivers
v0x561b27b37c70_0 .net *"_ivl_6", 0 0, L_0x561b282fdb50;  1 drivers
v0x561b27b37d30_0 .net *"_ivl_8", 0 0, L_0x561b282fdc90;  1 drivers
v0x561b27b2a460_0 .net "a", 0 0, L_0x561b282fde50;  1 drivers
v0x561b27b30da0_0 .net "b", 0 0, L_0x561b282fdf80;  1 drivers
v0x561b27b30e60_0 .net "c", 0 0, L_0x561b282fda70;  1 drivers
v0x561b27b23590_0 .net "cin", 0 0, L_0x561b282fe140;  1 drivers
v0x561b27b23630_0 .net "cout", 0 0, L_0x561b282fdd00;  1 drivers
S_0x561b27a18340 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fe1e0 .functor XOR 1, L_0x561b282fe6b0, L_0x561b282fe880, C4<0>, C4<0>;
L_0x561b282fe250 .functor XOR 1, L_0x561b282fe920, L_0x561b282fe1e0, C4<0>, C4<0>;
L_0x561b282fe2f0 .functor XOR 1, L_0x561b282fe6b0, L_0x561b282fe880, C4<0>, C4<0>;
L_0x561b282fe3b0 .functor AND 1, L_0x561b282fe920, L_0x561b282fe2f0, C4<1>, C4<1>;
L_0x561b282fe4f0 .functor AND 1, L_0x561b282fe6b0, L_0x561b282fe880, C4<1>, C4<1>;
L_0x561b282fe560 .functor OR 1, L_0x561b282fe3b0, L_0x561b282fe4f0, C4<0>, C4<0>;
v0x561b27b1c6c0_0 .net *"_ivl_0", 0 0, L_0x561b282fe1e0;  1 drivers
v0x561b27b23000_0 .net *"_ivl_4", 0 0, L_0x561b282fe2f0;  1 drivers
v0x561b27b157f0_0 .net *"_ivl_6", 0 0, L_0x561b282fe3b0;  1 drivers
v0x561b27b158b0_0 .net *"_ivl_8", 0 0, L_0x561b282fe4f0;  1 drivers
v0x561b27b1c130_0 .net "a", 0 0, L_0x561b282fe6b0;  1 drivers
v0x561b27b1c1f0_0 .net "b", 0 0, L_0x561b282fe880;  1 drivers
v0x561b27b0e920_0 .net "c", 0 0, L_0x561b282fe250;  1 drivers
v0x561b27b0e9c0_0 .net "cin", 0 0, L_0x561b282fe920;  1 drivers
v0x561b27b15260_0 .net "cout", 0 0, L_0x561b282fe560;  1 drivers
S_0x561b27a172a0 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27a1f930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282fea70 .functor XOR 1, L_0x561b282fe7e0, L_0x561b282ff200, C4<0>, C4<0>;
L_0x561b282feae0 .functor XOR 1, L_0x561b282ff3f0, L_0x561b282fea70, C4<0>, C4<0>;
L_0x561b282feb50 .functor XOR 1, L_0x561b282fe7e0, L_0x561b282ff200, C4<0>, C4<0>;
L_0x561b282fec10 .functor AND 1, L_0x561b282ff3f0, L_0x561b282feb50, C4<1>, C4<1>;
L_0x561b282fed50 .functor AND 1, L_0x561b282fe7e0, L_0x561b282ff200, C4<1>, C4<1>;
L_0x561b282fedc0 .functor OR 1, L_0x561b282fec10, L_0x561b282fed50, C4<0>, C4<0>;
v0x561b27b07a50_0 .net *"_ivl_0", 0 0, L_0x561b282fea70;  1 drivers
v0x561b27b0e390_0 .net *"_ivl_4", 0 0, L_0x561b282feb50;  1 drivers
v0x561b27b00cc0_0 .net *"_ivl_6", 0 0, L_0x561b282fec10;  1 drivers
v0x561b27b074c0_0 .net *"_ivl_8", 0 0, L_0x561b282fed50;  1 drivers
v0x561b27af8140_0 .net "a", 0 0, L_0x561b282fe7e0;  1 drivers
v0x561b27afea80_0 .net "b", 0 0, L_0x561b282ff200;  1 drivers
v0x561b27afeb40_0 .net "c", 0 0, L_0x561b282feae0;  1 drivers
v0x561b27af1270_0 .net "cin", 0 0, L_0x561b282ff3f0;  1 drivers
v0x561b27af1310_0 .net "cout", 0 0, L_0x561b282fedc0;  alias, 1 drivers
S_0x561b27a16200 .scope module, "b_reg" "byte_register" 7 29, 4 16 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27878c70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27878d30_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b2787f5b0_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
L_0x7fcde0580e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2787f650_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  1 drivers
v0x561b2786aed0_0 .net "out", 7 0, L_0x561b282f7280;  alias, 1 drivers
v0x561b2786af70_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b27832be0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282f6b60 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282f6c50 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282f6d40 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282f6e30 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282f6f20 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282f7050 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282f7140 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282f7280_0_0 .concat [ 1 1 1 1], L_0x561b2840d480, L_0x561b2840d560, L_0x561b2840d640, L_0x561b2840d720;
LS_0x561b282f7280_0_4 .concat [ 1 1 1 1], L_0x561b2840d800, L_0x561b2840d8e0, L_0x561b2840d9c0, L_0x561b2840daa0;
L_0x561b282f7280 .concat [ 4 4 0 0], LS_0x561b282f7280_0_0, LS_0x561b282f7280_0_4;
S_0x561b27a15160 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ed2c0 .functor AND 1, v0x561b28256aa0_0, L_0x561b27832be0, C4<1>, C4<1>;
L_0x561b282ed330 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282ed3a0 .functor AND 1, L_0x561b282ed330, L_0x561b282ecb40, C4<1>, C4<1>;
L_0x561b282ed460 .functor OR 1, L_0x561b282ed2c0, L_0x561b282ed3a0, C4<0>, C4<0>;
L_0x561b2840d480 .functor BUFT 1, L_0x561b282ecb40, C4<0>, C4<0>, C4<0>;
v0x561b27a69b40_0 .net *"_ivl_4", 0 0, L_0x561b282ed2c0;  1 drivers
v0x561b27a5c330_0 .net *"_ivl_6", 0 0, L_0x561b282ed330;  1 drivers
v0x561b27a62c70_0 .net *"_ivl_8", 0 0, L_0x561b282ed3a0;  1 drivers
v0x561b27a62d30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a55810_0 .net "data", 0 0, L_0x561b27832be0;  1 drivers
v0x561b27a5bda0_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b27a5be60_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b27c6c700_0 .net "out", 0 0, L_0x561b2840d480;  1 drivers
v0x561b27c6c7c0_0 .net "q", 0 0, L_0x561b282ecb40;  1 drivers
v0x561b27c6c3a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27be4e70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a15160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ec950 .functor NOT 1, L_0x561b282ed460, C4<0>, C4<0>, C4<0>;
L_0x561b282ed250 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27a70fa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a71060_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a778e0_0 .net "d", 0 0, L_0x561b282ed460;  1 drivers
v0x561b27a77980_0 .net "master_q", 0 0, L_0x561b282ec2e0;  1 drivers
v0x561b27a6a0d0_0 .net "master_q_bar", 0 0, L_0x561b282ec540;  1 drivers
L_0x7fcde0580bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27a70a10_0 .net "preset", 0 0, L_0x7fcde0580bf0;  1 drivers
v0x561b27a63200_0 .net "q", 0 0, L_0x561b282ecb40;  alias, 1 drivers
v0x561b27a632a0_0 .net "q_bar", 0 0, L_0x561b282ecd70;  1 drivers
S_0x561b27babc80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27be4e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ec600 .functor AND 1, L_0x561b282ed460, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ec6c0 .functor NOT 1, L_0x561b282ec600, C4<0>, C4<0>, C4<0>;
L_0x561b282ec7d0 .functor AND 1, L_0x561b282ec950, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ec840 .functor NOT 1, L_0x561b282ec7d0, C4<0>, C4<0>, C4<0>;
v0x561b27abef50_0 .net *"_ivl_0", 0 0, L_0x561b282ec600;  1 drivers
v0x561b27ac5890_0 .net *"_ivl_4", 0 0, L_0x561b282ec7d0;  1 drivers
v0x561b27ab8080_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27abe9c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27abea60_0 .net "preset", 0 0, L_0x7fcde0580bf0;  alias, 1 drivers
v0x561b27ab11b0_0 .net "q", 0 0, L_0x561b282ec2e0;  alias, 1 drivers
v0x561b27ab7af0_0 .net "q_bar", 0 0, L_0x561b282ec540;  alias, 1 drivers
v0x561b27aaa2e0_0 .net "reset", 0 0, L_0x561b282ec950;  1 drivers
v0x561b27aaa380_0 .net "set", 0 0, L_0x561b282ed460;  alias, 1 drivers
S_0x561b27b72a90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27babc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ec120 .functor AND 1, L_0x561b282ec6c0, L_0x7fcde0580bf0, C4<1>, C4<1>;
L_0x561b282ec190 .functor AND 1, L_0x561b282ec120, L_0x561b282ec540, C4<1>, C4<1>;
L_0x561b282ec2e0 .functor NOT 1, L_0x561b282ec190, C4<0>, C4<0>, C4<0>;
L_0x561b282ec3e0 .functor AND 1, L_0x561b282ec840, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ec480 .functor AND 1, L_0x561b282ec3e0, L_0x561b282ec2e0, C4<1>, C4<1>;
L_0x561b282ec540 .functor NOT 1, L_0x561b282ec480, C4<0>, C4<0>, C4<0>;
v0x561b27ad57d0_0 .net *"_ivl_0", 0 0, L_0x561b282ec120;  1 drivers
v0x561b27adc070_0 .net *"_ivl_2", 0 0, L_0x561b282ec190;  1 drivers
v0x561b27adc130_0 .net *"_ivl_6", 0 0, L_0x561b282ec3e0;  1 drivers
v0x561b27ace860_0 .net *"_ivl_8", 0 0, L_0x561b282ec480;  1 drivers
v0x561b27ace920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ad51a0_0 .net "preset", 0 0, L_0x7fcde0580bf0;  alias, 1 drivers
v0x561b27ad5260_0 .net "q", 0 0, L_0x561b282ec2e0;  alias, 1 drivers
v0x561b27ac7ad0_0 .net "q_bar", 0 0, L_0x561b282ec540;  alias, 1 drivers
v0x561b27ac7b70_0 .net "reset", 0 0, L_0x561b282ec840;  1 drivers
v0x561b27ace360_0 .net "set", 0 0, L_0x561b282ec6c0;  1 drivers
S_0x561b27b398a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27be4e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ecf00 .functor AND 1, L_0x561b282ec2e0, L_0x561b282ed250, C4<1>, C4<1>;
L_0x561b282ecf70 .functor NOT 1, L_0x561b282ecf00, C4<0>, C4<0>, C4<0>;
L_0x561b282ed080 .functor AND 1, L_0x561b282ec540, L_0x561b282ed250, C4<1>, C4<1>;
L_0x561b282ed140 .functor NOT 1, L_0x561b282ed080, C4<0>, C4<0>, C4<0>;
v0x561b27a85c10_0 .net *"_ivl_0", 0 0, L_0x561b282ecf00;  1 drivers
v0x561b27a8c550_0 .net *"_ivl_4", 0 0, L_0x561b282ed080;  1 drivers
v0x561b27a7ed40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a7ede0_0 .net "enable", 0 0, L_0x561b282ed250;  1 drivers
v0x561b27a85680_0 .net "preset", 0 0, L_0x7fcde0580bf0;  alias, 1 drivers
v0x561b27a85720_0 .net "q", 0 0, L_0x561b282ecb40;  alias, 1 drivers
v0x561b27a77e70_0 .net "q_bar", 0 0, L_0x561b282ecd70;  alias, 1 drivers
v0x561b27a77f10_0 .net "reset", 0 0, L_0x561b282ec540;  alias, 1 drivers
v0x561b27a7e7b0_0 .net "set", 0 0, L_0x561b282ec2e0;  alias, 1 drivers
S_0x561b27b006b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b398a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282eca10 .functor AND 1, L_0x561b282ecf70, L_0x7fcde0580bf0, C4<1>, C4<1>;
L_0x561b282eca80 .functor AND 1, L_0x561b282eca10, L_0x561b282ecd70, C4<1>, C4<1>;
L_0x561b282ecb40 .functor NOT 1, L_0x561b282eca80, C4<0>, C4<0>, C4<0>;
L_0x561b282ecc40 .functor AND 1, L_0x561b282ed140, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282eccb0 .functor AND 1, L_0x561b282ecc40, L_0x561b282ecb40, C4<1>, C4<1>;
L_0x561b282ecd70 .functor NOT 1, L_0x561b282eccb0, C4<0>, C4<0>, C4<0>;
v0x561b27aa3410_0 .net *"_ivl_0", 0 0, L_0x561b282eca10;  1 drivers
v0x561b27aa9d50_0 .net *"_ivl_2", 0 0, L_0x561b282eca80;  1 drivers
v0x561b27a9c540_0 .net *"_ivl_6", 0 0, L_0x561b282ecc40;  1 drivers
v0x561b27aa2e80_0 .net *"_ivl_8", 0 0, L_0x561b282eccb0;  1 drivers
v0x561b27a95670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a9bfb0_0 .net "preset", 0 0, L_0x7fcde0580bf0;  alias, 1 drivers
v0x561b27a8e790_0 .net "q", 0 0, L_0x561b282ecb40;  alias, 1 drivers
v0x561b27a8e850_0 .net "q_bar", 0 0, L_0x561b282ecd70;  alias, 1 drivers
v0x561b27a950e0_0 .net "reset", 0 0, L_0x561b282ed140;  1 drivers
v0x561b27a95180_0 .net "set", 0 0, L_0x561b282ecf70;  1 drivers
S_0x561b27ac74c0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ee820 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f6b60, C4<1>, C4<1>;
L_0x561b282ee8b0 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282ee920 .functor AND 1, L_0x561b282ee8b0, L_0x561b282ee080, C4<1>, C4<1>;
L_0x561b282ee9e0 .functor OR 1, L_0x561b282ee820, L_0x561b282ee920, C4<0>, C4<0>;
L_0x561b2840d560 .functor BUFT 1, L_0x561b282ee080, C4<0>, C4<0>, C4<0>;
v0x561b277c29e0_0 .net *"_ivl_4", 0 0, L_0x561b282ee820;  1 drivers
v0x561b277bbb10_0 .net *"_ivl_6", 0 0, L_0x561b282ee8b0;  1 drivers
v0x561b27e91480_0 .net *"_ivl_8", 0 0, L_0x561b282ee920;  1 drivers
v0x561b27e91540_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e97dc0_0 .net "data", 0 0, L_0x561b282f6b60;  1 drivers
v0x561b27e8a5b0_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b27e8a650_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b27e90ef0_0 .net "out", 0 0, L_0x561b2840d560;  1 drivers
v0x561b27e90f90_0 .net "q", 0 0, L_0x561b282ee080;  1 drivers
v0x561b27e83770_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c57280 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ac74c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ede70 .functor NOT 1, L_0x561b282ee9e0, C4<0>, C4<0>, C4<0>;
L_0x561b282ee7b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277c9e40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277c9ee0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277d0780_0 .net "d", 0 0, L_0x561b282ee9e0;  1 drivers
v0x561b277d0820_0 .net "master_q", 0 0, L_0x561b282ed7a0;  1 drivers
v0x561b277c2f70_0 .net "master_q_bar", 0 0, L_0x561b282eda00;  1 drivers
L_0x7fcde0580c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b277c98b0_0 .net "preset", 0 0, L_0x7fcde0580c38;  1 drivers
v0x561b277bc0a0_0 .net "q", 0 0, L_0x561b282ee080;  alias, 1 drivers
v0x561b277bc140_0 .net "q_bar", 0 0, L_0x561b282ee2d0;  1 drivers
S_0x561b27a8e180 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282edb00 .functor AND 1, L_0x561b282ee9e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282edbc0 .functor NOT 1, L_0x561b282edb00, C4<0>, C4<0>, C4<0>;
L_0x561b282edcd0 .functor AND 1, L_0x561b282ede70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282edd60 .functor NOT 1, L_0x561b282edcd0, C4<0>, C4<0>, C4<0>;
v0x561b27c611b0_0 .net *"_ivl_0", 0 0, L_0x561b282edb00;  1 drivers
v0x561b27c593b0_0 .net *"_ivl_4", 0 0, L_0x561b282edcd0;  1 drivers
v0x561b27c5ea30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c5ead0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c5e650_0 .net "preset", 0 0, L_0x7fcde0580c38;  alias, 1 drivers
v0x561b27c5e6f0_0 .net "q", 0 0, L_0x561b282ed7a0;  alias, 1 drivers
v0x561b27c5bed0_0 .net "q_bar", 0 0, L_0x561b282eda00;  alias, 1 drivers
v0x561b27c5bf70_0 .net "reset", 0 0, L_0x561b282ede70;  1 drivers
v0x561b27c5baf0_0 .net "set", 0 0, L_0x561b282ee9e0;  alias, 1 drivers
S_0x561b27c552f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a8e180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ed5e0 .functor AND 1, L_0x561b282edbc0, L_0x7fcde0580c38, C4<1>, C4<1>;
L_0x561b282ed650 .functor AND 1, L_0x561b282ed5e0, L_0x561b282eda00, C4<1>, C4<1>;
L_0x561b282ed7a0 .functor NOT 1, L_0x561b282ed650, C4<0>, C4<0>, C4<0>;
L_0x561b282ed8a0 .functor AND 1, L_0x561b282edd60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ed940 .functor AND 1, L_0x561b282ed8a0, L_0x561b282ed7a0, C4<1>, C4<1>;
L_0x561b282eda00 .functor NOT 1, L_0x561b282ed940, C4<0>, C4<0>, C4<0>;
v0x561b27c693d0_0 .net *"_ivl_0", 0 0, L_0x561b282ed5e0;  1 drivers
v0x561b27c59940_0 .net *"_ivl_2", 0 0, L_0x561b282ed650;  1 drivers
v0x561b27c66c50_0 .net *"_ivl_6", 0 0, L_0x561b282ed8a0;  1 drivers
v0x561b27c66d10_0 .net *"_ivl_8", 0 0, L_0x561b282ed940;  1 drivers
v0x561b27c66870_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c640f0_0 .net "preset", 0 0, L_0x7fcde0580c38;  alias, 1 drivers
v0x561b27c641b0_0 .net "q", 0 0, L_0x561b282ed7a0;  alias, 1 drivers
v0x561b27c63d10_0 .net "q_bar", 0 0, L_0x561b282eda00;  alias, 1 drivers
v0x561b27c63db0_0 .net "reset", 0 0, L_0x561b282edd60;  1 drivers
v0x561b27c61620_0 .net "set", 0 0, L_0x561b282edbc0;  1 drivers
S_0x561b27c54120 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ee460 .functor AND 1, L_0x561b282ed7a0, L_0x561b282ee7b0, C4<1>, C4<1>;
L_0x561b282ee4d0 .functor NOT 1, L_0x561b282ee460, C4<0>, C4<0>, C4<0>;
L_0x561b282ee5e0 .functor AND 1, L_0x561b282eda00, L_0x561b282ee7b0, C4<1>, C4<1>;
L_0x561b282ee6a0 .functor NOT 1, L_0x561b282ee5e0, C4<0>, C4<0>, C4<0>;
v0x561b277ec2c0_0 .net *"_ivl_0", 0 0, L_0x561b282ee460;  1 drivers
v0x561b277e53f0_0 .net *"_ivl_4", 0 0, L_0x561b282ee5e0;  1 drivers
v0x561b277d7be0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277d7c80_0 .net "enable", 0 0, L_0x561b282ee7b0;  1 drivers
v0x561b277de520_0 .net "preset", 0 0, L_0x7fcde0580c38;  alias, 1 drivers
v0x561b277de5c0_0 .net "q", 0 0, L_0x561b282ee080;  alias, 1 drivers
v0x561b277d0d10_0 .net "q_bar", 0 0, L_0x561b282ee2d0;  alias, 1 drivers
v0x561b277d0db0_0 .net "reset", 0 0, L_0x561b282eda00;  alias, 1 drivers
v0x561b277d7650_0 .net "set", 0 0, L_0x561b282ed7a0;  alias, 1 drivers
S_0x561b27c53a80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c54120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282edf30 .functor AND 1, L_0x561b282ee4d0, L_0x7fcde0580c38, C4<1>, C4<1>;
L_0x561b282edfc0 .functor AND 1, L_0x561b282edf30, L_0x561b282ee2d0, C4<1>, C4<1>;
L_0x561b282ee080 .functor NOT 1, L_0x561b282edfc0, C4<0>, C4<0>, C4<0>;
L_0x561b282ee180 .functor AND 1, L_0x561b282ee6a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ee210 .functor AND 1, L_0x561b282ee180, L_0x561b282ee080, C4<1>, C4<1>;
L_0x561b282ee2d0 .functor NOT 1, L_0x561b282ee210, C4<0>, C4<0>, C4<0>;
v0x561b27c57940_0 .net *"_ivl_0", 0 0, L_0x561b282edf30;  1 drivers
v0x561b27824360_0 .net *"_ivl_2", 0 0, L_0x561b282edfc0;  1 drivers
v0x561b2781d490_0 .net *"_ivl_6", 0 0, L_0x561b282ee180;  1 drivers
v0x561b278165c0_0 .net *"_ivl_8", 0 0, L_0x561b282ee210;  1 drivers
v0x561b2780f6f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27808820_0 .net "preset", 0 0, L_0x7fcde0580c38;  alias, 1 drivers
v0x561b27801950_0 .net "q", 0 0, L_0x561b282ee080;  alias, 1 drivers
v0x561b27801a10_0 .net "q_bar", 0 0, L_0x561b282ee2d0;  alias, 1 drivers
v0x561b277faa80_0 .net "reset", 0 0, L_0x561b282ee6a0;  1 drivers
v0x561b277f3bb0_0 .net "set", 0 0, L_0x561b282ee4d0;  1 drivers
S_0x561b27c52580 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282efd90 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f6c50, C4<1>, C4<1>;
L_0x561b282efe20 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f00a0 .functor AND 1, L_0x561b282efe20, L_0x561b282ef640, C4<1>, C4<1>;
L_0x561b282f0160 .functor OR 1, L_0x561b282efd90, L_0x561b282f00a0, C4<0>, C4<0>;
L_0x561b2840d640 .functor BUFT 1, L_0x561b282ef640, C4<0>, C4<0>, C4<0>;
v0x561b27e09ea0_0 .net *"_ivl_4", 0 0, L_0x561b282efd90;  1 drivers
v0x561b27dfc690_0 .net *"_ivl_6", 0 0, L_0x561b282efe20;  1 drivers
v0x561b27e02fd0_0 .net *"_ivl_8", 0 0, L_0x561b282f00a0;  1 drivers
v0x561b27e03090_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27df57c0_0 .net "data", 0 0, L_0x561b282f6c50;  1 drivers
v0x561b27df5880_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b27dfc100_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b27deea30_0 .net "out", 0 0, L_0x561b2840d640;  1 drivers
v0x561b27deeaf0_0 .net "q", 0 0, L_0x561b282ef640;  1 drivers
v0x561b27df52c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c53190 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c52580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ef430 .functor NOT 1, L_0x561b282f0160, C4<0>, C4<0>, C4<0>;
L_0x561b282efd20 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27e11300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e113a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e17c40_0 .net "d", 0 0, L_0x561b282f0160;  1 drivers
v0x561b27e0a430_0 .net "master_q", 0 0, L_0x561b282eed40;  1 drivers
v0x561b27e0a4d0_0 .net "master_q_bar", 0 0, L_0x561b282eefc0;  1 drivers
L_0x7fcde0580c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27e10d70_0 .net "preset", 0 0, L_0x7fcde0580c80;  1 drivers
v0x561b27e10e10_0 .net "q", 0 0, L_0x561b282ef640;  alias, 1 drivers
v0x561b27e03560_0 .net "q_bar", 0 0, L_0x561b282ef890;  1 drivers
S_0x561b27c51690 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c53190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ef0c0 .functor AND 1, L_0x561b282f0160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ef180 .functor NOT 1, L_0x561b282ef0c0, C4<0>, C4<0>, C4<0>;
L_0x561b282ef290 .functor AND 1, L_0x561b282ef430, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ef320 .functor NOT 1, L_0x561b282ef290, C4<0>, C4<0>, C4<0>;
v0x561b27e60e10_0 .net *"_ivl_0", 0 0, L_0x561b282ef0c0;  1 drivers
v0x561b27e67610_0 .net *"_ivl_4", 0 0, L_0x561b282ef290;  1 drivers
v0x561b27e58290_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e58330_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e5ebd0_0 .net "preset", 0 0, L_0x7fcde0580c80;  alias, 1 drivers
v0x561b27e5ec70_0 .net "q", 0 0, L_0x561b282eed40;  alias, 1 drivers
v0x561b27e513c0_0 .net "q_bar", 0 0, L_0x561b282eefc0;  alias, 1 drivers
v0x561b27e57d00_0 .net "reset", 0 0, L_0x561b282ef430;  1 drivers
v0x561b27e57da0_0 .net "set", 0 0, L_0x561b282f0160;  alias, 1 drivers
S_0x561b27c50ff0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c51690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282eeb60 .functor AND 1, L_0x561b282ef180, L_0x7fcde0580c80, C4<1>, C4<1>;
L_0x561b282eebd0 .functor AND 1, L_0x561b282eeb60, L_0x561b282eefc0, C4<1>, C4<1>;
L_0x561b282eed40 .functor NOT 1, L_0x561b282eebd0, C4<0>, C4<0>, C4<0>;
L_0x561b282eee40 .functor AND 1, L_0x561b282ef320, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282eef00 .functor AND 1, L_0x561b282eee40, L_0x561b282eed40, C4<1>, C4<1>;
L_0x561b282eefc0 .functor NOT 1, L_0x561b282eef00, C4<0>, C4<0>, C4<0>;
v0x561b27e83150_0 .net *"_ivl_0", 0 0, L_0x561b282eeb60;  1 drivers
v0x561b27e75940_0 .net *"_ivl_2", 0 0, L_0x561b282eebd0;  1 drivers
v0x561b27e7c280_0 .net *"_ivl_6", 0 0, L_0x561b282eee40;  1 drivers
v0x561b27e7c340_0 .net *"_ivl_8", 0 0, L_0x561b282eef00;  1 drivers
v0x561b27e6ea70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e753b0_0 .net "preset", 0 0, L_0x7fcde0580c80;  alias, 1 drivers
v0x561b27e75470_0 .net "q", 0 0, L_0x561b282eed40;  alias, 1 drivers
v0x561b27e67ba0_0 .net "q_bar", 0 0, L_0x561b282eefc0;  alias, 1 drivers
v0x561b27e67c40_0 .net "reset", 0 0, L_0x561b282ef320;  1 drivers
v0x561b27e6e570_0 .net "set", 0 0, L_0x561b282ef180;  1 drivers
S_0x561b27c4faf0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c53190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ef9d0 .functor AND 1, L_0x561b282eed40, L_0x561b282efd20, C4<1>, C4<1>;
L_0x561b282efa40 .functor NOT 1, L_0x561b282ef9d0, C4<0>, C4<0>, C4<0>;
L_0x561b282efb50 .functor AND 1, L_0x561b282eefc0, L_0x561b282efd20, C4<1>, C4<1>;
L_0x561b282efc10 .functor NOT 1, L_0x561b282efb50, C4<0>, C4<0>, C4<0>;
v0x561b27e27c20_0 .net *"_ivl_0", 0 0, L_0x561b282ef9d0;  1 drivers
v0x561b27e2e420_0 .net *"_ivl_4", 0 0, L_0x561b282efb50;  1 drivers
v0x561b27e1f0a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e1f140_0 .net "enable", 0 0, L_0x561b282efd20;  1 drivers
v0x561b27e259e0_0 .net "preset", 0 0, L_0x7fcde0580c80;  alias, 1 drivers
v0x561b27e25a80_0 .net "q", 0 0, L_0x561b282ef640;  alias, 1 drivers
v0x561b27e181d0_0 .net "q_bar", 0 0, L_0x561b282ef890;  alias, 1 drivers
v0x561b27e18270_0 .net "reset", 0 0, L_0x561b282eefc0;  alias, 1 drivers
v0x561b27e1eb10_0 .net "set", 0 0, L_0x561b282eed40;  alias, 1 drivers
S_0x561b27c50700 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c4faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ef4f0 .functor AND 1, L_0x561b282efa40, L_0x7fcde0580c80, C4<1>, C4<1>;
L_0x561b282ef580 .functor AND 1, L_0x561b282ef4f0, L_0x561b282ef890, C4<1>, C4<1>;
L_0x561b282ef640 .functor NOT 1, L_0x561b282ef580, C4<0>, C4<0>, C4<0>;
L_0x561b282ef740 .functor AND 1, L_0x561b282efc10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ef7d0 .functor AND 1, L_0x561b282ef740, L_0x561b282ef640, C4<1>, C4<1>;
L_0x561b282ef890 .functor NOT 1, L_0x561b282ef7d0, C4<0>, C4<0>, C4<0>;
v0x561b27e50e30_0 .net *"_ivl_0", 0 0, L_0x561b282ef4f0;  1 drivers
v0x561b27e43620_0 .net *"_ivl_2", 0 0, L_0x561b282ef580;  1 drivers
v0x561b27e49f60_0 .net *"_ivl_6", 0 0, L_0x561b282ef740;  1 drivers
v0x561b27e3c750_0 .net *"_ivl_8", 0 0, L_0x561b282ef7d0;  1 drivers
v0x561b27e43090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e35880_0 .net "preset", 0 0, L_0x7fcde0580c80;  alias, 1 drivers
v0x561b27e3c1c0_0 .net "q", 0 0, L_0x561b282ef640;  alias, 1 drivers
v0x561b27e3c280_0 .net "q_bar", 0 0, L_0x561b282ef890;  alias, 1 drivers
v0x561b27e2e9b0_0 .net "reset", 0 0, L_0x561b282efc10;  1 drivers
v0x561b27e352f0_0 .net "set", 0 0, L_0x561b282efa40;  1 drivers
S_0x561b27c4e420 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f1560 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f6d40, C4<1>, C4<1>;
L_0x561b282f15f0 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f1660 .functor AND 1, L_0x561b282f15f0, L_0x561b282f0dc0, C4<1>, C4<1>;
L_0x561b282f1720 .functor OR 1, L_0x561b282f1560, L_0x561b282f1660, C4<0>, C4<0>;
L_0x561b2840d720 .functor BUFT 1, L_0x561b282f0dc0, C4<0>, C4<0>, C4<0>;
v0x561b27d73540_0 .net *"_ivl_4", 0 0, L_0x561b282f1560;  1 drivers
v0x561b27d65d30_0 .net *"_ivl_6", 0 0, L_0x561b282f15f0;  1 drivers
v0x561b27d6c670_0 .net *"_ivl_8", 0 0, L_0x561b282f1660;  1 drivers
v0x561b27d6c730_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d5ee60_0 .net "data", 0 0, L_0x561b282f6d40;  1 drivers
v0x561b27d657a0_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b27d65840_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b27d57f90_0 .net "out", 0 0, L_0x561b2840d720;  1 drivers
v0x561b27d58030_0 .net "q", 0 0, L_0x561b282f0dc0;  1 drivers
v0x561b27d5e960_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c4d250 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c4e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f0bb0 .functor NOT 1, L_0x561b282f1720, C4<0>, C4<0>, C4<0>;
L_0x561b282f14f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d7c650_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d7c6f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d82e50_0 .net "d", 0 0, L_0x561b282f1720;  1 drivers
v0x561b27d82ef0_0 .net "master_q", 0 0, L_0x561b282f04c0;  1 drivers
v0x561b27d73ad0_0 .net "master_q_bar", 0 0, L_0x561b282f0740;  1 drivers
L_0x7fcde0580cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27d7a410_0 .net "preset", 0 0, L_0x7fcde0580cc8;  1 drivers
v0x561b27d6cc00_0 .net "q", 0 0, L_0x561b282f0dc0;  alias, 1 drivers
v0x561b27d6cca0_0 .net "q_bar", 0 0, L_0x561b282f1010;  1 drivers
S_0x561b27c4cbb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c4d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f0840 .functor AND 1, L_0x561b282f1720, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f0900 .functor NOT 1, L_0x561b282f0840, C4<0>, C4<0>, C4<0>;
L_0x561b282f0a10 .functor AND 1, L_0x561b282f0bb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f0aa0 .functor NOT 1, L_0x561b282f0a10, C4<0>, C4<0>, C4<0>;
v0x561b27dd0cb0_0 .net *"_ivl_0", 0 0, L_0x561b282f0840;  1 drivers
v0x561b27dc34a0_0 .net *"_ivl_4", 0 0, L_0x561b282f0a10;  1 drivers
v0x561b27dc9de0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dc9e80_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27dbc5d0_0 .net "preset", 0 0, L_0x7fcde0580cc8;  alias, 1 drivers
v0x561b27dbc670_0 .net "q", 0 0, L_0x561b282f04c0;  alias, 1 drivers
v0x561b27dc2f10_0 .net "q_bar", 0 0, L_0x561b282f0740;  alias, 1 drivers
v0x561b27dc2fb0_0 .net "reset", 0 0, L_0x561b282f0bb0;  1 drivers
v0x561b27db5840_0 .net "set", 0 0, L_0x561b282f1720;  alias, 1 drivers
S_0x561b27c4b6b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c4cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f02e0 .functor AND 1, L_0x561b282f0900, L_0x7fcde0580cc8, C4<1>, C4<1>;
L_0x561b282f0350 .functor AND 1, L_0x561b282f02e0, L_0x561b282f0740, C4<1>, C4<1>;
L_0x561b282f04c0 .functor NOT 1, L_0x561b282f0350, C4<0>, C4<0>, C4<0>;
L_0x561b282f05c0 .functor AND 1, L_0x561b282f0aa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f0680 .functor AND 1, L_0x561b282f05c0, L_0x561b282f04c0, C4<1>, C4<1>;
L_0x561b282f0740 .functor NOT 1, L_0x561b282f0680, C4<0>, C4<0>, C4<0>;
v0x561b27ddefe0_0 .net *"_ivl_0", 0 0, L_0x561b282f02e0;  1 drivers
v0x561b27de5920_0 .net *"_ivl_2", 0 0, L_0x561b282f0350;  1 drivers
v0x561b27dd8110_0 .net *"_ivl_6", 0 0, L_0x561b282f05c0;  1 drivers
v0x561b27dd81d0_0 .net *"_ivl_8", 0 0, L_0x561b282f0680;  1 drivers
v0x561b27ddea50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dd1240_0 .net "preset", 0 0, L_0x7fcde0580cc8;  alias, 1 drivers
v0x561b27dd1300_0 .net "q", 0 0, L_0x561b282f04c0;  alias, 1 drivers
v0x561b27dd7b80_0 .net "q_bar", 0 0, L_0x561b282f0740;  alias, 1 drivers
v0x561b27dd7c20_0 .net "reset", 0 0, L_0x561b282f0aa0;  1 drivers
v0x561b27dca400_0 .net "set", 0 0, L_0x561b282f0900;  1 drivers
S_0x561b27c4c2c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c4d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f11a0 .functor AND 1, L_0x561b282f04c0, L_0x561b282f14f0, C4<1>, C4<1>;
L_0x561b282f1210 .functor NOT 1, L_0x561b282f11a0, C4<0>, C4<0>, C4<0>;
L_0x561b282f1320 .functor AND 1, L_0x561b282f0740, L_0x561b282f14f0, C4<1>, C4<1>;
L_0x561b282f13e0 .functor NOT 1, L_0x561b282f1320, C4<0>, C4<0>, C4<0>;
v0x561b27d91180_0 .net *"_ivl_0", 0 0, L_0x561b282f11a0;  1 drivers
v0x561b27d97ac0_0 .net *"_ivl_4", 0 0, L_0x561b282f1320;  1 drivers
v0x561b27d8a2b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d8a350_0 .net "enable", 0 0, L_0x561b282f14f0;  1 drivers
v0x561b27d90bf0_0 .net "preset", 0 0, L_0x7fcde0580cc8;  alias, 1 drivers
v0x561b27d90c90_0 .net "q", 0 0, L_0x561b282f0dc0;  alias, 1 drivers
v0x561b27d833e0_0 .net "q_bar", 0 0, L_0x561b282f1010;  alias, 1 drivers
v0x561b27d83480_0 .net "reset", 0 0, L_0x561b282f0740;  alias, 1 drivers
v0x561b27d89d20_0 .net "set", 0 0, L_0x561b282f04c0;  alias, 1 drivers
S_0x561b27c4a7c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c4c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f0c70 .functor AND 1, L_0x561b282f1210, L_0x7fcde0580cc8, C4<1>, C4<1>;
L_0x561b282f0d00 .functor AND 1, L_0x561b282f0c70, L_0x561b282f1010, C4<1>, C4<1>;
L_0x561b282f0dc0 .functor NOT 1, L_0x561b282f0d00, C4<0>, C4<0>, C4<0>;
L_0x561b282f0ec0 .functor AND 1, L_0x561b282f13e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f0f50 .functor AND 1, L_0x561b282f0ec0, L_0x561b282f0dc0, C4<1>, C4<1>;
L_0x561b282f1010 .functor NOT 1, L_0x561b282f0f50, C4<0>, C4<0>, C4<0>;
v0x561b27daccc0_0 .net *"_ivl_0", 0 0, L_0x561b282f0c70;  1 drivers
v0x561b27db3600_0 .net *"_ivl_2", 0 0, L_0x561b282f0d00;  1 drivers
v0x561b27da5df0_0 .net *"_ivl_6", 0 0, L_0x561b282f0ec0;  1 drivers
v0x561b27da5eb0_0 .net *"_ivl_8", 0 0, L_0x561b282f0f50;  1 drivers
v0x561b27dac730_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d9ef20_0 .net "preset", 0 0, L_0x7fcde0580cc8;  alias, 1 drivers
v0x561b27da5860_0 .net "q", 0 0, L_0x561b282f0dc0;  alias, 1 drivers
v0x561b27da5920_0 .net "q_bar", 0 0, L_0x561b282f1010;  alias, 1 drivers
v0x561b27d98050_0 .net "reset", 0 0, L_0x561b282f13e0;  1 drivers
v0x561b27d9e990_0 .net "set", 0 0, L_0x561b282f1210;  1 drivers
S_0x561b27c4a120 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f2b20 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f6e30, C4<1>, C4<1>;
L_0x561b282f2bb0 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f2c20 .functor AND 1, L_0x561b282f2bb0, L_0x561b282f2380, C4<1>, C4<1>;
L_0x561b282f2ce0 .functor OR 1, L_0x561b282f2b20, L_0x561b282f2c20, C4<0>, C4<0>;
L_0x561b2840d800 .functor BUFT 1, L_0x561b282f2380, C4<0>, C4<0>, C4<0>;
v0x561b27cde750_0 .net *"_ivl_4", 0 0, L_0x561b282f2b20;  1 drivers
v0x561b27cd0f30_0 .net *"_ivl_6", 0 0, L_0x561b282f2bb0;  1 drivers
v0x561b27cd7880_0 .net *"_ivl_8", 0 0, L_0x561b282f2c20;  1 drivers
v0x561b27cd7940_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cc83b0_0 .net "data", 0 0, L_0x561b282f6e30;  1 drivers
v0x561b27ccecf0_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b27cc14e0_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b27cc7e20_0 .net "out", 0 0, L_0x561b2840d800;  1 drivers
v0x561b27cc7ee0_0 .net "q", 0 0, L_0x561b282f2380;  1 drivers
v0x561b27cba6a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c48c20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c4a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f2170 .functor NOT 1, L_0x561b282f2ce0, C4<0>, C4<0>, C4<0>;
L_0x561b282f2ab0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ce5bb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ce5c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cec4f0_0 .net "d", 0 0, L_0x561b282f2ce0;  1 drivers
v0x561b27cec590_0 .net "master_q", 0 0, L_0x561b282f1a80;  1 drivers
v0x561b27cdece0_0 .net "master_q_bar", 0 0, L_0x561b282f1d00;  1 drivers
L_0x7fcde0580d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ce5620_0 .net "preset", 0 0, L_0x7fcde0580d10;  1 drivers
v0x561b27cd7e10_0 .net "q", 0 0, L_0x561b282f2380;  alias, 1 drivers
v0x561b27cd7eb0_0 .net "q_bar", 0 0, L_0x561b282f25d0;  1 drivers
S_0x561b27c49830 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c48c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f1e00 .functor AND 1, L_0x561b282f2ce0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f1ec0 .functor NOT 1, L_0x561b282f1e00, C4<0>, C4<0>, C4<0>;
L_0x561b282f1fd0 .functor AND 1, L_0x561b282f2170, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f2060 .functor NOT 1, L_0x561b282f1fd0, C4<0>, C4<0>, C4<0>;
v0x561b27d3a350_0 .net *"_ivl_0", 0 0, L_0x561b282f1e00;  1 drivers
v0x561b27d2cb40_0 .net *"_ivl_4", 0 0, L_0x561b282f1fd0;  1 drivers
v0x561b27d33480_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d33520_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d25c70_0 .net "preset", 0 0, L_0x7fcde0580d10;  alias, 1 drivers
v0x561b27d25d10_0 .net "q", 0 0, L_0x561b282f1a80;  alias, 1 drivers
v0x561b27d2c5b0_0 .net "q_bar", 0 0, L_0x561b282f1d00;  alias, 1 drivers
v0x561b27d2c650_0 .net "reset", 0 0, L_0x561b282f2170;  1 drivers
v0x561b27d1eda0_0 .net "set", 0 0, L_0x561b282f2ce0;  alias, 1 drivers
S_0x561b27c47550 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c49830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f18a0 .functor AND 1, L_0x561b282f1ec0, L_0x7fcde0580d10, C4<1>, C4<1>;
L_0x561b282f1910 .functor AND 1, L_0x561b282f18a0, L_0x561b282f1d00, C4<1>, C4<1>;
L_0x561b282f1a80 .functor NOT 1, L_0x561b282f1910, C4<0>, C4<0>, C4<0>;
L_0x561b282f1b80 .functor AND 1, L_0x561b282f2060, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f1c40 .functor AND 1, L_0x561b282f1b80, L_0x561b282f1a80, C4<1>, C4<1>;
L_0x561b282f1d00 .functor NOT 1, L_0x561b282f1c40, C4<0>, C4<0>, C4<0>;
v0x561b27d4a1f0_0 .net *"_ivl_0", 0 0, L_0x561b282f18a0;  1 drivers
v0x561b27d50b30_0 .net *"_ivl_2", 0 0, L_0x561b282f1910;  1 drivers
v0x561b27d43460_0 .net *"_ivl_6", 0 0, L_0x561b282f1b80;  1 drivers
v0x561b27d43520_0 .net *"_ivl_8", 0 0, L_0x561b282f1c40;  1 drivers
v0x561b27d49c60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d3a8e0_0 .net "preset", 0 0, L_0x7fcde0580d10;  alias, 1 drivers
v0x561b27d3a9a0_0 .net "q", 0 0, L_0x561b282f1a80;  alias, 1 drivers
v0x561b27d41220_0 .net "q_bar", 0 0, L_0x561b282f1d00;  alias, 1 drivers
v0x561b27d412c0_0 .net "reset", 0 0, L_0x561b282f2060;  1 drivers
v0x561b27d33aa0_0 .net "set", 0 0, L_0x561b282f1ec0;  1 drivers
S_0x561b27c46380 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c48c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f2760 .functor AND 1, L_0x561b282f1a80, L_0x561b282f2ab0, C4<1>, C4<1>;
L_0x561b282f27d0 .functor NOT 1, L_0x561b282f2760, C4<0>, C4<0>, C4<0>;
L_0x561b282f28e0 .functor AND 1, L_0x561b282f1d00, L_0x561b282f2ab0, C4<1>, C4<1>;
L_0x561b282f29a0 .functor NOT 1, L_0x561b282f28e0, C4<0>, C4<0>, C4<0>;
v0x561b27cfa820_0 .net *"_ivl_0", 0 0, L_0x561b282f2760;  1 drivers
v0x561b27d01160_0 .net *"_ivl_4", 0 0, L_0x561b282f28e0;  1 drivers
v0x561b27cf3950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cf39f0_0 .net "enable", 0 0, L_0x561b282f2ab0;  1 drivers
v0x561b27cfa290_0 .net "preset", 0 0, L_0x7fcde0580d10;  alias, 1 drivers
v0x561b27cfa330_0 .net "q", 0 0, L_0x561b282f2380;  alias, 1 drivers
v0x561b27ceca80_0 .net "q_bar", 0 0, L_0x561b282f25d0;  alias, 1 drivers
v0x561b27cecb20_0 .net "reset", 0 0, L_0x561b282f1d00;  alias, 1 drivers
v0x561b27cf33c0_0 .net "set", 0 0, L_0x561b282f1a80;  alias, 1 drivers
S_0x561b27c45ce0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c46380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f2230 .functor AND 1, L_0x561b282f27d0, L_0x7fcde0580d10, C4<1>, C4<1>;
L_0x561b282f22c0 .functor AND 1, L_0x561b282f2230, L_0x561b282f25d0, C4<1>, C4<1>;
L_0x561b282f2380 .functor NOT 1, L_0x561b282f22c0, C4<0>, C4<0>, C4<0>;
L_0x561b282f2480 .functor AND 1, L_0x561b282f29a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f2510 .functor AND 1, L_0x561b282f2480, L_0x561b282f2380, C4<1>, C4<1>;
L_0x561b282f25d0 .functor NOT 1, L_0x561b282f2510, C4<0>, C4<0>, C4<0>;
v0x561b27d17ed0_0 .net *"_ivl_0", 0 0, L_0x561b282f2230;  1 drivers
v0x561b27d1e810_0 .net *"_ivl_2", 0 0, L_0x561b282f22c0;  1 drivers
v0x561b27d11000_0 .net *"_ivl_6", 0 0, L_0x561b282f2480;  1 drivers
v0x561b27d110c0_0 .net *"_ivl_8", 0 0, L_0x561b282f2510;  1 drivers
v0x561b27d17940_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d0a270_0 .net "preset", 0 0, L_0x7fcde0580d10;  alias, 1 drivers
v0x561b27d10a70_0 .net "q", 0 0, L_0x561b282f2380;  alias, 1 drivers
v0x561b27d10b30_0 .net "q_bar", 0 0, L_0x561b282f25d0;  alias, 1 drivers
v0x561b27d016f0_0 .net "reset", 0 0, L_0x561b282f29a0;  1 drivers
v0x561b27d08030_0 .net "set", 0 0, L_0x561b282f27d0;  1 drivers
S_0x561b27c447e0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f3c40 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f6f20, C4<1>, C4<1>;
L_0x561b282f3cb0 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f3d20 .functor AND 1, L_0x561b282f3cb0, L_0x561b282f35a0, C4<1>, C4<1>;
L_0x561b282f3de0 .functor OR 1, L_0x561b282f3c40, L_0x561b282f3d20, C4<0>, C4<0>;
L_0x561b2840d8e0 .functor BUFT 1, L_0x561b282f35a0, C4<0>, C4<0>, C4<0>;
v0x561b27791dd0_0 .net *"_ivl_4", 0 0, L_0x561b282f3c40;  1 drivers
v0x561b27798710_0 .net *"_ivl_6", 0 0, L_0x561b282f3cb0;  1 drivers
v0x561b2778af00_0 .net *"_ivl_8", 0 0, L_0x561b282f3d20;  1 drivers
v0x561b2778afc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27791840_0 .net "data", 0 0, L_0x561b282f6f20;  1 drivers
v0x561b27784030_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b277840d0_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b2778a970_0 .net "out", 0 0, L_0x561b2840d8e0;  1 drivers
v0x561b2778aa10_0 .net "q", 0 0, L_0x561b282f35a0;  1 drivers
v0x561b27783b30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c453f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c447e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f3450 .functor NOT 1, L_0x561b282f3de0, C4<0>, C4<0>, C4<0>;
L_0x561b282f3bd0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277ad380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277ad420_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2779fb70_0 .net "d", 0 0, L_0x561b282f3de0;  1 drivers
v0x561b2779fc10_0 .net "master_q", 0 0, L_0x561b282f3040;  1 drivers
v0x561b277a64b0_0 .net "master_q_bar", 0 0, L_0x561b282f3220;  1 drivers
L_0x7fcde0580d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27798ca0_0 .net "preset", 0 0, L_0x7fcde0580d58;  1 drivers
v0x561b2779f5e0_0 .net "q", 0 0, L_0x561b282f35a0;  alias, 1 drivers
v0x561b2779f680_0 .net "q_bar", 0 0, L_0x561b282f3780;  1 drivers
S_0x561b27c438f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c453f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f3290 .functor AND 1, L_0x561b282f3de0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f3300 .functor NOT 1, L_0x561b282f3290, C4<0>, C4<0>, C4<0>;
L_0x561b282f3370 .functor AND 1, L_0x561b282f3450, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f33e0 .functor NOT 1, L_0x561b282f3370, C4<0>, C4<0>, C4<0>;
v0x561b27c98010_0 .net *"_ivl_0", 0 0, L_0x561b282f3290;  1 drivers
v0x561b27c9e540_0 .net *"_ivl_4", 0 0, L_0x561b282f3370;  1 drivers
v0x561b27775870_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27775910_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2777c1b0_0 .net "preset", 0 0, L_0x7fcde0580d58;  alias, 1 drivers
v0x561b2777c250_0 .net "q", 0 0, L_0x561b282f3040;  alias, 1 drivers
v0x561b2776e9a0_0 .net "q_bar", 0 0, L_0x561b282f3220;  alias, 1 drivers
v0x561b2776ea40_0 .net "reset", 0 0, L_0x561b282f3450;  1 drivers
v0x561b277752e0_0 .net "set", 0 0, L_0x561b282f3de0;  alias, 1 drivers
S_0x561b27c43250 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c438f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f2e60 .functor AND 1, L_0x561b282f3300, L_0x7fcde0580d58, C4<1>, C4<1>;
L_0x561b282f2ed0 .functor AND 1, L_0x561b282f2e60, L_0x561b282f3220, C4<1>, C4<1>;
L_0x561b282f3040 .functor NOT 1, L_0x561b282f2ed0, C4<0>, C4<0>, C4<0>;
L_0x561b282f3140 .functor AND 1, L_0x561b282f33e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f31b0 .functor AND 1, L_0x561b282f3140, L_0x561b282f3040, C4<1>, C4<1>;
L_0x561b282f3220 .functor NOT 1, L_0x561b282f31b0, C4<0>, C4<0>, C4<0>;
v0x561b27cba080_0 .net *"_ivl_0", 0 0, L_0x561b282f2e60;  1 drivers
v0x561b27cac870_0 .net *"_ivl_2", 0 0, L_0x561b282f2ed0;  1 drivers
v0x561b27cb31b0_0 .net *"_ivl_6", 0 0, L_0x561b282f3140;  1 drivers
v0x561b27cb3270_0 .net *"_ivl_8", 0 0, L_0x561b282f31b0;  1 drivers
v0x561b27ca59a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cac2e0_0 .net "preset", 0 0, L_0x7fcde0580d58;  alias, 1 drivers
v0x561b27cac3a0_0 .net "q", 0 0, L_0x561b282f3040;  alias, 1 drivers
v0x561b27c9ead0_0 .net "q_bar", 0 0, L_0x561b282f3220;  alias, 1 drivers
v0x561b27c9eb70_0 .net "reset", 0 0, L_0x561b282f33e0;  1 drivers
v0x561b27ca54a0_0 .net "set", 0 0, L_0x561b282f3300;  1 drivers
S_0x561b27c41d50 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c453f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f3880 .functor AND 1, L_0x561b282f3040, L_0x561b282f3bd0, C4<1>, C4<1>;
L_0x561b282f38f0 .functor NOT 1, L_0x561b282f3880, C4<0>, C4<0>, C4<0>;
L_0x561b282f3a00 .functor AND 1, L_0x561b282f3220, L_0x561b282f3bd0, C4<1>, C4<1>;
L_0x561b282f3ac0 .functor NOT 1, L_0x561b282f3a00, C4<0>, C4<0>, C4<0>;
v0x561b277528d0_0 .net *"_ivl_0", 0 0, L_0x561b282f3880;  1 drivers
v0x561b27745080_0 .net *"_ivl_4", 0 0, L_0x561b282f3a00;  1 drivers
v0x561b2774ba00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2774baa0_0 .net "enable", 0 0, L_0x561b282f3bd0;  1 drivers
v0x561b277ad910_0 .net "preset", 0 0, L_0x7fcde0580d58;  alias, 1 drivers
v0x561b277ad9b0_0 .net "q", 0 0, L_0x561b282f35a0;  alias, 1 drivers
v0x561b277b4250_0 .net "q_bar", 0 0, L_0x561b282f3780;  alias, 1 drivers
v0x561b277b42f0_0 .net "reset", 0 0, L_0x561b282f3220;  alias, 1 drivers
v0x561b277a6a40_0 .net "set", 0 0, L_0x561b282f3040;  alias, 1 drivers
S_0x561b27c42960 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c41d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f34c0 .functor AND 1, L_0x561b282f38f0, L_0x7fcde0580d58, C4<1>, C4<1>;
L_0x561b282f3530 .functor AND 1, L_0x561b282f34c0, L_0x561b282f3780, C4<1>, C4<1>;
L_0x561b282f35a0 .functor NOT 1, L_0x561b282f3530, C4<0>, C4<0>, C4<0>;
L_0x561b282f36a0 .functor AND 1, L_0x561b282f3ac0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f3710 .functor AND 1, L_0x561b282f36a0, L_0x561b282f35a0, C4<1>, C4<1>;
L_0x561b282f3780 .functor NOT 1, L_0x561b282f3710, C4<0>, C4<0>, C4<0>;
v0x561b2776e410_0 .net *"_ivl_0", 0 0, L_0x561b282f34c0;  1 drivers
v0x561b27760c00_0 .net *"_ivl_2", 0 0, L_0x561b282f3530;  1 drivers
v0x561b27767540_0 .net *"_ivl_6", 0 0, L_0x561b282f36a0;  1 drivers
v0x561b27767600_0 .net *"_ivl_8", 0 0, L_0x561b282f3710;  1 drivers
v0x561b27759d30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27760670_0 .net "preset", 0 0, L_0x7fcde0580d58;  alias, 1 drivers
v0x561b27752e60_0 .net "q", 0 0, L_0x561b282f35a0;  alias, 1 drivers
v0x561b27752f20_0 .net "q_bar", 0 0, L_0x561b282f3780;  alias, 1 drivers
v0x561b277597a0_0 .net "reset", 0 0, L_0x561b282f3ac0;  1 drivers
v0x561b2774bf90_0 .net "set", 0 0, L_0x561b282f38f0;  1 drivers
S_0x561b27c40680 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f5210 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f7050, C4<1>, C4<1>;
L_0x561b282f52a0 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f5310 .functor AND 1, L_0x561b282f52a0, L_0x561b282f4a70, C4<1>, C4<1>;
L_0x561b282f53d0 .functor OR 1, L_0x561b282f5210, L_0x561b282f5310, C4<0>, C4<0>;
L_0x561b2840d9c0 .functor BUFT 1, L_0x561b282f4a70, C4<0>, C4<0>, C4<0>;
v0x561b278e13f0_0 .net *"_ivl_4", 0 0, L_0x561b282f5210;  1 drivers
v0x561b278d3be0_0 .net *"_ivl_6", 0 0, L_0x561b282f52a0;  1 drivers
v0x561b278da520_0 .net *"_ivl_8", 0 0, L_0x561b282f5310;  1 drivers
v0x561b278da5e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278d3650_0 .net "data", 0 0, L_0x561b282f7050;  1 drivers
v0x561b276c9e20_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b276c9ec0_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b276dc920_0 .net "out", 0 0, L_0x561b2840d9c0;  1 drivers
v0x561b276dc9c0_0 .net "q", 0 0, L_0x561b282f4a70;  1 drivers
v0x561b276dc5c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c3f4b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c40680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f4860 .functor NOT 1, L_0x561b282f53d0, C4<0>, C4<0>, C4<0>;
L_0x561b282f51a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278e8850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278e88f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278ef190_0 .net "d", 0 0, L_0x561b282f53d0;  1 drivers
v0x561b278ef230_0 .net "master_q", 0 0, L_0x561b282f4170;  1 drivers
v0x561b278e1980_0 .net "master_q_bar", 0 0, L_0x561b282f43f0;  1 drivers
L_0x7fcde0580da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b278e82c0_0 .net "preset", 0 0, L_0x7fcde0580da0;  1 drivers
v0x561b278daab0_0 .net "q", 0 0, L_0x561b282f4a70;  alias, 1 drivers
v0x561b278dab50_0 .net "q_bar", 0 0, L_0x561b282f4cc0;  1 drivers
S_0x561b27c3ee10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c3f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f44f0 .functor AND 1, L_0x561b282f53d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f45b0 .functor NOT 1, L_0x561b282f44f0, C4<0>, C4<0>, C4<0>;
L_0x561b282f46c0 .functor AND 1, L_0x561b282f4860, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f4750 .functor NOT 1, L_0x561b282f46c0, C4<0>, C4<0>, C4<0>;
v0x561b2772ae30_0 .net *"_ivl_0", 0 0, L_0x561b282f44f0;  1 drivers
v0x561b27728f70_0 .net *"_ivl_4", 0 0, L_0x561b282f46c0;  1 drivers
v0x561b277286b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27728750_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277282d0_0 .net "preset", 0 0, L_0x7fcde0580da0;  alias, 1 drivers
v0x561b27728370_0 .net "q", 0 0, L_0x561b282f4170;  alias, 1 drivers
v0x561b27726410_0 .net "q_bar", 0 0, L_0x561b282f43f0;  alias, 1 drivers
v0x561b277264b0_0 .net "reset", 0 0, L_0x561b282f4860;  1 drivers
v0x561b27725b50_0 .net "set", 0 0, L_0x561b282f53d0;  alias, 1 drivers
S_0x561b27c3d910 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c3ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f3fb0 .functor AND 1, L_0x561b282f45b0, L_0x7fcde0580da0, C4<1>, C4<1>;
L_0x561b282f4020 .functor AND 1, L_0x561b282f3fb0, L_0x561b282f43f0, C4<1>, C4<1>;
L_0x561b282f4170 .functor NOT 1, L_0x561b282f4020, C4<0>, C4<0>, C4<0>;
L_0x561b282f4270 .functor AND 1, L_0x561b282f4750, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f4330 .functor AND 1, L_0x561b282f4270, L_0x561b282f4170, C4<1>, C4<1>;
L_0x561b282f43f0 .functor NOT 1, L_0x561b282f4330, C4<0>, C4<0>, C4<0>;
v0x561b277304f0_0 .net *"_ivl_0", 0 0, L_0x561b282f3fb0;  1 drivers
v0x561b2772e630_0 .net *"_ivl_2", 0 0, L_0x561b282f4020;  1 drivers
v0x561b2772dd70_0 .net *"_ivl_6", 0 0, L_0x561b282f4270;  1 drivers
v0x561b2772de30_0 .net *"_ivl_8", 0 0, L_0x561b282f4330;  1 drivers
v0x561b2772d990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2771df00_0 .net "preset", 0 0, L_0x7fcde0580da0;  alias, 1 drivers
v0x561b2771dfc0_0 .net "q", 0 0, L_0x561b282f4170;  alias, 1 drivers
v0x561b2772bad0_0 .net "q_bar", 0 0, L_0x561b282f43f0;  alias, 1 drivers
v0x561b2772bb70_0 .net "reset", 0 0, L_0x561b282f4750;  1 drivers
v0x561b2772b2a0_0 .net "set", 0 0, L_0x561b282f45b0;  1 drivers
S_0x561b27c3e520 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c3f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f4e50 .functor AND 1, L_0x561b282f4170, L_0x561b282f51a0, C4<1>, C4<1>;
L_0x561b282f4ec0 .functor NOT 1, L_0x561b282f4e50, C4<0>, C4<0>, C4<0>;
L_0x561b282f4fd0 .functor AND 1, L_0x561b282f43f0, L_0x561b282f51a0, C4<1>, C4<1>;
L_0x561b282f5090 .functor NOT 1, L_0x561b282f4fd0, C4<0>, C4<0>, C4<0>;
v0x561b278fd4c0_0 .net *"_ivl_0", 0 0, L_0x561b282f4e50;  1 drivers
v0x561b27903e00_0 .net *"_ivl_4", 0 0, L_0x561b282f4fd0;  1 drivers
v0x561b278f65f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278f6690_0 .net "enable", 0 0, L_0x561b282f51a0;  1 drivers
v0x561b278fcf30_0 .net "preset", 0 0, L_0x7fcde0580da0;  alias, 1 drivers
v0x561b278fcfd0_0 .net "q", 0 0, L_0x561b282f4a70;  alias, 1 drivers
v0x561b278ef720_0 .net "q_bar", 0 0, L_0x561b282f4cc0;  alias, 1 drivers
v0x561b278ef7c0_0 .net "reset", 0 0, L_0x561b282f43f0;  alias, 1 drivers
v0x561b278f6060_0 .net "set", 0 0, L_0x561b282f4170;  alias, 1 drivers
S_0x561b27c3ca20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c3e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f4920 .functor AND 1, L_0x561b282f4ec0, L_0x7fcde0580da0, C4<1>, C4<1>;
L_0x561b282f49b0 .functor AND 1, L_0x561b282f4920, L_0x561b282f4cc0, C4<1>, C4<1>;
L_0x561b282f4a70 .functor NOT 1, L_0x561b282f49b0, C4<0>, C4<0>, C4<0>;
L_0x561b282f4b70 .functor AND 1, L_0x561b282f5090, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f4c00 .functor AND 1, L_0x561b282f4b70, L_0x561b282f4a70, C4<1>, C4<1>;
L_0x561b282f4cc0 .functor NOT 1, L_0x561b282f4c00, C4<0>, C4<0>, C4<0>;
v0x561b2771d970_0 .net *"_ivl_0", 0 0, L_0x561b282f4920;  1 drivers
v0x561b277238b0_0 .net *"_ivl_2", 0 0, L_0x561b282f49b0;  1 drivers
v0x561b27722ff0_0 .net *"_ivl_6", 0 0, L_0x561b282f4b70;  1 drivers
v0x561b27722c10_0 .net *"_ivl_8", 0 0, L_0x561b282f4c00;  1 drivers
v0x561b27720d50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27720490_0 .net "preset", 0 0, L_0x7fcde0580da0;  alias, 1 drivers
v0x561b277200b0_0 .net "q", 0 0, L_0x561b282f4a70;  alias, 1 drivers
v0x561b27720170_0 .net "q_bar", 0 0, L_0x561b282f4cc0;  alias, 1 drivers
v0x561b2771d560_0 .net "reset", 0 0, L_0x561b282f5090;  1 drivers
v0x561b2771bf50_0 .net "set", 0 0, L_0x561b282f4ec0;  1 drivers
S_0x561b27c3c380 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27a16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f67d0 .functor AND 1, v0x561b28256aa0_0, L_0x561b282f7140, C4<1>, C4<1>;
L_0x561b282f6860 .functor NOT 1, v0x561b28256aa0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f68d0 .functor AND 1, L_0x561b282f6860, L_0x561b282f6030, C4<1>, C4<1>;
L_0x561b282f6990 .functor OR 1, L_0x561b282f67d0, L_0x561b282f68d0, C4<0>, C4<0>;
L_0x561b2840daa0 .functor BUFT 1, L_0x561b282f6030, C4<0>, C4<0>, C4<0>;
v0x561b2789b860_0 .net *"_ivl_4", 0 0, L_0x561b282f67d0;  1 drivers
v0x561b2788d8e0_0 .net *"_ivl_6", 0 0, L_0x561b282f6860;  1 drivers
v0x561b27894220_0 .net *"_ivl_8", 0 0, L_0x561b282f68d0;  1 drivers
v0x561b278942e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27886a10_0 .net "data", 0 0, L_0x561b282f7140;  1 drivers
v0x561b2788d350_0 .net "enable_in", 0 0, v0x561b28256aa0_0;  alias, 1 drivers
v0x561b2788d3f0_0 .net "enable_out", 0 0, L_0x7fcde0580e30;  alias, 1 drivers
v0x561b2787fb40_0 .net "out", 0 0, L_0x561b2840daa0;  1 drivers
v0x561b2787fbe0_0 .net "q", 0 0, L_0x561b282f6030;  1 drivers
v0x561b27886510_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c3ae80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c3c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f5e20 .functor NOT 1, L_0x561b282f6990, C4<0>, C4<0>, C4<0>;
L_0x561b282f6760 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278b04d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278b0570_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278a2cc0_0 .net "d", 0 0, L_0x561b282f6990;  1 drivers
v0x561b278a2d60_0 .net "master_q", 0 0, L_0x561b282f5730;  1 drivers
v0x561b278a9600_0 .net "master_q_bar", 0 0, L_0x561b282f59b0;  1 drivers
L_0x7fcde0580de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2789bdf0_0 .net "preset", 0 0, L_0x7fcde0580de8;  1 drivers
v0x561b278a2730_0 .net "q", 0 0, L_0x561b282f6030;  alias, 1 drivers
v0x561b278a27d0_0 .net "q_bar", 0 0, L_0x561b282f6280;  1 drivers
S_0x561b27c3ba90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c3ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f5ab0 .functor AND 1, L_0x561b282f6990, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f5b70 .functor NOT 1, L_0x561b282f5ab0, C4<0>, C4<0>, C4<0>;
L_0x561b282f5c80 .functor AND 1, L_0x561b282f5e20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f5d10 .functor NOT 1, L_0x561b282f5c80, C4<0>, C4<0>, C4<0>;
v0x561b276d3f30_0 .net *"_ivl_0", 0 0, L_0x561b282f5ab0;  1 drivers
v0x561b276d2070_0 .net *"_ivl_4", 0 0, L_0x561b282f5c80;  1 drivers
v0x561b276d17b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276d1850_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276d13d0_0 .net "preset", 0 0, L_0x7fcde0580de8;  alias, 1 drivers
v0x561b276d1470_0 .net "q", 0 0, L_0x561b282f5730;  alias, 1 drivers
v0x561b276c95d0_0 .net "q_bar", 0 0, L_0x561b282f59b0;  alias, 1 drivers
v0x561b276c9670_0 .net "reset", 0 0, L_0x561b282f5e20;  1 drivers
v0x561b276cf510_0 .net "set", 0 0, L_0x561b282f6990;  alias, 1 drivers
S_0x561b27c397b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c3ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f5550 .functor AND 1, L_0x561b282f5b70, L_0x7fcde0580de8, C4<1>, C4<1>;
L_0x561b282f55c0 .functor AND 1, L_0x561b282f5550, L_0x561b282f59b0, C4<1>, C4<1>;
L_0x561b282f5730 .functor NOT 1, L_0x561b282f55c0, C4<0>, C4<0>, C4<0>;
L_0x561b282f5830 .functor AND 1, L_0x561b282f5d10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f58f0 .functor AND 1, L_0x561b282f5830, L_0x561b282f5730, C4<1>, C4<1>;
L_0x561b282f59b0 .functor NOT 1, L_0x561b282f58f0, C4<0>, C4<0>, C4<0>;
v0x561b276d95f0_0 .net *"_ivl_0", 0 0, L_0x561b282f5550;  1 drivers
v0x561b276c9b60_0 .net *"_ivl_2", 0 0, L_0x561b282f55c0;  1 drivers
v0x561b276d7730_0 .net *"_ivl_6", 0 0, L_0x561b282f5830;  1 drivers
v0x561b276d77f0_0 .net *"_ivl_8", 0 0, L_0x561b282f58f0;  1 drivers
v0x561b276d6e70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276d6a90_0 .net "preset", 0 0, L_0x7fcde0580de8;  alias, 1 drivers
v0x561b276d6b50_0 .net "q", 0 0, L_0x561b282f5730;  alias, 1 drivers
v0x561b276d4bd0_0 .net "q_bar", 0 0, L_0x561b282f59b0;  alias, 1 drivers
v0x561b276d4c70_0 .net "reset", 0 0, L_0x561b282f5d10;  1 drivers
v0x561b276d43a0_0 .net "set", 0 0, L_0x561b282f5b70;  1 drivers
S_0x561b27c385e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c3ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f6410 .functor AND 1, L_0x561b282f5730, L_0x561b282f6760, C4<1>, C4<1>;
L_0x561b282f6480 .functor NOT 1, L_0x561b282f6410, C4<0>, C4<0>, C4<0>;
L_0x561b282f6590 .functor AND 1, L_0x561b282f59b0, L_0x561b282f6760, C4<1>, C4<1>;
L_0x561b282f6650 .functor NOT 1, L_0x561b282f6590, C4<0>, C4<0>, C4<0>;
v0x561b278c5140_0 .net *"_ivl_0", 0 0, L_0x561b282f6410;  1 drivers
v0x561b278b7930_0 .net *"_ivl_4", 0 0, L_0x561b282f6590;  1 drivers
v0x561b278be270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278be310_0 .net "enable", 0 0, L_0x561b282f6760;  1 drivers
v0x561b278b0a60_0 .net "preset", 0 0, L_0x7fcde0580de8;  alias, 1 drivers
v0x561b278b0b00_0 .net "q", 0 0, L_0x561b282f6030;  alias, 1 drivers
v0x561b278b73a0_0 .net "q_bar", 0 0, L_0x561b282f6280;  alias, 1 drivers
v0x561b278b7440_0 .net "reset", 0 0, L_0x561b282f59b0;  alias, 1 drivers
v0x561b278a9b90_0 .net "set", 0 0, L_0x561b282f5730;  alias, 1 drivers
S_0x561b27c37f40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c385e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f5ee0 .functor AND 1, L_0x561b282f6480, L_0x7fcde0580de8, C4<1>, C4<1>;
L_0x561b282f5f70 .functor AND 1, L_0x561b282f5ee0, L_0x561b282f6280, C4<1>, C4<1>;
L_0x561b282f6030 .functor NOT 1, L_0x561b282f5f70, C4<0>, C4<0>, C4<0>;
L_0x561b282f6130 .functor AND 1, L_0x561b282f6650, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f61c0 .functor AND 1, L_0x561b282f6130, L_0x561b282f6030, C4<1>, C4<1>;
L_0x561b282f6280 .functor NOT 1, L_0x561b282f61c0, C4<0>, C4<0>, C4<0>;
v0x561b276ce870_0 .net *"_ivl_0", 0 0, L_0x561b282f5ee0;  1 drivers
v0x561b276cc9b0_0 .net *"_ivl_2", 0 0, L_0x561b282f5f70;  1 drivers
v0x561b276cc0f0_0 .net *"_ivl_6", 0 0, L_0x561b282f6130;  1 drivers
v0x561b276cbd10_0 .net *"_ivl_8", 0 0, L_0x561b282f61c0;  1 drivers
v0x561b276c91c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276c7bb0_0 .net "preset", 0 0, L_0x7fcde0580de8;  alias, 1 drivers
v0x561b278c56d0_0 .net "q", 0 0, L_0x561b282f6030;  alias, 1 drivers
v0x561b278c5790_0 .net "q_bar", 0 0, L_0x561b282f6280;  alias, 1 drivers
v0x561b278cc010_0 .net "reset", 0 0, L_0x561b282f6650;  1 drivers
v0x561b278be800_0 .net "set", 0 0, L_0x561b282f6480;  1 drivers
S_0x561b27c36a40 .scope module, "comp" "compare" 7 79, 9 1 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 1 "equal";
    .port_info 3 /OUTPUT 1 "greater";
    .port_info 4 /OUTPUT 1 "lesser";
L_0x561b28307e50 .functor NOT 1, L_0x561b28307d20, C4<0>, C4<0>, C4<0>;
L_0x561b28307ec0 .functor AND 1, L_0x561b2830fcd0, L_0x561b28307e50, C4<1>, C4<1>;
L_0x561b28308050 .functor NOT 1, L_0x561b2830fcd0, C4<0>, C4<0>, C4<0>;
v0x561b2782c1e0_0 .net *"_ivl_2", 0 0, L_0x561b28307e50;  1 drivers
v0x561b27832b20_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b2782bc50_0 .net "b", 7 0, L_0x561b28310530;  1 drivers
v0x561b2782bcf0_0 .net "equal", 0 0, L_0x561b28307d20;  alias, 1 drivers
v0x561b27a14100_0 .net "greater", 0 0, L_0x561b28307ec0;  alias, 1 drivers
v0x561b27a141a0_0 .net "lesser", 0 0, L_0x561b28308050;  alias, 1 drivers
v0x561b27c1e040_0 .net "sign", 0 0, L_0x561b2830fcd0;  1 drivers
L_0x561b28307d20 .cmp/eq 8, L_0x561b282ec030, L_0x561b28310530;
S_0x561b27c37650 .scope module, "s" "subtract" 9 7, 8 75 0, S_0x561b27c36a40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "sign";
L_0x561b2830c370 .functor NOT 8, L_0x561b28310530, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561b27847790_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27839f80_0 .net "b", 7 0, L_0x561b28310530;  alias, 1 drivers
v0x561b278408c0_0 .net "b_p", 7 0, L_0x561b2830bfd0;  1 drivers
v0x561b278330b0_0 .net "c", 7 0, L_0x561b28310140;  1 drivers
v0x561b27833170_0 .net "carry", 0 0, L_0x561b2830bbf0;  1 drivers
v0x561b278399f0_0 .net "sign", 0 0, L_0x561b2830fcd0;  alias, 1 drivers
S_0x561b27c35b50 .scope module, "a0" "add" 8 79, 8 1 0, S_0x561b27c37650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06a2008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b279e7f70_0 name=_ivl_81
v0x561b279e7b90_0 .net "a", 7 0, L_0x561b2830c370;  1 drivers
L_0x7fcde0581190 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b279e5410_0 .net "b", 7 0, L_0x7fcde0581190;  1 drivers
v0x561b279e54d0_0 .net "c", 7 0, L_0x561b2830bfd0;  alias, 1 drivers
v0x561b279e5030_0 .net "carry", 0 0, L_0x561b2830bbf0;  alias, 1 drivers
v0x561b279e50d0_0 .net "cout", 7 0, L_0x561b2840e690;  1 drivers
L_0x561b28308610 .part L_0x561b2830c370, 0, 1;
L_0x561b28308740 .part L_0x7fcde0581190, 0, 1;
L_0x561b28308ce0 .part L_0x561b2830c370, 1, 1;
L_0x561b28308e10 .part L_0x7fcde0581190, 1, 1;
L_0x561b28308f40 .part L_0x561b2840e690, 0, 1;
L_0x561b283094f0 .part L_0x561b2830c370, 2, 1;
L_0x561b28309660 .part L_0x7fcde0581190, 2, 1;
L_0x561b28309790 .part L_0x561b2840e690, 1, 1;
L_0x561b28309d00 .part L_0x561b2830c370, 3, 1;
L_0x561b28309ec0 .part L_0x7fcde0581190, 3, 1;
L_0x561b2830a080 .part L_0x561b2840e690, 2, 1;
L_0x561b2830a4d0 .part L_0x561b2830c370, 4, 1;
L_0x561b2830a670 .part L_0x7fcde0581190, 4, 1;
L_0x561b2830a7a0 .part L_0x561b2840e690, 3, 1;
L_0x561b2830acb0 .part L_0x561b2830c370, 5, 1;
L_0x561b2830ade0 .part L_0x7fcde0581190, 5, 1;
L_0x561b2830afa0 .part L_0x561b2840e690, 4, 1;
L_0x561b2830b4e0 .part L_0x561b2830c370, 6, 1;
L_0x561b2830b6b0 .part L_0x7fcde0581190, 6, 1;
L_0x561b2830b750 .part L_0x561b2840e690, 5, 1;
L_0x561b2830b610 .part L_0x561b2830c370, 7, 1;
L_0x561b2830bdd0 .part L_0x7fcde0581190, 7, 1;
L_0x561b2830bf30 .part L_0x561b2840e690, 6, 1;
LS_0x561b2830bfd0_0_0 .concat8 [ 1 1 1 1], L_0x561b283081c0, L_0x561b283088e0, L_0x561b28309050, L_0x561b283098f0;
LS_0x561b2830bfd0_0_4 .concat8 [ 1 1 1 1], L_0x561b2830a190, L_0x561b2830a8d0, L_0x561b2830b0b0, L_0x561b2830b910;
L_0x561b2830bfd0 .concat8 [ 4 4 0 0], LS_0x561b2830bfd0_0_0, LS_0x561b2830bfd0_0_4;
LS_0x561b2840e690_0_0 .concat [ 1 1 1 1], L_0x561b283084c0, L_0x561b28308b90, L_0x561b283093a0, L_0x561b28309bf0;
LS_0x561b2840e690_0_4 .concat [ 1 1 1 1], L_0x561b2830a380, L_0x561b2830ab60, L_0x561b2830b390, o0x7fcde06a2008;
L_0x561b2840e690 .concat [ 4 4 0 0], LS_0x561b2840e690_0_0, LS_0x561b2840e690_0_4;
S_0x561b27c354b0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28308150 .functor XOR 1, L_0x561b28308610, L_0x561b28308740, C4<0>, C4<0>;
L_0x7fcde0581148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b283081c0 .functor XOR 1, L_0x7fcde0581148, L_0x561b28308150, C4<0>, C4<0>;
L_0x561b28308230 .functor XOR 1, L_0x561b28308610, L_0x561b28308740, C4<0>, C4<0>;
L_0x561b28308340 .functor AND 1, L_0x7fcde0581148, L_0x561b28308230, C4<1>, C4<1>;
L_0x561b28308450 .functor AND 1, L_0x561b28308610, L_0x561b28308740, C4<1>, C4<1>;
L_0x561b283084c0 .functor OR 1, L_0x561b28308340, L_0x561b28308450, C4<0>, C4<0>;
v0x561b27871810_0 .net *"_ivl_0", 0 0, L_0x561b28308150;  1 drivers
v0x561b27864000_0 .net *"_ivl_4", 0 0, L_0x561b28308230;  1 drivers
v0x561b2786a940_0 .net *"_ivl_6", 0 0, L_0x561b28308340;  1 drivers
v0x561b27863a70_0 .net *"_ivl_8", 0 0, L_0x561b28308450;  1 drivers
v0x561b279b4db0_0 .net "a", 0 0, L_0x561b28308610;  1 drivers
v0x561b279c9f30_0 .net "b", 0 0, L_0x561b28308740;  1 drivers
v0x561b279c9ff0_0 .net "c", 0 0, L_0x561b283081c0;  1 drivers
v0x561b279c9b40_0 .net "cin", 0 0, L_0x7fcde0581148;  1 drivers
v0x561b279c9be0_0 .net "cout", 0 0, L_0x561b283084c0;  1 drivers
S_0x561b27c33fb0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28308870 .functor XOR 1, L_0x561b28308ce0, L_0x561b28308e10, C4<0>, C4<0>;
L_0x561b283088e0 .functor XOR 1, L_0x561b28308f40, L_0x561b28308870, C4<0>, C4<0>;
L_0x561b28308950 .functor XOR 1, L_0x561b28308ce0, L_0x561b28308e10, C4<0>, C4<0>;
L_0x561b28308a10 .functor AND 1, L_0x561b28308f40, L_0x561b28308950, C4<1>, C4<1>;
L_0x561b28308b20 .functor AND 1, L_0x561b28308ce0, L_0x561b28308e10, C4<1>, C4<1>;
L_0x561b28308b90 .functor OR 1, L_0x561b28308a10, L_0x561b28308b20, C4<0>, C4<0>;
v0x561b279c9760_0 .net *"_ivl_0", 0 0, L_0x561b28308870;  1 drivers
v0x561b279c6fe0_0 .net *"_ivl_4", 0 0, L_0x561b28308950;  1 drivers
v0x561b279c6c00_0 .net *"_ivl_6", 0 0, L_0x561b28308a10;  1 drivers
v0x561b279b7170_0 .net *"_ivl_8", 0 0, L_0x561b28308b20;  1 drivers
v0x561b279c4480_0 .net "a", 0 0, L_0x561b28308ce0;  1 drivers
v0x561b279c4540_0 .net "b", 0 0, L_0x561b28308e10;  1 drivers
v0x561b279c40a0_0 .net "c", 0 0, L_0x561b283088e0;  1 drivers
v0x561b279c4140_0 .net "cin", 0 0, L_0x561b28308f40;  1 drivers
v0x561b279c1920_0 .net "cout", 0 0, L_0x561b28308b90;  1 drivers
S_0x561b27c34bc0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28308fe0 .functor XOR 1, L_0x561b283094f0, L_0x561b28309660, C4<0>, C4<0>;
L_0x561b28309050 .functor XOR 1, L_0x561b28309790, L_0x561b28308fe0, C4<0>, C4<0>;
L_0x561b28309110 .functor XOR 1, L_0x561b283094f0, L_0x561b28309660, C4<0>, C4<0>;
L_0x561b28309220 .functor AND 1, L_0x561b28309790, L_0x561b28309110, C4<1>, C4<1>;
L_0x561b28309330 .functor AND 1, L_0x561b283094f0, L_0x561b28309660, C4<1>, C4<1>;
L_0x561b283093a0 .functor OR 1, L_0x561b28309220, L_0x561b28309330, C4<0>, C4<0>;
v0x561b279c1540_0 .net *"_ivl_0", 0 0, L_0x561b28308fe0;  1 drivers
v0x561b279bedc0_0 .net *"_ivl_4", 0 0, L_0x561b28309110;  1 drivers
v0x561b279be9e0_0 .net *"_ivl_6", 0 0, L_0x561b28309220;  1 drivers
v0x561b279b6be0_0 .net *"_ivl_8", 0 0, L_0x561b28309330;  1 drivers
v0x561b279bc260_0 .net "a", 0 0, L_0x561b283094f0;  1 drivers
v0x561b279bbe80_0 .net "b", 0 0, L_0x561b28309660;  1 drivers
v0x561b279bbf40_0 .net "c", 0 0, L_0x561b28309050;  1 drivers
v0x561b279b9700_0 .net "cin", 0 0, L_0x561b28309790;  1 drivers
v0x561b279b97a0_0 .net "cout", 0 0, L_0x561b283093a0;  1 drivers
S_0x561b27c328e0 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28309880 .functor XOR 1, L_0x561b28309d00, L_0x561b28309ec0, C4<0>, C4<0>;
L_0x561b283098f0 .functor XOR 1, L_0x561b2830a080, L_0x561b28309880, C4<0>, C4<0>;
L_0x561b28309960 .functor XOR 1, L_0x561b28309d00, L_0x561b28309ec0, C4<0>, C4<0>;
L_0x561b28309a70 .functor AND 1, L_0x561b2830a080, L_0x561b28309960, C4<1>, C4<1>;
L_0x561b28309b80 .functor AND 1, L_0x561b28309d00, L_0x561b28309ec0, C4<1>, C4<1>;
L_0x561b28309bf0 .functor OR 1, L_0x561b28309a70, L_0x561b28309b80, C4<0>, C4<0>;
v0x561b279b67d0_0 .net *"_ivl_0", 0 0, L_0x561b28309880;  1 drivers
v0x561b279b4610_0 .net *"_ivl_4", 0 0, L_0x561b28309960;  1 drivers
v0x561b279b4220_0 .net *"_ivl_6", 0 0, L_0x561b28309a70;  1 drivers
v0x561b279b3e40_0 .net *"_ivl_8", 0 0, L_0x561b28309b80;  1 drivers
v0x561b279b16c0_0 .net "a", 0 0, L_0x561b28309d00;  1 drivers
v0x561b279b1780_0 .net "b", 0 0, L_0x561b28309ec0;  1 drivers
v0x561b279b12e0_0 .net "c", 0 0, L_0x561b283098f0;  1 drivers
v0x561b279b1380_0 .net "cin", 0 0, L_0x561b2830a080;  1 drivers
v0x561b279a1850_0 .net "cout", 0 0, L_0x561b28309bf0;  1 drivers
S_0x561b27c31710 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830a120 .functor XOR 1, L_0x561b2830a4d0, L_0x561b2830a670, C4<0>, C4<0>;
L_0x561b2830a190 .functor XOR 1, L_0x561b2830a7a0, L_0x561b2830a120, C4<0>, C4<0>;
L_0x561b2830a200 .functor XOR 1, L_0x561b2830a4d0, L_0x561b2830a670, C4<0>, C4<0>;
L_0x561b2830a270 .functor AND 1, L_0x561b2830a7a0, L_0x561b2830a200, C4<1>, C4<1>;
L_0x561b2830a310 .functor AND 1, L_0x561b2830a4d0, L_0x561b2830a670, C4<1>, C4<1>;
L_0x561b2830a380 .functor OR 1, L_0x561b2830a270, L_0x561b2830a310, C4<0>, C4<0>;
v0x561b279aeb60_0 .net *"_ivl_0", 0 0, L_0x561b2830a120;  1 drivers
v0x561b279ae780_0 .net *"_ivl_4", 0 0, L_0x561b2830a200;  1 drivers
v0x561b279ac000_0 .net *"_ivl_6", 0 0, L_0x561b2830a270;  1 drivers
v0x561b279abc20_0 .net *"_ivl_8", 0 0, L_0x561b2830a310;  1 drivers
v0x561b279a94a0_0 .net "a", 0 0, L_0x561b2830a4d0;  1 drivers
v0x561b279a90c0_0 .net "b", 0 0, L_0x561b2830a670;  1 drivers
v0x561b279a9180_0 .net "c", 0 0, L_0x561b2830a190;  1 drivers
v0x561b279a12c0_0 .net "cin", 0 0, L_0x561b2830a7a0;  1 drivers
v0x561b279a1360_0 .net "cout", 0 0, L_0x561b2830a380;  1 drivers
S_0x561b27c31070 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830a600 .functor XOR 1, L_0x561b2830acb0, L_0x561b2830ade0, C4<0>, C4<0>;
L_0x561b2830a8d0 .functor XOR 1, L_0x561b2830afa0, L_0x561b2830a600, C4<0>, C4<0>;
L_0x561b2830a940 .functor XOR 1, L_0x561b2830acb0, L_0x561b2830ade0, C4<0>, C4<0>;
L_0x561b2830a9b0 .functor AND 1, L_0x561b2830afa0, L_0x561b2830a940, C4<1>, C4<1>;
L_0x561b2830aaf0 .functor AND 1, L_0x561b2830acb0, L_0x561b2830ade0, C4<1>, C4<1>;
L_0x561b2830ab60 .functor OR 1, L_0x561b2830a9b0, L_0x561b2830aaf0, C4<0>, C4<0>;
v0x561b279a6560_0 .net *"_ivl_0", 0 0, L_0x561b2830a600;  1 drivers
v0x561b279a3de0_0 .net *"_ivl_4", 0 0, L_0x561b2830a940;  1 drivers
v0x561b279a3a00_0 .net *"_ivl_6", 0 0, L_0x561b2830a9b0;  1 drivers
v0x561b279a3ac0_0 .net *"_ivl_8", 0 0, L_0x561b2830aaf0;  1 drivers
v0x561b279a0eb0_0 .net "a", 0 0, L_0x561b2830acb0;  1 drivers
v0x561b279a0f70_0 .net "b", 0 0, L_0x561b2830ade0;  1 drivers
v0x561b27989a40_0 .net "c", 0 0, L_0x561b2830a8d0;  1 drivers
v0x561b27989ae0_0 .net "cin", 0 0, L_0x561b2830afa0;  1 drivers
v0x561b279828a0_0 .net "cout", 0 0, L_0x561b2830ab60;  1 drivers
S_0x561b27c2fb70 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830b040 .functor XOR 1, L_0x561b2830b4e0, L_0x561b2830b6b0, C4<0>, C4<0>;
L_0x561b2830b0b0 .functor XOR 1, L_0x561b2830b750, L_0x561b2830b040, C4<0>, C4<0>;
L_0x561b2830b120 .functor XOR 1, L_0x561b2830b4e0, L_0x561b2830b6b0, C4<0>, C4<0>;
L_0x561b2830b1e0 .functor AND 1, L_0x561b2830b750, L_0x561b2830b120, C4<1>, C4<1>;
L_0x561b2830b320 .functor AND 1, L_0x561b2830b4e0, L_0x561b2830b6b0, C4<1>, C4<1>;
L_0x561b2830b390 .functor OR 1, L_0x561b2830b1e0, L_0x561b2830b320, C4<0>, C4<0>;
v0x561b2797b6d0_0 .net *"_ivl_0", 0 0, L_0x561b2830b040;  1 drivers
v0x561b279e0ac0_0 .net *"_ivl_4", 0 0, L_0x561b2830b120;  1 drivers
v0x561b279f5850_0 .net *"_ivl_6", 0 0, L_0x561b2830b1e0;  1 drivers
v0x561b279f5470_0 .net *"_ivl_8", 0 0, L_0x561b2830b320;  1 drivers
v0x561b279f2cf0_0 .net "a", 0 0, L_0x561b2830b4e0;  1 drivers
v0x561b279f2910_0 .net "b", 0 0, L_0x561b2830b6b0;  1 drivers
v0x561b279f29d0_0 .net "c", 0 0, L_0x561b2830b0b0;  1 drivers
v0x561b279e2e80_0 .net "cin", 0 0, L_0x561b2830b750;  1 drivers
v0x561b279e2f20_0 .net "cout", 0 0, L_0x561b2830b390;  1 drivers
S_0x561b27c30780 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27c35b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830b8a0 .functor XOR 1, L_0x561b2830b610, L_0x561b2830bdd0, C4<0>, C4<0>;
L_0x561b2830b910 .functor XOR 1, L_0x561b2830bf30, L_0x561b2830b8a0, C4<0>, C4<0>;
L_0x561b2830b980 .functor XOR 1, L_0x561b2830b610, L_0x561b2830bdd0, C4<0>, C4<0>;
L_0x561b2830ba40 .functor AND 1, L_0x561b2830bf30, L_0x561b2830b980, C4<1>, C4<1>;
L_0x561b2830bb80 .functor AND 1, L_0x561b2830b610, L_0x561b2830bdd0, C4<1>, C4<1>;
L_0x561b2830bbf0 .functor OR 1, L_0x561b2830ba40, L_0x561b2830bb80, C4<0>, C4<0>;
v0x561b279efdb0_0 .net *"_ivl_0", 0 0, L_0x561b2830b8a0;  1 drivers
v0x561b279ed630_0 .net *"_ivl_4", 0 0, L_0x561b2830b980;  1 drivers
v0x561b279ed250_0 .net *"_ivl_6", 0 0, L_0x561b2830ba40;  1 drivers
v0x561b279ed310_0 .net *"_ivl_8", 0 0, L_0x561b2830bb80;  1 drivers
v0x561b279eaad0_0 .net "a", 0 0, L_0x561b2830b610;  1 drivers
v0x561b279eab90_0 .net "b", 0 0, L_0x561b2830bdd0;  1 drivers
v0x561b279ea6f0_0 .net "c", 0 0, L_0x561b2830b910;  1 drivers
v0x561b279ea790_0 .net "cin", 0 0, L_0x561b2830bf30;  1 drivers
v0x561b279e28f0_0 .net "cout", 0 0, L_0x561b2830bbf0;  alias, 1 drivers
S_0x561b27c2ec80 .scope module, "a1" "add" 8 86, 8 1 0, S_0x561b27c37650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06a36b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27855530_0 name=_ivl_81
v0x561b27847d20_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27847de0_0 .net "b", 7 0, L_0x561b2830bfd0;  alias, 1 drivers
v0x561b2784e660_0 .net "c", 7 0, L_0x561b28310140;  alias, 1 drivers
v0x561b2784e720_0 .net "carry", 0 0, L_0x561b2830fcd0;  alias, 1 drivers
v0x561b27840e50_0 .net "cout", 7 0, L_0x561b2840e960;  1 drivers
L_0x561b2830c8f0 .part L_0x561b282ec030, 0, 1;
L_0x561b2830c990 .part L_0x561b2830bfd0, 0, 1;
L_0x561b2830cf70 .part L_0x561b282ec030, 1, 1;
L_0x561b2830d0a0 .part L_0x561b2830bfd0, 1, 1;
L_0x561b2830d1d0 .part L_0x561b2840e960, 0, 1;
L_0x561b2830d6e0 .part L_0x561b282ec030, 2, 1;
L_0x561b2830d850 .part L_0x561b2830bfd0, 2, 1;
L_0x561b2830d980 .part L_0x561b2840e960, 1, 1;
L_0x561b2830def0 .part L_0x561b282ec030, 3, 1;
L_0x561b2830e020 .part L_0x561b2830bfd0, 3, 1;
L_0x561b2830e150 .part L_0x561b2840e960, 2, 1;
L_0x561b2830e640 .part L_0x561b282ec030, 4, 1;
L_0x561b2830e7e0 .part L_0x561b2830bfd0, 4, 1;
L_0x561b2830e910 .part L_0x561b2840e960, 3, 1;
L_0x561b2830ed90 .part L_0x561b282ec030, 5, 1;
L_0x561b2830eec0 .part L_0x561b2830bfd0, 5, 1;
L_0x561b2830f080 .part L_0x561b2840e960, 4, 1;
L_0x561b2830f5c0 .part L_0x561b282ec030, 6, 1;
L_0x561b2830f790 .part L_0x561b2830bfd0, 6, 1;
L_0x561b2830f830 .part L_0x561b2840e960, 5, 1;
L_0x561b2830f6f0 .part L_0x561b282ec030, 7, 1;
L_0x561b2830feb0 .part L_0x561b2830bfd0, 7, 1;
L_0x561b283100a0 .part L_0x561b2840e960, 6, 1;
LS_0x561b28310140_0_0 .concat8 [ 1 1 1 1], L_0x561b2830c450, L_0x561b2830cbc0, L_0x561b2830d2e0, L_0x561b2830dae0;
LS_0x561b28310140_0_4 .concat8 [ 1 1 1 1], L_0x561b2830e260, L_0x561b2830e9b0, L_0x561b2830f190, L_0x561b2830f9f0;
L_0x561b28310140 .concat8 [ 4 4 0 0], LS_0x561b28310140_0_0, LS_0x561b28310140_0_4;
LS_0x561b2840e960_0_0 .concat [ 1 1 1 1], L_0x561b2830c7a0, L_0x561b2830ce20, L_0x561b2830d590, L_0x561b2830dde0;
LS_0x561b2840e960_0_4 .concat [ 1 1 1 1], L_0x561b2830e4f0, L_0x561b2830ec40, L_0x561b2830f470, o0x7fcde06a36b8;
L_0x561b2840e960 .concat [ 4 4 0 0], LS_0x561b2840e960_0_0, LS_0x561b2840e960_0_4;
S_0x561b27c2e5e0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830c3e0 .functor XOR 1, L_0x561b2830c8f0, L_0x561b2830c990, C4<0>, C4<0>;
L_0x7fcde05811d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b2830c450 .functor XOR 1, L_0x7fcde05811d8, L_0x561b2830c3e0, C4<0>, C4<0>;
L_0x561b2830c510 .functor XOR 1, L_0x561b2830c8f0, L_0x561b2830c990, C4<0>, C4<0>;
L_0x561b2830c620 .functor AND 1, L_0x7fcde05811d8, L_0x561b2830c510, C4<1>, C4<1>;
L_0x561b2830c730 .functor AND 1, L_0x561b2830c8f0, L_0x561b2830c990, C4<1>, C4<1>;
L_0x561b2830c7a0 .functor OR 1, L_0x561b2830c620, L_0x561b2830c730, C4<0>, C4<0>;
v0x561b279e24e0_0 .net *"_ivl_0", 0 0, L_0x561b2830c3e0;  1 drivers
v0x561b279e0320_0 .net *"_ivl_4", 0 0, L_0x561b2830c510;  1 drivers
v0x561b279dff30_0 .net *"_ivl_6", 0 0, L_0x561b2830c620;  1 drivers
v0x561b279dfb50_0 .net *"_ivl_8", 0 0, L_0x561b2830c730;  1 drivers
v0x561b279dd3d0_0 .net "a", 0 0, L_0x561b2830c8f0;  1 drivers
v0x561b279dcff0_0 .net "b", 0 0, L_0x561b2830c990;  1 drivers
v0x561b279dd0b0_0 .net "c", 0 0, L_0x561b2830c450;  1 drivers
v0x561b279cd560_0 .net "cin", 0 0, L_0x7fcde05811d8;  1 drivers
v0x561b279cd600_0 .net "cout", 0 0, L_0x561b2830c7a0;  1 drivers
S_0x561b27c2d0e0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830cb50 .functor XOR 1, L_0x561b2830cf70, L_0x561b2830d0a0, C4<0>, C4<0>;
L_0x561b2830cbc0 .functor XOR 1, L_0x561b2830d1d0, L_0x561b2830cb50, C4<0>, C4<0>;
L_0x561b2830cc30 .functor XOR 1, L_0x561b2830cf70, L_0x561b2830d0a0, C4<0>, C4<0>;
L_0x561b2830cca0 .functor AND 1, L_0x561b2830d1d0, L_0x561b2830cc30, C4<1>, C4<1>;
L_0x561b2830cdb0 .functor AND 1, L_0x561b2830cf70, L_0x561b2830d0a0, C4<1>, C4<1>;
L_0x561b2830ce20 .functor OR 1, L_0x561b2830cca0, L_0x561b2830cdb0, C4<0>, C4<0>;
v0x561b279da490_0 .net *"_ivl_0", 0 0, L_0x561b2830cb50;  1 drivers
v0x561b279d7d10_0 .net *"_ivl_4", 0 0, L_0x561b2830cc30;  1 drivers
v0x561b279d7930_0 .net *"_ivl_6", 0 0, L_0x561b2830cca0;  1 drivers
v0x561b279d51b0_0 .net *"_ivl_8", 0 0, L_0x561b2830cdb0;  1 drivers
v0x561b279d4dd0_0 .net "a", 0 0, L_0x561b2830cf70;  1 drivers
v0x561b279d4e90_0 .net "b", 0 0, L_0x561b2830d0a0;  1 drivers
v0x561b279ccfd0_0 .net "c", 0 0, L_0x561b2830cbc0;  1 drivers
v0x561b279cd070_0 .net "cin", 0 0, L_0x561b2830d1d0;  1 drivers
v0x561b279d2650_0 .net "cout", 0 0, L_0x561b2830ce20;  1 drivers
S_0x561b27c2dcf0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830d270 .functor XOR 1, L_0x561b2830d6e0, L_0x561b2830d850, C4<0>, C4<0>;
L_0x561b2830d2e0 .functor XOR 1, L_0x561b2830d980, L_0x561b2830d270, C4<0>, C4<0>;
L_0x561b2830d350 .functor XOR 1, L_0x561b2830d6e0, L_0x561b2830d850, C4<0>, C4<0>;
L_0x561b2830d410 .functor AND 1, L_0x561b2830d980, L_0x561b2830d350, C4<1>, C4<1>;
L_0x561b2830d520 .functor AND 1, L_0x561b2830d6e0, L_0x561b2830d850, C4<1>, C4<1>;
L_0x561b2830d590 .functor OR 1, L_0x561b2830d410, L_0x561b2830d520, C4<0>, C4<0>;
v0x561b279d2270_0 .net *"_ivl_0", 0 0, L_0x561b2830d270;  1 drivers
v0x561b279cfaf0_0 .net *"_ivl_4", 0 0, L_0x561b2830d350;  1 drivers
v0x561b279cf710_0 .net *"_ivl_6", 0 0, L_0x561b2830d410;  1 drivers
v0x561b279ccbc0_0 .net *"_ivl_8", 0 0, L_0x561b2830d520;  1 drivers
v0x561b27973e30_0 .net "a", 0 0, L_0x561b2830d6e0;  1 drivers
v0x561b2796cf60_0 .net "b", 0 0, L_0x561b2830d850;  1 drivers
v0x561b2796d020_0 .net "c", 0 0, L_0x561b2830d2e0;  1 drivers
v0x561b27966090_0 .net "cin", 0 0, L_0x561b2830d980;  1 drivers
v0x561b27966130_0 .net "cout", 0 0, L_0x561b2830d590;  1 drivers
S_0x561b27c2ba10 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830da70 .functor XOR 1, L_0x561b2830def0, L_0x561b2830e020, C4<0>, C4<0>;
L_0x561b2830dae0 .functor XOR 1, L_0x561b2830e150, L_0x561b2830da70, C4<0>, C4<0>;
L_0x561b2830db50 .functor XOR 1, L_0x561b2830def0, L_0x561b2830e020, C4<0>, C4<0>;
L_0x561b2830dc60 .functor AND 1, L_0x561b2830e150, L_0x561b2830db50, C4<1>, C4<1>;
L_0x561b2830dd70 .functor AND 1, L_0x561b2830def0, L_0x561b2830e020, C4<1>, C4<1>;
L_0x561b2830dde0 .functor OR 1, L_0x561b2830dc60, L_0x561b2830dd70, C4<0>, C4<0>;
v0x561b279582f0_0 .net *"_ivl_0", 0 0, L_0x561b2830da70;  1 drivers
v0x561b27951420_0 .net *"_ivl_4", 0 0, L_0x561b2830db50;  1 drivers
v0x561b2794a550_0 .net *"_ivl_6", 0 0, L_0x561b2830dc60;  1 drivers
v0x561b2794a610_0 .net *"_ivl_8", 0 0, L_0x561b2830dd70;  1 drivers
v0x561b27943680_0 .net "a", 0 0, L_0x561b2830def0;  1 drivers
v0x561b27943740_0 .net "b", 0 0, L_0x561b2830e020;  1 drivers
v0x561b2799f340_0 .net "c", 0 0, L_0x561b2830dae0;  1 drivers
v0x561b2799f3e0_0 .net "cin", 0 0, L_0x561b2830e150;  1 drivers
v0x561b2799ef50_0 .net "cout", 0 0, L_0x561b2830dde0;  1 drivers
S_0x561b27c2a840 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830e1f0 .functor XOR 1, L_0x561b2830e640, L_0x561b2830e7e0, C4<0>, C4<0>;
L_0x561b2830e260 .functor XOR 1, L_0x561b2830e910, L_0x561b2830e1f0, C4<0>, C4<0>;
L_0x561b2830e2d0 .functor XOR 1, L_0x561b2830e640, L_0x561b2830e7e0, C4<0>, C4<0>;
L_0x561b2830e340 .functor AND 1, L_0x561b2830e910, L_0x561b2830e2d0, C4<1>, C4<1>;
L_0x561b2830e480 .functor AND 1, L_0x561b2830e640, L_0x561b2830e7e0, C4<1>, C4<1>;
L_0x561b2830e4f0 .functor OR 1, L_0x561b2830e340, L_0x561b2830e480, C4<0>, C4<0>;
v0x561b2799eb70_0 .net *"_ivl_0", 0 0, L_0x561b2830e1f0;  1 drivers
v0x561b2799c3f0_0 .net *"_ivl_4", 0 0, L_0x561b2830e2d0;  1 drivers
v0x561b2799c010_0 .net *"_ivl_6", 0 0, L_0x561b2830e340;  1 drivers
v0x561b2798c580_0 .net *"_ivl_8", 0 0, L_0x561b2830e480;  1 drivers
v0x561b27999890_0 .net "a", 0 0, L_0x561b2830e640;  1 drivers
v0x561b279994b0_0 .net "b", 0 0, L_0x561b2830e7e0;  1 drivers
v0x561b27999570_0 .net "c", 0 0, L_0x561b2830e260;  1 drivers
v0x561b27996d30_0 .net "cin", 0 0, L_0x561b2830e910;  1 drivers
v0x561b27996dd0_0 .net "cout", 0 0, L_0x561b2830e4f0;  1 drivers
S_0x561b27c2a1a0 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830e770 .functor XOR 1, L_0x561b2830ed90, L_0x561b2830eec0, C4<0>, C4<0>;
L_0x561b2830e9b0 .functor XOR 1, L_0x561b2830f080, L_0x561b2830e770, C4<0>, C4<0>;
L_0x561b2830ea20 .functor XOR 1, L_0x561b2830ed90, L_0x561b2830eec0, C4<0>, C4<0>;
L_0x561b2830ea90 .functor AND 1, L_0x561b2830f080, L_0x561b2830ea20, C4<1>, C4<1>;
L_0x561b2830ebd0 .functor AND 1, L_0x561b2830ed90, L_0x561b2830eec0, C4<1>, C4<1>;
L_0x561b2830ec40 .functor OR 1, L_0x561b2830ea90, L_0x561b2830ebd0, C4<0>, C4<0>;
v0x561b279941d0_0 .net *"_ivl_0", 0 0, L_0x561b2830e770;  1 drivers
v0x561b27993df0_0 .net *"_ivl_4", 0 0, L_0x561b2830ea20;  1 drivers
v0x561b2798bff0_0 .net *"_ivl_6", 0 0, L_0x561b2830ea90;  1 drivers
v0x561b2798c0b0_0 .net *"_ivl_8", 0 0, L_0x561b2830ebd0;  1 drivers
v0x561b27991670_0 .net "a", 0 0, L_0x561b2830ed90;  1 drivers
v0x561b27991730_0 .net "b", 0 0, L_0x561b2830eec0;  1 drivers
v0x561b27991290_0 .net "c", 0 0, L_0x561b2830e9b0;  1 drivers
v0x561b27991330_0 .net "cin", 0 0, L_0x561b2830f080;  1 drivers
v0x561b2798eb10_0 .net "cout", 0 0, L_0x561b2830ec40;  1 drivers
S_0x561b27c28ca0 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830f120 .functor XOR 1, L_0x561b2830f5c0, L_0x561b2830f790, C4<0>, C4<0>;
L_0x561b2830f190 .functor XOR 1, L_0x561b2830f830, L_0x561b2830f120, C4<0>, C4<0>;
L_0x561b2830f200 .functor XOR 1, L_0x561b2830f5c0, L_0x561b2830f790, C4<0>, C4<0>;
L_0x561b2830f2c0 .functor AND 1, L_0x561b2830f830, L_0x561b2830f200, C4<1>, C4<1>;
L_0x561b2830f400 .functor AND 1, L_0x561b2830f5c0, L_0x561b2830f790, C4<1>, C4<1>;
L_0x561b2830f470 .functor OR 1, L_0x561b2830f2c0, L_0x561b2830f400, C4<0>, C4<0>;
v0x561b2798e730_0 .net *"_ivl_0", 0 0, L_0x561b2830f120;  1 drivers
v0x561b2798bbe0_0 .net *"_ivl_4", 0 0, L_0x561b2830f200;  1 drivers
v0x561b2798a360_0 .net *"_ivl_6", 0 0, L_0x561b2830f2c0;  1 drivers
v0x561b2793bcd0_0 .net *"_ivl_8", 0 0, L_0x561b2830f400;  1 drivers
v0x561b27934e00_0 .net "a", 0 0, L_0x561b2830f5c0;  1 drivers
v0x561b2792df30_0 .net "b", 0 0, L_0x561b2830f790;  1 drivers
v0x561b2792dff0_0 .net "c", 0 0, L_0x561b2830f190;  1 drivers
v0x561b27927060_0 .net "cin", 0 0, L_0x561b2830f830;  1 drivers
v0x561b27927100_0 .net "cout", 0 0, L_0x561b2830f470;  1 drivers
S_0x561b27c298b0 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27c2ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2830f980 .functor XOR 1, L_0x561b2830f6f0, L_0x561b2830feb0, C4<0>, C4<0>;
L_0x561b2830f9f0 .functor XOR 1, L_0x561b283100a0, L_0x561b2830f980, C4<0>, C4<0>;
L_0x561b2830fa60 .functor XOR 1, L_0x561b2830f6f0, L_0x561b2830feb0, C4<0>, C4<0>;
L_0x561b2830fb20 .functor AND 1, L_0x561b283100a0, L_0x561b2830fa60, C4<1>, C4<1>;
L_0x561b2830fc60 .functor AND 1, L_0x561b2830f6f0, L_0x561b2830feb0, C4<1>, C4<1>;
L_0x561b2830fcd0 .functor OR 1, L_0x561b2830fb20, L_0x561b2830fc60, C4<0>, C4<0>;
v0x561b279192c0_0 .net *"_ivl_0", 0 0, L_0x561b2830f980;  1 drivers
v0x561b279123f0_0 .net *"_ivl_4", 0 0, L_0x561b2830fa60;  1 drivers
v0x561b2790b520_0 .net *"_ivl_6", 0 0, L_0x561b2830fb20;  1 drivers
v0x561b2790b5e0_0 .net *"_ivl_8", 0 0, L_0x561b2830fc60;  1 drivers
v0x561b27855ac0_0 .net "a", 0 0, L_0x561b2830f6f0;  1 drivers
v0x561b27855b80_0 .net "b", 0 0, L_0x561b2830feb0;  1 drivers
v0x561b2785c400_0 .net "c", 0 0, L_0x561b2830f9f0;  1 drivers
v0x561b2785c4a0_0 .net "cin", 0 0, L_0x561b283100a0;  1 drivers
v0x561b2784ebf0_0 .net "cout", 0 0, L_0x561b2830fcd0;  alias, 1 drivers
S_0x561b27c27db0 .scope module, "equal_reg" "sb_register" 7 38, 4 1 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f8500 .functor AND 1, v0x561b28257750_0, L_0x561b28307d20, C4<1>, C4<1>;
L_0x561b282f8570 .functor NOT 1, v0x561b28257750_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f85e0 .functor AND 1, L_0x561b282f8570, L_0x561b282f7dd0, C4<1>, C4<1>;
L_0x561b282f86a0 .functor OR 1, L_0x561b282f8500, L_0x561b282f85e0, C4<0>, C4<0>;
L_0x561b2840db80 .functor BUFT 1, L_0x561b282f7dd0, C4<0>, C4<0>, C4<0>;
v0x561b279a1450_0 .net *"_ivl_4", 0 0, L_0x561b282f8500;  1 drivers
v0x561b279ca190_0 .net *"_ivl_6", 0 0, L_0x561b282f8570;  1 drivers
v0x561b279ca270_0 .net *"_ivl_8", 0 0, L_0x561b282f85e0;  1 drivers
v0x561b279e2a80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279e2b20_0 .net "data", 0 0, L_0x561b28307d20;  alias, 1 drivers
v0x561b279cd160_0 .net "enable_in", 0 0, v0x561b28257750_0;  alias, 1 drivers
L_0x7fcde0580ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b279cd200_0 .net "enable_out", 0 0, L_0x7fcde0580ec0;  1 drivers
v0x561b2798c180_0 .net "out", 0 0, L_0x561b2840db80;  alias, 1 drivers
v0x561b2798c220_0 .net "q", 0 0, L_0x561b282f7dd0;  1 drivers
v0x561b27c23360_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c27710 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c27db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f7be0 .functor NOT 1, L_0x561b282f86a0, C4<0>, C4<0>, C4<0>;
L_0x561b282f8490 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27730f20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27730fe0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2771db00_0 .net "d", 0 0, L_0x561b282f86a0;  1 drivers
v0x561b2771dba0_0 .net "master_q", 0 0, L_0x561b282f75c0;  1 drivers
v0x561b276dcb80_0 .net "master_q_bar", 0 0, L_0x561b282f77d0;  1 drivers
L_0x7fcde0580e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b276c9760_0 .net "preset", 0 0, L_0x7fcde0580e78;  1 drivers
v0x561b276c9800_0 .net "q", 0 0, L_0x561b282f7dd0;  alias, 1 drivers
v0x561b279b6d70_0 .net "q_bar", 0 0, L_0x561b282f8000;  1 drivers
S_0x561b27c26210 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c27710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f7890 .functor AND 1, L_0x561b282f86a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f7950 .functor NOT 1, L_0x561b282f7890, C4<0>, C4<0>, C4<0>;
L_0x561b282f7a60 .functor AND 1, L_0x561b282f7be0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f7ad0 .functor NOT 1, L_0x561b282f7a60, C4<0>, C4<0>, C4<0>;
v0x561b27e60050_0 .net *"_ivl_0", 0 0, L_0x561b282f7890;  1 drivers
v0x561b27e26e60_0 .net *"_ivl_4", 0 0, L_0x561b282f7a60;  1 drivers
v0x561b27dedc70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dedd10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27db4a80_0 .net "preset", 0 0, L_0x7fcde0580e78;  alias, 1 drivers
v0x561b27db4b20_0 .net "q", 0 0, L_0x561b282f75c0;  alias, 1 drivers
v0x561b27d7b890_0 .net "q_bar", 0 0, L_0x561b282f77d0;  alias, 1 drivers
v0x561b27d7b930_0 .net "reset", 0 0, L_0x561b282f7be0;  1 drivers
v0x561b27cd0170_0 .net "set", 0 0, L_0x561b282f86a0;  alias, 1 drivers
S_0x561b27c26e20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c26210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f7400 .functor AND 1, L_0x561b282f7950, L_0x7fcde0580e78, C4<1>, C4<1>;
L_0x561b282f7470 .functor AND 1, L_0x561b282f7400, L_0x561b282f77d0, C4<1>, C4<1>;
L_0x561b282f75c0 .functor NOT 1, L_0x561b282f7470, C4<0>, C4<0>, C4<0>;
L_0x561b282f76c0 .functor AND 1, L_0x561b282f7ad0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f7760 .functor AND 1, L_0x561b282f76c0, L_0x561b282f75c0, C4<1>, C4<1>;
L_0x561b282f77d0 .functor NOT 1, L_0x561b282f7760, C4<0>, C4<0>, C4<0>;
v0x561b27bab4d0_0 .net *"_ivl_0", 0 0, L_0x561b282f7400;  1 drivers
v0x561b27b722e0_0 .net *"_ivl_2", 0 0, L_0x561b282f7470;  1 drivers
v0x561b27b390f0_0 .net *"_ivl_6", 0 0, L_0x561b282f76c0;  1 drivers
v0x561b27b391b0_0 .net *"_ivl_8", 0 0, L_0x561b282f7760;  1 drivers
v0x561b27a8d9d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27afff00_0 .net "preset", 0 0, L_0x7fcde0580e78;  alias, 1 drivers
v0x561b27afffc0_0 .net "q", 0 0, L_0x561b282f75c0;  alias, 1 drivers
v0x561b27ac6d10_0 .net "q_bar", 0 0, L_0x561b282f77d0;  alias, 1 drivers
v0x561b27ac6db0_0 .net "reset", 0 0, L_0x561b282f7ad0;  1 drivers
v0x561b27c56b60_0 .net "set", 0 0, L_0x561b282f7950;  1 drivers
S_0x561b27c24b40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c27710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f8140 .functor AND 1, L_0x561b282f75c0, L_0x561b282f8490, C4<1>, C4<1>;
L_0x561b282f81b0 .functor NOT 1, L_0x561b282f8140, C4<0>, C4<0>, C4<0>;
L_0x561b282f82c0 .functor AND 1, L_0x561b282f77d0, L_0x561b282f8490, C4<1>, C4<1>;
L_0x561b282f8380 .functor NOT 1, L_0x561b282f82c0, C4<0>, C4<0>, C4<0>;
v0x561b2769ae60_0 .net *"_ivl_0", 0 0, L_0x561b282f8140;  1 drivers
v0x561b27c97870_0 .net *"_ivl_4", 0 0, L_0x561b282f82c0;  1 drivers
v0x561b27c97950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c6c960_0 .net "enable", 0 0, L_0x561b282f8490;  1 drivers
v0x561b27c6ca00_0 .net "preset", 0 0, L_0x7fcde0580e78;  alias, 1 drivers
v0x561b27c84450_0 .net "q", 0 0, L_0x561b282f7dd0;  alias, 1 drivers
v0x561b27c844f0_0 .net "q_bar", 0 0, L_0x561b282f8000;  alias, 1 drivers
v0x561b27c6eb30_0 .net "reset", 0 0, L_0x561b282f77d0;  alias, 1 drivers
v0x561b27c59540_0 .net "set", 0 0, L_0x561b282f75c0;  alias, 1 drivers
S_0x561b27c23970 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c24b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f7ca0 .functor AND 1, L_0x561b282f81b0, L_0x7fcde0580e78, C4<1>, C4<1>;
L_0x561b282f7d10 .functor AND 1, L_0x561b282f7ca0, L_0x561b282f8000, C4<1>, C4<1>;
L_0x561b282f7dd0 .functor NOT 1, L_0x561b282f7d10, C4<0>, C4<0>, C4<0>;
L_0x561b282f7ed0 .functor AND 1, L_0x561b282f8380, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f7f40 .functor AND 1, L_0x561b282f7ed0, L_0x561b282f7dd0, C4<1>, C4<1>;
L_0x561b282f8000 .functor NOT 1, L_0x561b282f7f40, C4<0>, C4<0>, C4<0>;
v0x561b27d094b0_0 .net *"_ivl_0", 0 0, L_0x561b282f7ca0;  1 drivers
v0x561b27e99240_0 .net *"_ivl_2", 0 0, L_0x561b282f7d10;  1 drivers
v0x561b279caa10_0 .net *"_ivl_6", 0 0, L_0x561b282f7ed0;  1 drivers
v0x561b27c6cce0_0 .net *"_ivl_8", 0 0, L_0x561b282f7f40;  1 drivers
v0x561b277312a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276dcf00_0 .net "preset", 0 0, L_0x7fcde0580e78;  alias, 1 drivers
v0x561b2769bcb0_0 .net "q", 0 0, L_0x561b282f7dd0;  alias, 1 drivers
v0x561b2769bd70_0 .net "q_bar", 0 0, L_0x561b282f8000;  alias, 1 drivers
v0x561b2769b5a0_0 .net "reset", 0 0, L_0x561b282f8380;  1 drivers
v0x561b2769b660_0 .net "set", 0 0, L_0x561b282f81b0;  1 drivers
S_0x561b27c21dd0 .scope module, "greater_reg" "sb_register" 7 47, 4 1 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282f9a10 .functor AND 1, v0x561b28257750_0, L_0x561b28307ec0, C4<1>, C4<1>;
L_0x561b282f9aa0 .functor NOT 1, v0x561b28257750_0, C4<0>, C4<0>, C4<0>;
L_0x561b282f9b30 .functor AND 1, L_0x561b282f9aa0, L_0x561b282f9270, C4<1>, C4<1>;
L_0x561b282f9bf0 .functor OR 1, L_0x561b282f9a10, L_0x561b282f9b30, C4<0>, C4<0>;
L_0x561b2840dc10 .functor BUFT 1, L_0x561b282f9270, C4<0>, C4<0>, C4<0>;
v0x561b27c046f0_0 .net *"_ivl_4", 0 0, L_0x561b282f9a10;  1 drivers
v0x561b27c047f0_0 .net *"_ivl_6", 0 0, L_0x561b282f9aa0;  1 drivers
v0x561b27c05300_0 .net *"_ivl_8", 0 0, L_0x561b282f9b30;  1 drivers
v0x561b27c053c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c03800_0 .net "data", 0 0, L_0x561b28307ec0;  alias, 1 drivers
v0x561b27c038a0_0 .net "enable_in", 0 0, v0x561b28257750_0;  alias, 1 drivers
L_0x7fcde0580f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c03160_0 .net "enable_out", 0 0, L_0x7fcde0580f50;  1 drivers
v0x561b27c03200_0 .net "out", 0 0, L_0x561b2840dc10;  alias, 1 drivers
v0x561b27c01c60_0 .net "q", 0 0, L_0x561b282f9270;  1 drivers
v0x561b27c02870_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c20ee0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c21dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f9060 .functor NOT 1, L_0x561b282f9bf0, C4<0>, C4<0>, C4<0>;
L_0x561b282f99a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c08b30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c08bd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c09740_0 .net "d", 0 0, L_0x561b282f9bf0;  1 drivers
v0x561b27c097e0_0 .net "master_q", 0 0, L_0x561b282f89b0;  1 drivers
v0x561b27c07460_0 .net "master_q_bar", 0 0, L_0x561b282f8bc0;  1 drivers
L_0x7fcde0580f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c07550_0 .net "preset", 0 0, L_0x7fcde0580f08;  1 drivers
v0x561b27c06320_0 .net "q", 0 0, L_0x561b282f9270;  alias, 1 drivers
v0x561b27c05bf0_0 .net "q_bar", 0 0, L_0x561b282f9510;  1 drivers
S_0x561b27c20840 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c20ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f8cc0 .functor AND 1, L_0x561b282f9bf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f8d80 .functor NOT 1, L_0x561b282f8cc0, C4<0>, C4<0>, C4<0>;
L_0x561b282f8e90 .functor AND 1, L_0x561b282f9060, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282f8f20 .functor NOT 1, L_0x561b282f8e90, C4<0>, C4<0>, C4<0>;
v0x561b27c17dd0_0 .net *"_ivl_0", 0 0, L_0x561b282f8cc0;  1 drivers
v0x561b27c17eb0_0 .net *"_ivl_4", 0 0, L_0x561b282f8e90;  1 drivers
v0x561b27c168d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c16970_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c174e0_0 .net "preset", 0 0, L_0x7fcde0580f08;  alias, 1 drivers
v0x561b27c17580_0 .net "q", 0 0, L_0x561b282f89b0;  alias, 1 drivers
v0x561b27c15200_0 .net "q_bar", 0 0, L_0x561b282f8bc0;  alias, 1 drivers
v0x561b27c152d0_0 .net "reset", 0 0, L_0x561b282f9060;  1 drivers
v0x561b27c14030_0 .net "set", 0 0, L_0x561b282f9bf0;  alias, 1 drivers
S_0x561b27c1ff50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c20840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f87f0 .functor AND 1, L_0x561b282f8d80, L_0x7fcde0580f08, C4<1>, C4<1>;
L_0x561b282f8860 .functor AND 1, L_0x561b282f87f0, L_0x561b282f8bc0, C4<1>, C4<1>;
L_0x561b282f89b0 .functor NOT 1, L_0x561b282f8860, C4<0>, C4<0>, C4<0>;
L_0x561b282f8ab0 .functor AND 1, L_0x561b282f8f20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f8b50 .functor AND 1, L_0x561b282f8ab0, L_0x561b282f89b0, C4<1>, C4<1>;
L_0x561b282f8bc0 .functor NOT 1, L_0x561b282f8b50, C4<0>, C4<0>, C4<0>;
v0x561b27c1c0d0_0 .net *"_ivl_0", 0 0, L_0x561b282f87f0;  1 drivers
v0x561b27c1c1d0_0 .net *"_ivl_2", 0 0, L_0x561b282f8860;  1 drivers
v0x561b27c1af00_0 .net *"_ivl_6", 0 0, L_0x561b282f8ab0;  1 drivers
v0x561b27c1afc0_0 .net *"_ivl_8", 0 0, L_0x561b282f8b50;  1 drivers
v0x561b27c1a860_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c1a900_0 .net "preset", 0 0, L_0x7fcde0580f08;  alias, 1 drivers
v0x561b27c19360_0 .net "q", 0 0, L_0x561b282f89b0;  alias, 1 drivers
v0x561b27c19420_0 .net "q_bar", 0 0, L_0x561b282f8bc0;  alias, 1 drivers
v0x561b27c19f70_0 .net "reset", 0 0, L_0x561b282f8f20;  1 drivers
v0x561b27c18470_0 .net "set", 0 0, L_0x561b282f8d80;  1 drivers
S_0x561b27c13990 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c20ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282f9650 .functor AND 1, L_0x561b282f89b0, L_0x561b282f99a0, C4<1>, C4<1>;
L_0x561b282f96c0 .functor NOT 1, L_0x561b282f9650, C4<0>, C4<0>, C4<0>;
L_0x561b282f97d0 .functor AND 1, L_0x561b282f8bc0, L_0x561b282f99a0, C4<1>, C4<1>;
L_0x561b282f9890 .functor NOT 1, L_0x561b282f97d0, C4<0>, C4<0>, C4<0>;
v0x561b27c0cac0_0 .net *"_ivl_0", 0 0, L_0x561b282f9650;  1 drivers
v0x561b27c0cba0_0 .net *"_ivl_4", 0 0, L_0x561b282f97d0;  1 drivers
v0x561b27c0b5c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c0b660_0 .net "enable", 0 0, L_0x561b282f99a0;  1 drivers
v0x561b27c0c1d0_0 .net "preset", 0 0, L_0x7fcde0580f08;  alias, 1 drivers
v0x561b27c0c270_0 .net "q", 0 0, L_0x561b282f9270;  alias, 1 drivers
v0x561b27c0a6d0_0 .net "q_bar", 0 0, L_0x561b282f9510;  alias, 1 drivers
v0x561b27c0a770_0 .net "reset", 0 0, L_0x561b282f8bc0;  alias, 1 drivers
v0x561b27c0a030_0 .net "set", 0 0, L_0x561b282f89b0;  alias, 1 drivers
S_0x561b27c130a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c13990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f9120 .functor AND 1, L_0x561b282f96c0, L_0x7fcde0580f08, C4<1>, C4<1>;
L_0x561b282f91b0 .functor AND 1, L_0x561b282f9120, L_0x561b282f9510, C4<1>, C4<1>;
L_0x561b282f9270 .functor NOT 1, L_0x561b282f91b0, C4<0>, C4<0>, C4<0>;
L_0x561b282f93c0 .functor AND 1, L_0x561b282f9890, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282f9450 .functor AND 1, L_0x561b282f93c0, L_0x561b282f9270, C4<1>, C4<1>;
L_0x561b282f9510 .functor NOT 1, L_0x561b282f9450, C4<0>, C4<0>, C4<0>;
v0x561b27c115a0_0 .net *"_ivl_0", 0 0, L_0x561b282f9120;  1 drivers
v0x561b27c11680_0 .net *"_ivl_2", 0 0, L_0x561b282f91b0;  1 drivers
v0x561b27c10f00_0 .net *"_ivl_6", 0 0, L_0x561b282f93c0;  1 drivers
v0x561b27c10fd0_0 .net *"_ivl_8", 0 0, L_0x561b282f9450;  1 drivers
v0x561b27c0fa00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c0faa0_0 .net "preset", 0 0, L_0x7fcde0580f08;  alias, 1 drivers
v0x561b27c10610_0 .net "q", 0 0, L_0x561b282f9270;  alias, 1 drivers
v0x561b27c106b0_0 .net "q_bar", 0 0, L_0x561b282f9510;  alias, 1 drivers
v0x561b27c0e330_0 .net "reset", 0 0, L_0x561b282f9890;  1 drivers
v0x561b27c0d160_0 .net "set", 0 0, L_0x561b282f96c0;  1 drivers
S_0x561b27c00590 .scope module, "lesser_reg" "sb_register" 7 56, 4 1 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282faf50 .functor AND 1, v0x561b28257750_0, L_0x561b28308050, C4<1>, C4<1>;
L_0x561b282fafe0 .functor NOT 1, v0x561b28257750_0, C4<0>, C4<0>, C4<0>;
L_0x561b282fb070 .functor AND 1, L_0x561b282fafe0, L_0x561b282fa7b0, C4<1>, C4<1>;
L_0x561b282fb130 .functor OR 1, L_0x561b282faf50, L_0x561b282fb070, C4<0>, C4<0>;
L_0x561b2840dca0 .functor BUFT 1, L_0x561b282fa7b0, C4<0>, C4<0>, C4<0>;
v0x561b27be2ee0_0 .net *"_ivl_4", 0 0, L_0x561b282faf50;  1 drivers
v0x561b27be2fe0_0 .net *"_ivl_6", 0 0, L_0x561b282fafe0;  1 drivers
v0x561b27be1d10_0 .net *"_ivl_8", 0 0, L_0x561b282fb070;  1 drivers
v0x561b27be1dd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27be1670_0 .net "data", 0 0, L_0x561b28308050;  alias, 1 drivers
v0x561b27be1710_0 .net "enable_in", 0 0, v0x561b28257750_0;  alias, 1 drivers
L_0x7fcde0580fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27be0170_0 .net "enable_out", 0 0, L_0x7fcde0580fe0;  1 drivers
v0x561b27be0210_0 .net "out", 0 0, L_0x561b2840dca0;  alias, 1 drivers
v0x561b27be0d80_0 .net "q", 0 0, L_0x561b282fa7b0;  1 drivers
v0x561b27bdf280_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27bfed20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c00590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282fa5a0 .functor NOT 1, L_0x561b282fb130, C4<0>, C4<0>, C4<0>;
L_0x561b282faee0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27be97c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27be9860_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27be7cc0_0 .net "d", 0 0, L_0x561b282fb130;  1 drivers
v0x561b27be7d60_0 .net "master_q", 0 0, L_0x561b282f9ea0;  1 drivers
v0x561b27be7620_0 .net "master_q_bar", 0 0, L_0x561b282fa100;  1 drivers
L_0x7fcde0580f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27be7710_0 .net "preset", 0 0, L_0x7fcde0580f98;  1 drivers
v0x561b27be61b0_0 .net "q", 0 0, L_0x561b282fa7b0;  alias, 1 drivers
v0x561b27be6d30_0 .net "q_bar", 0 0, L_0x561b282faa50;  1 drivers
S_0x561b27bfd820 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27bfed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282fa200 .functor AND 1, L_0x561b282fb130, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282fa2c0 .functor NOT 1, L_0x561b282fa200, C4<0>, C4<0>, C4<0>;
L_0x561b282fa3d0 .functor AND 1, L_0x561b282fa5a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282fa460 .functor NOT 1, L_0x561b282fa3d0, C4<0>, C4<0>, C4<0>;
v0x561b27bf6950_0 .net *"_ivl_0", 0 0, L_0x561b282fa200;  1 drivers
v0x561b27bf6a30_0 .net *"_ivl_4", 0 0, L_0x561b282fa3d0;  1 drivers
v0x561b27bf7560_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bf7600_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27bf5a60_0 .net "preset", 0 0, L_0x7fcde0580f98;  alias, 1 drivers
v0x561b27bf5b00_0 .net "q", 0 0, L_0x561b282f9ea0;  alias, 1 drivers
v0x561b27bf53c0_0 .net "q_bar", 0 0, L_0x561b282fa100;  alias, 1 drivers
v0x561b27bf5460_0 .net "reset", 0 0, L_0x561b282fa5a0;  1 drivers
v0x561b27bf3ec0_0 .net "set", 0 0, L_0x561b282fb130;  alias, 1 drivers
S_0x561b27bfc930 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27bfd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282f9ce0 .functor AND 1, L_0x561b282fa2c0, L_0x7fcde0580f98, C4<1>, C4<1>;
L_0x561b282f9d50 .functor AND 1, L_0x561b282f9ce0, L_0x561b282fa100, C4<1>, C4<1>;
L_0x561b282f9ea0 .functor NOT 1, L_0x561b282f9d50, C4<0>, C4<0>, C4<0>;
L_0x561b282f9fa0 .functor AND 1, L_0x561b282fa460, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282fa040 .functor AND 1, L_0x561b282f9fa0, L_0x561b282f9ea0, C4<1>, C4<1>;
L_0x561b282fa100 .functor NOT 1, L_0x561b282fa040, C4<0>, C4<0>, C4<0>;
v0x561b27bfc290_0 .net *"_ivl_0", 0 0, L_0x561b282f9ce0;  1 drivers
v0x561b27bfc370_0 .net *"_ivl_2", 0 0, L_0x561b282f9d50;  1 drivers
v0x561b27bfad90_0 .net *"_ivl_6", 0 0, L_0x561b282f9fa0;  1 drivers
v0x561b27bfae30_0 .net *"_ivl_8", 0 0, L_0x561b282fa040;  1 drivers
v0x561b27bfb9a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bfba40_0 .net "preset", 0 0, L_0x7fcde0580f98;  alias, 1 drivers
v0x561b27bf96c0_0 .net "q", 0 0, L_0x561b282f9ea0;  alias, 1 drivers
v0x561b27bf9780_0 .net "q_bar", 0 0, L_0x561b282fa100;  alias, 1 drivers
v0x561b27bf84f0_0 .net "reset", 0 0, L_0x561b282fa460;  1 drivers
v0x561b27bf7e50_0 .net "set", 0 0, L_0x561b282fa2c0;  1 drivers
S_0x561b27bf4ad0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27bfed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282fab90 .functor AND 1, L_0x561b282f9ea0, L_0x561b282faee0, C4<1>, C4<1>;
L_0x561b282fac00 .functor NOT 1, L_0x561b282fab90, C4<0>, C4<0>, C4<0>;
L_0x561b282fad10 .functor AND 1, L_0x561b282fa100, L_0x561b282faee0, C4<1>, C4<1>;
L_0x561b282fadd0 .functor NOT 1, L_0x561b282fad10, C4<0>, C4<0>, C4<0>;
v0x561b27bedc00_0 .net *"_ivl_0", 0 0, L_0x561b282fab90;  1 drivers
v0x561b27bedce0_0 .net *"_ivl_4", 0 0, L_0x561b282fad10;  1 drivers
v0x561b27beb920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27beb9c0_0 .net "enable", 0 0, L_0x561b282faee0;  1 drivers
v0x561b27bea750_0 .net "preset", 0 0, L_0x7fcde0580f98;  alias, 1 drivers
v0x561b27bea7f0_0 .net "q", 0 0, L_0x561b282fa7b0;  alias, 1 drivers
v0x561b27bea0b0_0 .net "q_bar", 0 0, L_0x561b282faa50;  alias, 1 drivers
v0x561b27bea150_0 .net "reset", 0 0, L_0x561b282fa100;  alias, 1 drivers
v0x561b27be8bb0_0 .net "set", 0 0, L_0x561b282f9ea0;  alias, 1 drivers
S_0x561b27bf1620 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27bf4ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282fa660 .functor AND 1, L_0x561b282fac00, L_0x7fcde0580f98, C4<1>, C4<1>;
L_0x561b282fa6f0 .functor AND 1, L_0x561b282fa660, L_0x561b282faa50, C4<1>, C4<1>;
L_0x561b282fa7b0 .functor NOT 1, L_0x561b282fa6f0, C4<0>, C4<0>, C4<0>;
L_0x561b282fa900 .functor AND 1, L_0x561b282fadd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282fa990 .functor AND 1, L_0x561b282fa900, L_0x561b282fa7b0, C4<1>, C4<1>;
L_0x561b282faa50 .functor NOT 1, L_0x561b282fa990, C4<0>, C4<0>, C4<0>;
v0x561b27bf0f80_0 .net *"_ivl_0", 0 0, L_0x561b282fa660;  1 drivers
v0x561b27bf1080_0 .net *"_ivl_2", 0 0, L_0x561b282fa6f0;  1 drivers
v0x561b27befa80_0 .net *"_ivl_6", 0 0, L_0x561b282fa900;  1 drivers
v0x561b27befb70_0 .net *"_ivl_8", 0 0, L_0x561b282fa990;  1 drivers
v0x561b27bf0690_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27bf0730_0 .net "preset", 0 0, L_0x7fcde0580f98;  alias, 1 drivers
v0x561b27beeb90_0 .net "q", 0 0, L_0x561b282fa7b0;  alias, 1 drivers
v0x561b27beec50_0 .net "q_bar", 0 0, L_0x561b282faa50;  alias, 1 drivers
v0x561b27bee4f0_0 .net "reset", 0 0, L_0x561b282fadd0;  1 drivers
v0x561b27becff0_0 .net "set", 0 0, L_0x561b282fac00;  1 drivers
S_0x561b27bdebe0 .scope module, "sub" "subtract" 7 72, 8 75 0, S_0x561b27a45fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "sign";
L_0x561b28303b20 .functor NOT 8, L_0x561b282f7280, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561b27b8b440_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27b8b500_0 .net "b", 7 0, L_0x561b282f7280;  alias, 1 drivers
v0x561b27b8c050_0 .net "b_p", 7 0, L_0x561b28303780;  1 drivers
v0x561b27b8c140_0 .net "c", 7 0, L_0x561b28307980;  alias, 1 drivers
v0x561b27b8a550_0 .net "carry", 0 0, L_0x561b283033a0;  1 drivers
v0x561b27b89eb0_0 .net "sign", 0 0, L_0x561b28307510;  1 drivers
S_0x561b27bdd6e0 .scope module, "a0" "add" 8 79, 8 1 0, S_0x561b27bdebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06a7588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27bb7d90_0 name=_ivl_81
v0x561b27bb7e70_0 .net "a", 7 0, L_0x561b28303b20;  1 drivers
L_0x7fcde05810b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b27bb6890_0 .net "b", 7 0, L_0x7fcde05810b8;  1 drivers
v0x561b27bb6930_0 .net "c", 7 0, L_0x561b28303780;  alias, 1 drivers
v0x561b27bb74a0_0 .net "carry", 0 0, L_0x561b283033a0;  alias, 1 drivers
v0x561b27bb7540_0 .net "cout", 7 0, L_0x561b2840e050;  1 drivers
L_0x561b282ffd90 .part L_0x561b28303b20, 0, 1;
L_0x561b282ffec0 .part L_0x7fcde05810b8, 0, 1;
L_0x561b28300460 .part L_0x561b28303b20, 1, 1;
L_0x561b28300590 .part L_0x7fcde05810b8, 1, 1;
L_0x561b283006c0 .part L_0x561b2840e050, 0, 1;
L_0x561b28300c70 .part L_0x561b28303b20, 2, 1;
L_0x561b28300de0 .part L_0x7fcde05810b8, 2, 1;
L_0x561b28300f10 .part L_0x561b2840e050, 1, 1;
L_0x561b28301480 .part L_0x561b28303b20, 3, 1;
L_0x561b28301640 .part L_0x7fcde05810b8, 3, 1;
L_0x561b28301800 .part L_0x561b2840e050, 2, 1;
L_0x561b28301c50 .part L_0x561b28303b20, 4, 1;
L_0x561b28301df0 .part L_0x7fcde05810b8, 4, 1;
L_0x561b28301f20 .part L_0x561b2840e050, 3, 1;
L_0x561b28302430 .part L_0x561b28303b20, 5, 1;
L_0x561b28302560 .part L_0x7fcde05810b8, 5, 1;
L_0x561b28302720 .part L_0x561b2840e050, 4, 1;
L_0x561b28302c60 .part L_0x561b28303b20, 6, 1;
L_0x561b28302e30 .part L_0x7fcde05810b8, 6, 1;
L_0x561b28302ed0 .part L_0x561b2840e050, 5, 1;
L_0x561b28302d90 .part L_0x561b28303b20, 7, 1;
L_0x561b28303580 .part L_0x7fcde05810b8, 7, 1;
L_0x561b283036e0 .part L_0x561b2840e050, 6, 1;
LS_0x561b28303780_0_0 .concat8 [ 1 1 1 1], L_0x561b282ff8f0, L_0x561b28300060, L_0x561b283007d0, L_0x561b28301070;
LS_0x561b28303780_0_4 .concat8 [ 1 1 1 1], L_0x561b28301910, L_0x561b28302050, L_0x561b28302830, L_0x561b28303090;
L_0x561b28303780 .concat8 [ 4 4 0 0], LS_0x561b28303780_0_0, LS_0x561b28303780_0_4;
LS_0x561b2840e050_0_0 .concat [ 1 1 1 1], L_0x561b282ffc40, L_0x561b28300310, L_0x561b28300b20, L_0x561b28301370;
LS_0x561b2840e050_0_4 .concat [ 1 1 1 1], L_0x561b28301b00, L_0x561b283022e0, L_0x561b28302b10, o0x7fcde06a7588;
L_0x561b2840e050 .concat [ 4 4 0 0], LS_0x561b2840e050_0_0, LS_0x561b2840e050_0_4;
S_0x561b27bde2f0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282ff880 .functor XOR 1, L_0x561b282ffd90, L_0x561b282ffec0, C4<0>, C4<0>;
L_0x7fcde0581070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b282ff8f0 .functor XOR 1, L_0x7fcde0581070, L_0x561b282ff880, C4<0>, C4<0>;
L_0x561b282ff9b0 .functor XOR 1, L_0x561b282ffd90, L_0x561b282ffec0, C4<0>, C4<0>;
L_0x561b282ffac0 .functor AND 1, L_0x7fcde0581070, L_0x561b282ff9b0, C4<1>, C4<1>;
L_0x561b282ffbd0 .functor AND 1, L_0x561b282ffd90, L_0x561b282ffec0, C4<1>, C4<1>;
L_0x561b282ffc40 .functor OR 1, L_0x561b282ffac0, L_0x561b282ffbd0, C4<0>, C4<0>;
v0x561b27bdc010_0 .net *"_ivl_0", 0 0, L_0x561b282ff880;  1 drivers
v0x561b27bdc110_0 .net *"_ivl_4", 0 0, L_0x561b282ff9b0;  1 drivers
v0x561b27bdae40_0 .net *"_ivl_6", 0 0, L_0x561b282ffac0;  1 drivers
v0x561b27bdaf30_0 .net *"_ivl_8", 0 0, L_0x561b282ffbd0;  1 drivers
v0x561b27bda7a0_0 .net "a", 0 0, L_0x561b282ffd90;  1 drivers
v0x561b27bd92a0_0 .net "b", 0 0, L_0x561b282ffec0;  1 drivers
v0x561b27bd9360_0 .net "c", 0 0, L_0x561b282ff8f0;  1 drivers
v0x561b27bd9eb0_0 .net "cin", 0 0, L_0x7fcde0581070;  1 drivers
v0x561b27bd9f50_0 .net "cout", 0 0, L_0x561b282ffc40;  1 drivers
S_0x561b27bd83b0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282ffff0 .functor XOR 1, L_0x561b28300460, L_0x561b28300590, C4<0>, C4<0>;
L_0x561b28300060 .functor XOR 1, L_0x561b283006c0, L_0x561b282ffff0, C4<0>, C4<0>;
L_0x561b283000d0 .functor XOR 1, L_0x561b28300460, L_0x561b28300590, C4<0>, C4<0>;
L_0x561b28300190 .functor AND 1, L_0x561b283006c0, L_0x561b283000d0, C4<1>, C4<1>;
L_0x561b283002a0 .functor AND 1, L_0x561b28300460, L_0x561b28300590, C4<1>, C4<1>;
L_0x561b28300310 .functor OR 1, L_0x561b28300190, L_0x561b283002a0, C4<0>, C4<0>;
v0x561b27bd7d10_0 .net *"_ivl_0", 0 0, L_0x561b282ffff0;  1 drivers
v0x561b27bd7df0_0 .net *"_ivl_4", 0 0, L_0x561b283000d0;  1 drivers
v0x561b27bd6810_0 .net *"_ivl_6", 0 0, L_0x561b28300190;  1 drivers
v0x561b27bd68e0_0 .net *"_ivl_8", 0 0, L_0x561b283002a0;  1 drivers
v0x561b27bd7420_0 .net "a", 0 0, L_0x561b28300460;  1 drivers
v0x561b27bd7510_0 .net "b", 0 0, L_0x561b28300590;  1 drivers
v0x561b27bd5140_0 .net "c", 0 0, L_0x561b28300060;  1 drivers
v0x561b27bd51e0_0 .net "cin", 0 0, L_0x561b283006c0;  1 drivers
v0x561b27bd3f70_0 .net "cout", 0 0, L_0x561b28300310;  1 drivers
S_0x561b27bd38d0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28300760 .functor XOR 1, L_0x561b28300c70, L_0x561b28300de0, C4<0>, C4<0>;
L_0x561b283007d0 .functor XOR 1, L_0x561b28300f10, L_0x561b28300760, C4<0>, C4<0>;
L_0x561b28300890 .functor XOR 1, L_0x561b28300c70, L_0x561b28300de0, C4<0>, C4<0>;
L_0x561b283009a0 .functor AND 1, L_0x561b28300f10, L_0x561b28300890, C4<1>, C4<1>;
L_0x561b28300ab0 .functor AND 1, L_0x561b28300c70, L_0x561b28300de0, C4<1>, C4<1>;
L_0x561b28300b20 .functor OR 1, L_0x561b283009a0, L_0x561b28300ab0, C4<0>, C4<0>;
v0x561b27bd23d0_0 .net *"_ivl_0", 0 0, L_0x561b28300760;  1 drivers
v0x561b27bd2490_0 .net *"_ivl_4", 0 0, L_0x561b28300890;  1 drivers
v0x561b27bd2fe0_0 .net *"_ivl_6", 0 0, L_0x561b283009a0;  1 drivers
v0x561b27bd30d0_0 .net *"_ivl_8", 0 0, L_0x561b28300ab0;  1 drivers
v0x561b27bd14e0_0 .net "a", 0 0, L_0x561b28300c70;  1 drivers
v0x561b27bd0e40_0 .net "b", 0 0, L_0x561b28300de0;  1 drivers
v0x561b27bd0f00_0 .net "c", 0 0, L_0x561b283007d0;  1 drivers
v0x561b27bcf940_0 .net "cin", 0 0, L_0x561b28300f10;  1 drivers
v0x561b27bcf9e0_0 .net "cout", 0 0, L_0x561b28300b20;  1 drivers
S_0x561b27bd0550 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28301000 .functor XOR 1, L_0x561b28301480, L_0x561b28301640, C4<0>, C4<0>;
L_0x561b28301070 .functor XOR 1, L_0x561b28301800, L_0x561b28301000, C4<0>, C4<0>;
L_0x561b283010e0 .functor XOR 1, L_0x561b28301480, L_0x561b28301640, C4<0>, C4<0>;
L_0x561b283011f0 .functor AND 1, L_0x561b28301800, L_0x561b283010e0, C4<1>, C4<1>;
L_0x561b28301300 .functor AND 1, L_0x561b28301480, L_0x561b28301640, C4<1>, C4<1>;
L_0x561b28301370 .functor OR 1, L_0x561b283011f0, L_0x561b28301300, C4<0>, C4<0>;
v0x561b27bce270_0 .net *"_ivl_0", 0 0, L_0x561b28301000;  1 drivers
v0x561b27bce350_0 .net *"_ivl_4", 0 0, L_0x561b283010e0;  1 drivers
v0x561b27bcd0a0_0 .net *"_ivl_6", 0 0, L_0x561b283011f0;  1 drivers
v0x561b27bcd170_0 .net *"_ivl_8", 0 0, L_0x561b28301300;  1 drivers
v0x561b27bcca00_0 .net "a", 0 0, L_0x561b28301480;  1 drivers
v0x561b27bccaf0_0 .net "b", 0 0, L_0x561b28301640;  1 drivers
v0x561b27bcb500_0 .net "c", 0 0, L_0x561b28301070;  1 drivers
v0x561b27bcb5a0_0 .net "cin", 0 0, L_0x561b28301800;  1 drivers
v0x561b27bcc110_0 .net "cout", 0 0, L_0x561b28301370;  1 drivers
S_0x561b27bca610 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b283018a0 .functor XOR 1, L_0x561b28301c50, L_0x561b28301df0, C4<0>, C4<0>;
L_0x561b28301910 .functor XOR 1, L_0x561b28301f20, L_0x561b283018a0, C4<0>, C4<0>;
L_0x561b28301980 .functor XOR 1, L_0x561b28301c50, L_0x561b28301df0, C4<0>, C4<0>;
L_0x561b283019f0 .functor AND 1, L_0x561b28301f20, L_0x561b28301980, C4<1>, C4<1>;
L_0x561b28301a90 .functor AND 1, L_0x561b28301c50, L_0x561b28301df0, C4<1>, C4<1>;
L_0x561b28301b00 .functor OR 1, L_0x561b283019f0, L_0x561b28301a90, C4<0>, C4<0>;
v0x561b27bc9f70_0 .net *"_ivl_0", 0 0, L_0x561b283018a0;  1 drivers
v0x561b27bca050_0 .net *"_ivl_4", 0 0, L_0x561b28301980;  1 drivers
v0x561b27bc8a70_0 .net *"_ivl_6", 0 0, L_0x561b283019f0;  1 drivers
v0x561b27bc8b40_0 .net *"_ivl_8", 0 0, L_0x561b28301a90;  1 drivers
v0x561b27bc9680_0 .net "a", 0 0, L_0x561b28301c50;  1 drivers
v0x561b27bc9770_0 .net "b", 0 0, L_0x561b28301df0;  1 drivers
v0x561b27bc73a0_0 .net "c", 0 0, L_0x561b28301910;  1 drivers
v0x561b27bc7440_0 .net "cin", 0 0, L_0x561b28301f20;  1 drivers
v0x561b27bc61d0_0 .net "cout", 0 0, L_0x561b28301b00;  1 drivers
S_0x561b27bc5b30 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28301d80 .functor XOR 1, L_0x561b28302430, L_0x561b28302560, C4<0>, C4<0>;
L_0x561b28302050 .functor XOR 1, L_0x561b28302720, L_0x561b28301d80, C4<0>, C4<0>;
L_0x561b283020c0 .functor XOR 1, L_0x561b28302430, L_0x561b28302560, C4<0>, C4<0>;
L_0x561b28302130 .functor AND 1, L_0x561b28302720, L_0x561b283020c0, C4<1>, C4<1>;
L_0x561b28302270 .functor AND 1, L_0x561b28302430, L_0x561b28302560, C4<1>, C4<1>;
L_0x561b283022e0 .functor OR 1, L_0x561b28302130, L_0x561b28302270, C4<0>, C4<0>;
v0x561b27bc4630_0 .net *"_ivl_0", 0 0, L_0x561b28301d80;  1 drivers
v0x561b27bc4710_0 .net *"_ivl_4", 0 0, L_0x561b283020c0;  1 drivers
v0x561b27bc5240_0 .net *"_ivl_6", 0 0, L_0x561b28302130;  1 drivers
v0x561b27bc5310_0 .net *"_ivl_8", 0 0, L_0x561b28302270;  1 drivers
v0x561b27bc3740_0 .net "a", 0 0, L_0x561b28302430;  1 drivers
v0x561b27bc3830_0 .net "b", 0 0, L_0x561b28302560;  1 drivers
v0x561b27bc30a0_0 .net "c", 0 0, L_0x561b28302050;  1 drivers
v0x561b27bc3140_0 .net "cin", 0 0, L_0x561b28302720;  1 drivers
v0x561b27bc1ba0_0 .net "cout", 0 0, L_0x561b283022e0;  1 drivers
S_0x561b27bc27b0 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b283027c0 .functor XOR 1, L_0x561b28302c60, L_0x561b28302e30, C4<0>, C4<0>;
L_0x561b28302830 .functor XOR 1, L_0x561b28302ed0, L_0x561b283027c0, C4<0>, C4<0>;
L_0x561b283028a0 .functor XOR 1, L_0x561b28302c60, L_0x561b28302e30, C4<0>, C4<0>;
L_0x561b28302960 .functor AND 1, L_0x561b28302ed0, L_0x561b283028a0, C4<1>, C4<1>;
L_0x561b28302aa0 .functor AND 1, L_0x561b28302c60, L_0x561b28302e30, C4<1>, C4<1>;
L_0x561b28302b10 .functor OR 1, L_0x561b28302960, L_0x561b28302aa0, C4<0>, C4<0>;
v0x561b27bc04d0_0 .net *"_ivl_0", 0 0, L_0x561b283027c0;  1 drivers
v0x561b27bc05b0_0 .net *"_ivl_4", 0 0, L_0x561b283028a0;  1 drivers
v0x561b27bbf300_0 .net *"_ivl_6", 0 0, L_0x561b28302960;  1 drivers
v0x561b27bbf3d0_0 .net *"_ivl_8", 0 0, L_0x561b28302aa0;  1 drivers
v0x561b27bbec60_0 .net "a", 0 0, L_0x561b28302c60;  1 drivers
v0x561b27bbed50_0 .net "b", 0 0, L_0x561b28302e30;  1 drivers
v0x561b27bbd760_0 .net "c", 0 0, L_0x561b28302830;  1 drivers
v0x561b27bbd800_0 .net "cin", 0 0, L_0x561b28302ed0;  1 drivers
v0x561b27bbe370_0 .net "cout", 0 0, L_0x561b28302b10;  1 drivers
S_0x561b27bbc870 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27bdd6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28303020 .functor XOR 1, L_0x561b28302d90, L_0x561b28303580, C4<0>, C4<0>;
L_0x561b28303090 .functor XOR 1, L_0x561b283036e0, L_0x561b28303020, C4<0>, C4<0>;
L_0x561b28303130 .functor XOR 1, L_0x561b28302d90, L_0x561b28303580, C4<0>, C4<0>;
L_0x561b283031f0 .functor AND 1, L_0x561b283036e0, L_0x561b28303130, C4<1>, C4<1>;
L_0x561b28303330 .functor AND 1, L_0x561b28302d90, L_0x561b28303580, C4<1>, C4<1>;
L_0x561b283033a0 .functor OR 1, L_0x561b283031f0, L_0x561b28303330, C4<0>, C4<0>;
v0x561b27bbc1d0_0 .net *"_ivl_0", 0 0, L_0x561b28303020;  1 drivers
v0x561b27bbc2b0_0 .net *"_ivl_4", 0 0, L_0x561b28303130;  1 drivers
v0x561b27bbacd0_0 .net *"_ivl_6", 0 0, L_0x561b283031f0;  1 drivers
v0x561b27bbada0_0 .net *"_ivl_8", 0 0, L_0x561b28303330;  1 drivers
v0x561b27bbb8e0_0 .net "a", 0 0, L_0x561b28302d90;  1 drivers
v0x561b27bbb9d0_0 .net "b", 0 0, L_0x561b28303580;  1 drivers
v0x561b27bb9600_0 .net "c", 0 0, L_0x561b28303090;  1 drivers
v0x561b27bb96a0_0 .net "cin", 0 0, L_0x561b283036e0;  1 drivers
v0x561b27bb8430_0 .net "cout", 0 0, L_0x561b283033a0;  alias, 1 drivers
S_0x561b27bb59a0 .scope module, "a1" "add" 8 86, 8 1 0, S_0x561b27bdebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06a8c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27b8e1b0_0 name=_ivl_81
v0x561b27b8e290_0 .net "a", 7 0, L_0x561b282ec030;  alias, 1 drivers
v0x561b27b8cfe0_0 .net "b", 7 0, L_0x561b28303780;  alias, 1 drivers
v0x561b27b8d0e0_0 .net "c", 7 0, L_0x561b28307980;  alias, 1 drivers
v0x561b27b8c940_0 .net "carry", 0 0, L_0x561b28307510;  alias, 1 drivers
v0x561b27b8c9e0_0 .net "cout", 7 0, L_0x561b2840e370;  1 drivers
L_0x561b283040a0 .part L_0x561b282ec030, 0, 1;
L_0x561b28304140 .part L_0x561b28303780, 0, 1;
L_0x561b28304720 .part L_0x561b282ec030, 1, 1;
L_0x561b28304850 .part L_0x561b28303780, 1, 1;
L_0x561b28304980 .part L_0x561b2840e370, 0, 1;
L_0x561b28304e90 .part L_0x561b282ec030, 2, 1;
L_0x561b28305000 .part L_0x561b28303780, 2, 1;
L_0x561b28305130 .part L_0x561b2840e370, 1, 1;
L_0x561b283056d0 .part L_0x561b282ec030, 3, 1;
L_0x561b28305800 .part L_0x561b28303780, 3, 1;
L_0x561b28305930 .part L_0x561b2840e370, 2, 1;
L_0x561b28305e20 .part L_0x561b282ec030, 4, 1;
L_0x561b28305fc0 .part L_0x561b28303780, 4, 1;
L_0x561b283060f0 .part L_0x561b2840e370, 3, 1;
L_0x561b28306570 .part L_0x561b282ec030, 5, 1;
L_0x561b283066a0 .part L_0x561b28303780, 5, 1;
L_0x561b28306860 .part L_0x561b2840e370, 4, 1;
L_0x561b28306dd0 .part L_0x561b282ec030, 6, 1;
L_0x561b28306fa0 .part L_0x561b28303780, 6, 1;
L_0x561b28307040 .part L_0x561b2840e370, 5, 1;
L_0x561b28306f00 .part L_0x561b282ec030, 7, 1;
L_0x561b283076f0 .part L_0x561b28303780, 7, 1;
L_0x561b283078e0 .part L_0x561b2840e370, 6, 1;
LS_0x561b28307980_0_0 .concat8 [ 1 1 1 1], L_0x561b28303c00, L_0x561b28304370, L_0x561b28304a90, L_0x561b28305290;
LS_0x561b28307980_0_4 .concat8 [ 1 1 1 1], L_0x561b28305a40, L_0x561b28306190, L_0x561b28306970, L_0x561b28307200;
L_0x561b28307980 .concat8 [ 4 4 0 0], LS_0x561b28307980_0_0, LS_0x561b28307980_0_4;
LS_0x561b2840e370_0_0 .concat [ 1 1 1 1], L_0x561b28303f50, L_0x561b283045d0, L_0x561b28304d40, L_0x561b283055c0;
LS_0x561b2840e370_0_4 .concat [ 1 1 1 1], L_0x561b28305cd0, L_0x561b28306420, L_0x561b28306c80, o0x7fcde06a8c38;
L_0x561b2840e370 .concat [ 4 4 0 0], LS_0x561b2840e370_0_0, LS_0x561b2840e370_0_4;
S_0x561b27bb5300 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28303b90 .functor XOR 1, L_0x561b283040a0, L_0x561b28304140, C4<0>, C4<0>;
L_0x7fcde0581100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b28303c00 .functor XOR 1, L_0x7fcde0581100, L_0x561b28303b90, C4<0>, C4<0>;
L_0x561b28303cc0 .functor XOR 1, L_0x561b283040a0, L_0x561b28304140, C4<0>, C4<0>;
L_0x561b28303dd0 .functor AND 1, L_0x7fcde0581100, L_0x561b28303cc0, C4<1>, C4<1>;
L_0x561b28303ee0 .functor AND 1, L_0x561b283040a0, L_0x561b28304140, C4<1>, C4<1>;
L_0x561b28303f50 .functor OR 1, L_0x561b28303dd0, L_0x561b28303ee0, C4<0>, C4<0>;
v0x561b27bb3e00_0 .net *"_ivl_0", 0 0, L_0x561b28303b90;  1 drivers
v0x561b27bb3f00_0 .net *"_ivl_4", 0 0, L_0x561b28303cc0;  1 drivers
v0x561b27bb4a10_0 .net *"_ivl_6", 0 0, L_0x561b28303dd0;  1 drivers
v0x561b27bb4b00_0 .net *"_ivl_8", 0 0, L_0x561b28303ee0;  1 drivers
v0x561b27bb2730_0 .net "a", 0 0, L_0x561b283040a0;  1 drivers
v0x561b27bb1560_0 .net "b", 0 0, L_0x561b28304140;  1 drivers
v0x561b27bb1620_0 .net "c", 0 0, L_0x561b28303c00;  1 drivers
v0x561b27bb0ec0_0 .net "cin", 0 0, L_0x7fcde0581100;  1 drivers
v0x561b27bb0f60_0 .net "cout", 0 0, L_0x561b28303f50;  1 drivers
S_0x561b27baf9c0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28304300 .functor XOR 1, L_0x561b28304720, L_0x561b28304850, C4<0>, C4<0>;
L_0x561b28304370 .functor XOR 1, L_0x561b28304980, L_0x561b28304300, C4<0>, C4<0>;
L_0x561b283043e0 .functor XOR 1, L_0x561b28304720, L_0x561b28304850, C4<0>, C4<0>;
L_0x561b28304450 .functor AND 1, L_0x561b28304980, L_0x561b283043e0, C4<1>, C4<1>;
L_0x561b28304560 .functor AND 1, L_0x561b28304720, L_0x561b28304850, C4<1>, C4<1>;
L_0x561b283045d0 .functor OR 1, L_0x561b28304450, L_0x561b28304560, C4<0>, C4<0>;
v0x561b27bb05d0_0 .net *"_ivl_0", 0 0, L_0x561b28304300;  1 drivers
v0x561b27bb06b0_0 .net *"_ivl_4", 0 0, L_0x561b283043e0;  1 drivers
v0x561b27baead0_0 .net *"_ivl_6", 0 0, L_0x561b28304450;  1 drivers
v0x561b27baeba0_0 .net *"_ivl_8", 0 0, L_0x561b28304560;  1 drivers
v0x561b27bae430_0 .net "a", 0 0, L_0x561b28304720;  1 drivers
v0x561b27bae520_0 .net "b", 0 0, L_0x561b28304850;  1 drivers
v0x561b27bacf30_0 .net "c", 0 0, L_0x561b28304370;  1 drivers
v0x561b27bacfd0_0 .net "cin", 0 0, L_0x561b28304980;  1 drivers
v0x561b27badb40_0 .net "cout", 0 0, L_0x561b283045d0;  1 drivers
S_0x561b27ba9cf0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28304a20 .functor XOR 1, L_0x561b28304e90, L_0x561b28305000, C4<0>, C4<0>;
L_0x561b28304a90 .functor XOR 1, L_0x561b28305130, L_0x561b28304a20, C4<0>, C4<0>;
L_0x561b28304b00 .functor XOR 1, L_0x561b28304e90, L_0x561b28305000, C4<0>, C4<0>;
L_0x561b28304bc0 .functor AND 1, L_0x561b28305130, L_0x561b28304b00, C4<1>, C4<1>;
L_0x561b28304cd0 .functor AND 1, L_0x561b28304e90, L_0x561b28305000, C4<1>, C4<1>;
L_0x561b28304d40 .functor OR 1, L_0x561b28304bc0, L_0x561b28304cd0, C4<0>, C4<0>;
v0x561b27ba8b20_0 .net *"_ivl_0", 0 0, L_0x561b28304a20;  1 drivers
v0x561b27ba8be0_0 .net *"_ivl_4", 0 0, L_0x561b28304b00;  1 drivers
v0x561b27ba8480_0 .net *"_ivl_6", 0 0, L_0x561b28304bc0;  1 drivers
v0x561b27ba8570_0 .net *"_ivl_8", 0 0, L_0x561b28304cd0;  1 drivers
v0x561b27ba6f80_0 .net "a", 0 0, L_0x561b28304e90;  1 drivers
v0x561b27ba7b90_0 .net "b", 0 0, L_0x561b28305000;  1 drivers
v0x561b27ba7c50_0 .net "c", 0 0, L_0x561b28304a90;  1 drivers
v0x561b27ba6090_0 .net "cin", 0 0, L_0x561b28305130;  1 drivers
v0x561b27ba6130_0 .net "cout", 0 0, L_0x561b28304d40;  1 drivers
S_0x561b27ba59f0 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28305220 .functor XOR 1, L_0x561b283056d0, L_0x561b28305800, C4<0>, C4<0>;
L_0x561b28305290 .functor XOR 1, L_0x561b28305930, L_0x561b28305220, C4<0>, C4<0>;
L_0x561b28305300 .functor XOR 1, L_0x561b283056d0, L_0x561b28305800, C4<0>, C4<0>;
L_0x561b28305410 .functor AND 1, L_0x561b28305930, L_0x561b28305300, C4<1>, C4<1>;
L_0x561b28305550 .functor AND 1, L_0x561b283056d0, L_0x561b28305800, C4<1>, C4<1>;
L_0x561b283055c0 .functor OR 1, L_0x561b28305410, L_0x561b28305550, C4<0>, C4<0>;
v0x561b27ba44f0_0 .net *"_ivl_0", 0 0, L_0x561b28305220;  1 drivers
v0x561b27ba45d0_0 .net *"_ivl_4", 0 0, L_0x561b28305300;  1 drivers
v0x561b27ba5100_0 .net *"_ivl_6", 0 0, L_0x561b28305410;  1 drivers
v0x561b27ba51d0_0 .net *"_ivl_8", 0 0, L_0x561b28305550;  1 drivers
v0x561b27ba2e20_0 .net "a", 0 0, L_0x561b283056d0;  1 drivers
v0x561b27ba2f10_0 .net "b", 0 0, L_0x561b28305800;  1 drivers
v0x561b27ba1c50_0 .net "c", 0 0, L_0x561b28305290;  1 drivers
v0x561b27ba1cf0_0 .net "cin", 0 0, L_0x561b28305930;  1 drivers
v0x561b27ba15b0_0 .net "cout", 0 0, L_0x561b283055c0;  1 drivers
S_0x561b27ba00b0 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b283059d0 .functor XOR 1, L_0x561b28305e20, L_0x561b28305fc0, C4<0>, C4<0>;
L_0x561b28305a40 .functor XOR 1, L_0x561b283060f0, L_0x561b283059d0, C4<0>, C4<0>;
L_0x561b28305ab0 .functor XOR 1, L_0x561b28305e20, L_0x561b28305fc0, C4<0>, C4<0>;
L_0x561b28305b20 .functor AND 1, L_0x561b283060f0, L_0x561b28305ab0, C4<1>, C4<1>;
L_0x561b28305c60 .functor AND 1, L_0x561b28305e20, L_0x561b28305fc0, C4<1>, C4<1>;
L_0x561b28305cd0 .functor OR 1, L_0x561b28305b20, L_0x561b28305c60, C4<0>, C4<0>;
v0x561b27ba0cc0_0 .net *"_ivl_0", 0 0, L_0x561b283059d0;  1 drivers
v0x561b27ba0da0_0 .net *"_ivl_4", 0 0, L_0x561b28305ab0;  1 drivers
v0x561b27b9f1c0_0 .net *"_ivl_6", 0 0, L_0x561b28305b20;  1 drivers
v0x561b27b9f290_0 .net *"_ivl_8", 0 0, L_0x561b28305c60;  1 drivers
v0x561b27b9eb20_0 .net "a", 0 0, L_0x561b28305e20;  1 drivers
v0x561b27b9ec10_0 .net "b", 0 0, L_0x561b28305fc0;  1 drivers
v0x561b27b9d620_0 .net "c", 0 0, L_0x561b28305a40;  1 drivers
v0x561b27b9d6c0_0 .net "cin", 0 0, L_0x561b283060f0;  1 drivers
v0x561b27b9e230_0 .net "cout", 0 0, L_0x561b28305cd0;  1 drivers
S_0x561b27b9bf50 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28305f50 .functor XOR 1, L_0x561b28306570, L_0x561b283066a0, C4<0>, C4<0>;
L_0x561b28306190 .functor XOR 1, L_0x561b28306860, L_0x561b28305f50, C4<0>, C4<0>;
L_0x561b28306200 .functor XOR 1, L_0x561b28306570, L_0x561b283066a0, C4<0>, C4<0>;
L_0x561b28306270 .functor AND 1, L_0x561b28306860, L_0x561b28306200, C4<1>, C4<1>;
L_0x561b283063b0 .functor AND 1, L_0x561b28306570, L_0x561b283066a0, C4<1>, C4<1>;
L_0x561b28306420 .functor OR 1, L_0x561b28306270, L_0x561b283063b0, C4<0>, C4<0>;
v0x561b27b9ad80_0 .net *"_ivl_0", 0 0, L_0x561b28305f50;  1 drivers
v0x561b27b9ae60_0 .net *"_ivl_4", 0 0, L_0x561b28306200;  1 drivers
v0x561b27b9a6e0_0 .net *"_ivl_6", 0 0, L_0x561b28306270;  1 drivers
v0x561b27b9a7b0_0 .net *"_ivl_8", 0 0, L_0x561b283063b0;  1 drivers
v0x561b27b991e0_0 .net "a", 0 0, L_0x561b28306570;  1 drivers
v0x561b27b992d0_0 .net "b", 0 0, L_0x561b283066a0;  1 drivers
v0x561b27b99df0_0 .net "c", 0 0, L_0x561b28306190;  1 drivers
v0x561b27b99e90_0 .net "cin", 0 0, L_0x561b28306860;  1 drivers
v0x561b27b982f0_0 .net "cout", 0 0, L_0x561b28306420;  1 drivers
S_0x561b27b97c50 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28306900 .functor XOR 1, L_0x561b28306dd0, L_0x561b28306fa0, C4<0>, C4<0>;
L_0x561b28306970 .functor XOR 1, L_0x561b28307040, L_0x561b28306900, C4<0>, C4<0>;
L_0x561b28306a10 .functor XOR 1, L_0x561b28306dd0, L_0x561b28306fa0, C4<0>, C4<0>;
L_0x561b28306ad0 .functor AND 1, L_0x561b28307040, L_0x561b28306a10, C4<1>, C4<1>;
L_0x561b28306c10 .functor AND 1, L_0x561b28306dd0, L_0x561b28306fa0, C4<1>, C4<1>;
L_0x561b28306c80 .functor OR 1, L_0x561b28306ad0, L_0x561b28306c10, C4<0>, C4<0>;
v0x561b27b96750_0 .net *"_ivl_0", 0 0, L_0x561b28306900;  1 drivers
v0x561b27b96830_0 .net *"_ivl_4", 0 0, L_0x561b28306a10;  1 drivers
v0x561b27b97360_0 .net *"_ivl_6", 0 0, L_0x561b28306ad0;  1 drivers
v0x561b27b97430_0 .net *"_ivl_8", 0 0, L_0x561b28306c10;  1 drivers
v0x561b27b95080_0 .net "a", 0 0, L_0x561b28306dd0;  1 drivers
v0x561b27b95170_0 .net "b", 0 0, L_0x561b28306fa0;  1 drivers
v0x561b27b93eb0_0 .net "c", 0 0, L_0x561b28306970;  1 drivers
v0x561b27b93f50_0 .net "cin", 0 0, L_0x561b28307040;  1 drivers
v0x561b27b93810_0 .net "cout", 0 0, L_0x561b28306c80;  1 drivers
S_0x561b27b92310 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27bb59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28307190 .functor XOR 1, L_0x561b28306f00, L_0x561b283076f0, C4<0>, C4<0>;
L_0x561b28307200 .functor XOR 1, L_0x561b283078e0, L_0x561b28307190, C4<0>, C4<0>;
L_0x561b283072a0 .functor XOR 1, L_0x561b28306f00, L_0x561b283076f0, C4<0>, C4<0>;
L_0x561b28307360 .functor AND 1, L_0x561b283078e0, L_0x561b283072a0, C4<1>, C4<1>;
L_0x561b283074a0 .functor AND 1, L_0x561b28306f00, L_0x561b283076f0, C4<1>, C4<1>;
L_0x561b28307510 .functor OR 1, L_0x561b28307360, L_0x561b283074a0, C4<0>, C4<0>;
v0x561b27b92f20_0 .net *"_ivl_0", 0 0, L_0x561b28307190;  1 drivers
v0x561b27b93000_0 .net *"_ivl_4", 0 0, L_0x561b283072a0;  1 drivers
v0x561b27b91420_0 .net *"_ivl_6", 0 0, L_0x561b28307360;  1 drivers
v0x561b27b914f0_0 .net *"_ivl_8", 0 0, L_0x561b283074a0;  1 drivers
v0x561b27b90d80_0 .net "a", 0 0, L_0x561b28306f00;  1 drivers
v0x561b27b90e70_0 .net "b", 0 0, L_0x561b283076f0;  1 drivers
v0x561b27b8f880_0 .net "c", 0 0, L_0x561b28307200;  1 drivers
v0x561b27b8f920_0 .net "cin", 0 0, L_0x561b283078e0;  1 drivers
v0x561b27b90490_0 .net "cout", 0 0, L_0x561b28307510;  alias, 1 drivers
S_0x561b27b80410 .scope module, "b_reg" "byte_register" 3 391, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27a73920_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a739c0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27a73310_0 .net "enable_in", 0 0, v0x561b28256be0_0;  1 drivers
v0x561b27a72990_0 .net "enable_out", 0 0, v0x561b28256e90_0;  1 drivers
v0x561b27a72a30_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27a6f4e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c4940 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282c4a30 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282c4b20 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282c4c10 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282c4d00 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282c4df0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282c4f20 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282c5010 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282c5150_0_0 .concat [ 1 1 1 1], L_0x561b282b93f0, L_0x561b282ba990, L_0x561b282bbf70, L_0x561b282bd550;
LS_0x561b282c5150_0_4 .concat [ 1 1 1 1], L_0x561b282bebf0, L_0x561b282c02c0, L_0x561b282c1990, L_0x561b282c3270;
L_0x561b282c5150 .concat [ 4 4 0 0], LS_0x561b282c5150_0_0, LS_0x561b282c5150_0_4;
S_0x561b27b7eba0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ba680 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4940, C4<1>, C4<1>;
L_0x561b282ba710 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282ba780 .functor AND 1, L_0x561b282ba710, L_0x561b282b9f70, C4<1>, C4<1>;
L_0x561b282ba840 .functor OR 1, L_0x561b282ba680, L_0x561b282ba780, C4<0>, C4<0>;
o0x7fcde06a9b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27b61b90_0 name=_ivl_0
v0x561b27b61c90_0 .net *"_ivl_4", 0 0, L_0x561b282ba680;  1 drivers
v0x561b27b614f0_0 .net *"_ivl_6", 0 0, L_0x561b282ba710;  1 drivers
v0x561b27b615b0_0 .net *"_ivl_8", 0 0, L_0x561b282ba780;  1 drivers
v0x561b27b5fff0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b60090_0 .net "data", 0 0, L_0x561b282c4940;  1 drivers
v0x561b27b60c00_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27b60cc0_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27b5f100_0 .net "out", 0 0, L_0x561b282b93f0;  1 drivers
v0x561b27b5ea60_0 .net "q", 0 0, L_0x561b282b9f70;  1 drivers
v0x561b27b5eb00_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282b93f0 .functor MUXZ 1, o0x7fcde06a9b68, L_0x561b282b9f70, v0x561b28256e90_0, C4<>;
S_0x561b27b7d6a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27b7eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b9d60 .functor NOT 1, L_0x561b282ba840, C4<0>, C4<0>, C4<0>;
L_0x561b282ba610 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27b65fd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b66070_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b65930_0 .net "d", 0 0, L_0x561b282ba840;  1 drivers
v0x561b27b659d0_0 .net "master_q", 0 0, L_0x561b282b96e0;  1 drivers
v0x561b27b64430_0 .net "master_q_bar", 0 0, L_0x561b282b9930;  1 drivers
L_0x7fcde05802a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27b64520_0 .net "preset", 0 0, L_0x7fcde05802a8;  1 drivers
v0x561b27b650d0_0 .net "q", 0 0, L_0x561b282b9f70;  alias, 1 drivers
v0x561b27b62d60_0 .net "q_bar", 0 0, L_0x561b282ba180;  1 drivers
S_0x561b27b7c7b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27b7d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282b99f0 .functor AND 1, L_0x561b282ba840, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b9ab0 .functor NOT 1, L_0x561b282b99f0, C4<0>, C4<0>, C4<0>;
L_0x561b282b9bc0 .functor AND 1, L_0x561b282b9d60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282b9c50 .functor NOT 1, L_0x561b282b9bc0, C4<0>, C4<0>, C4<0>;
v0x561b27b773e0_0 .net *"_ivl_0", 0 0, L_0x561b282b99f0;  1 drivers
v0x561b27b774c0_0 .net *"_ivl_4", 0 0, L_0x561b282b9bc0;  1 drivers
v0x561b27b758e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b75980_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b75240_0 .net "preset", 0 0, L_0x7fcde05802a8;  alias, 1 drivers
v0x561b27b75330_0 .net "q", 0 0, L_0x561b282b96e0;  alias, 1 drivers
v0x561b27b73d40_0 .net "q_bar", 0 0, L_0x561b282b9930;  alias, 1 drivers
v0x561b27b73e10_0 .net "reset", 0 0, L_0x561b282b9d60;  1 drivers
v0x561b27b74950_0 .net "set", 0 0, L_0x561b282ba840;  alias, 1 drivers
S_0x561b27b7c110 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b7c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b9520 .functor AND 1, L_0x561b282b9ab0, L_0x7fcde05802a8, C4<1>, C4<1>;
L_0x561b282b9590 .functor AND 1, L_0x561b282b9520, L_0x561b282b9930, C4<1>, C4<1>;
L_0x561b282b96e0 .functor NOT 1, L_0x561b282b9590, C4<0>, C4<0>, C4<0>;
L_0x561b282b97e0 .functor AND 1, L_0x561b282b9c50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282b9870 .functor AND 1, L_0x561b282b97e0, L_0x561b282b96e0, C4<1>, C4<1>;
L_0x561b282b9930 .functor NOT 1, L_0x561b282b9870, C4<0>, C4<0>, C4<0>;
v0x561b27b7acb0_0 .net *"_ivl_0", 0 0, L_0x561b282b9520;  1 drivers
v0x561b27b7b820_0 .net *"_ivl_2", 0 0, L_0x561b282b9590;  1 drivers
v0x561b27b7b8e0_0 .net *"_ivl_6", 0 0, L_0x561b282b97e0;  1 drivers
v0x561b27b79540_0 .net *"_ivl_8", 0 0, L_0x561b282b9870;  1 drivers
v0x561b27b79600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b78370_0 .net "preset", 0 0, L_0x7fcde05802a8;  alias, 1 drivers
v0x561b27b78430_0 .net "q", 0 0, L_0x561b282b96e0;  alias, 1 drivers
v0x561b27b77cd0_0 .net "q_bar", 0 0, L_0x561b282b9930;  alias, 1 drivers
v0x561b27b77d70_0 .net "reset", 0 0, L_0x561b282b9c50;  1 drivers
v0x561b27b767d0_0 .net "set", 0 0, L_0x561b282b9ab0;  1 drivers
S_0x561b27b70b00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27b7d6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ba2c0 .functor AND 1, L_0x561b282b96e0, L_0x561b282ba610, C4<1>, C4<1>;
L_0x561b282ba330 .functor NOT 1, L_0x561b282ba2c0, C4<0>, C4<0>, C4<0>;
L_0x561b282ba440 .functor AND 1, L_0x561b282b9930, L_0x561b282ba610, C4<1>, C4<1>;
L_0x561b282ba500 .functor NOT 1, L_0x561b282ba440, C4<0>, C4<0>, C4<0>;
v0x561b27b69c30_0 .net *"_ivl_0", 0 0, L_0x561b282ba2c0;  1 drivers
v0x561b27b69d10_0 .net *"_ivl_4", 0 0, L_0x561b282ba440;  1 drivers
v0x561b27b68a60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b68b00_0 .net "enable", 0 0, L_0x561b282ba610;  1 drivers
v0x561b27b683c0_0 .net "preset", 0 0, L_0x7fcde05802a8;  alias, 1 drivers
v0x561b27b68460_0 .net "q", 0 0, L_0x561b282b9f70;  alias, 1 drivers
v0x561b27b66ec0_0 .net "q_bar", 0 0, L_0x561b282ba180;  alias, 1 drivers
v0x561b27b66f60_0 .net "reset", 0 0, L_0x561b282b9930;  alias, 1 drivers
v0x561b27b67ad0_0 .net "set", 0 0, L_0x561b282b96e0;  alias, 1 drivers
S_0x561b27b6f290 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b70b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282b9e20 .functor AND 1, L_0x561b282ba330, L_0x7fcde05802a8, C4<1>, C4<1>;
L_0x561b282b9eb0 .functor AND 1, L_0x561b282b9e20, L_0x561b282ba180, C4<1>, C4<1>;
L_0x561b282b9f70 .functor NOT 1, L_0x561b282b9eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282ba030 .functor AND 1, L_0x561b282ba500, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ba0c0 .functor AND 1, L_0x561b282ba030, L_0x561b282b9f70, C4<1>, C4<1>;
L_0x561b282ba180 .functor NOT 1, L_0x561b282ba0c0, C4<0>, C4<0>, C4<0>;
v0x561b27b6dd90_0 .net *"_ivl_0", 0 0, L_0x561b282b9e20;  1 drivers
v0x561b27b6de90_0 .net *"_ivl_2", 0 0, L_0x561b282b9eb0;  1 drivers
v0x561b27b6e9a0_0 .net *"_ivl_6", 0 0, L_0x561b282ba030;  1 drivers
v0x561b27b6ea90_0 .net *"_ivl_8", 0 0, L_0x561b282ba0c0;  1 drivers
v0x561b27b6cea0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b6cf40_0 .net "preset", 0 0, L_0x7fcde05802a8;  alias, 1 drivers
v0x561b27b6c800_0 .net "q", 0 0, L_0x561b282b9f70;  alias, 1 drivers
v0x561b27b6c8c0_0 .net "q_bar", 0 0, L_0x561b282ba180;  alias, 1 drivers
v0x561b27b6b300_0 .net "reset", 0 0, L_0x561b282ba500;  1 drivers
v0x561b27b6bf10_0 .net "set", 0 0, L_0x561b282ba330;  1 drivers
S_0x561b27b5d560 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282bbc60 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4a30, C4<1>, C4<1>;
L_0x561b282bbcf0 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282bbd60 .functor AND 1, L_0x561b282bbcf0, L_0x561b282bb550, C4<1>, C4<1>;
L_0x561b282bbe20 .functor OR 1, L_0x561b282bbc60, L_0x561b282bbd60, C4<0>, C4<0>;
o0x7fcde06aa888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27b41a20_0 name=_ivl_0
v0x561b27b41b20_0 .net *"_ivl_4", 0 0, L_0x561b282bbc60;  1 drivers
v0x561b27b42630_0 .net *"_ivl_6", 0 0, L_0x561b282bbcf0;  1 drivers
v0x561b27b426f0_0 .net *"_ivl_8", 0 0, L_0x561b282bbd60;  1 drivers
v0x561b27b40350_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b403f0_0 .net "data", 0 0, L_0x561b282c4a30;  1 drivers
v0x561b27b3f180_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27b3f220_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27b3eae0_0 .net "out", 0 0, L_0x561b282ba990;  1 drivers
v0x561b27b3d5e0_0 .net "q", 0 0, L_0x561b282bb550;  1 drivers
v0x561b27b3d680_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282ba990 .functor MUXZ 1, o0x7fcde06aa888, L_0x561b282bb550, v0x561b28256e90_0, C4<>;
S_0x561b27b5be90 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27b5d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bb340 .functor NOT 1, L_0x561b282bbe20, C4<0>, C4<0>, C4<0>;
L_0x561b282bbbf0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27b459b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b45a50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b444b0_0 .net "d", 0 0, L_0x561b282bbe20;  1 drivers
v0x561b27b44550_0 .net "master_q", 0 0, L_0x561b282bac80;  1 drivers
v0x561b27b450c0_0 .net "master_q_bar", 0 0, L_0x561b282baed0;  1 drivers
L_0x7fcde05802f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27b451b0_0 .net "preset", 0 0, L_0x7fcde05802f0;  1 drivers
v0x561b27b43650_0 .net "q", 0 0, L_0x561b282bb550;  alias, 1 drivers
v0x561b27b42f20_0 .net "q_bar", 0 0, L_0x561b282bb760;  1 drivers
S_0x561b27b5acc0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27b5be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bafd0 .functor AND 1, L_0x561b282bbe20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bb090 .functor NOT 1, L_0x561b282bafd0, C4<0>, C4<0>, C4<0>;
L_0x561b282bb1a0 .functor AND 1, L_0x561b282bb340, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bb230 .functor NOT 1, L_0x561b282bb1a0, C4<0>, C4<0>, C4<0>;
v0x561b27b53df0_0 .net *"_ivl_0", 0 0, L_0x561b282bafd0;  1 drivers
v0x561b27b53ed0_0 .net *"_ivl_4", 0 0, L_0x561b282bb1a0;  1 drivers
v0x561b27b53750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b537f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b52250_0 .net "preset", 0 0, L_0x7fcde05802f0;  alias, 1 drivers
v0x561b27b522f0_0 .net "q", 0 0, L_0x561b282bac80;  alias, 1 drivers
v0x561b27b52e60_0 .net "q_bar", 0 0, L_0x561b282baed0;  alias, 1 drivers
v0x561b27b52f00_0 .net "reset", 0 0, L_0x561b282bb340;  1 drivers
v0x561b27b51360_0 .net "set", 0 0, L_0x561b282bbe20;  alias, 1 drivers
S_0x561b27b59120 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b5acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282baac0 .functor AND 1, L_0x561b282bb090, L_0x7fcde05802f0, C4<1>, C4<1>;
L_0x561b282bab30 .functor AND 1, L_0x561b282baac0, L_0x561b282baed0, C4<1>, C4<1>;
L_0x561b282bac80 .functor NOT 1, L_0x561b282bab30, C4<0>, C4<0>, C4<0>;
L_0x561b282bad80 .functor AND 1, L_0x561b282bb230, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bae10 .functor AND 1, L_0x561b282bad80, L_0x561b282bac80, C4<1>, C4<1>;
L_0x561b282baed0 .functor NOT 1, L_0x561b282bae10, C4<0>, C4<0>, C4<0>;
v0x561b27b59d30_0 .net *"_ivl_0", 0 0, L_0x561b282baac0;  1 drivers
v0x561b27b59e10_0 .net *"_ivl_2", 0 0, L_0x561b282bab30;  1 drivers
v0x561b27b58230_0 .net *"_ivl_6", 0 0, L_0x561b282bad80;  1 drivers
v0x561b27b582d0_0 .net *"_ivl_8", 0 0, L_0x561b282bae10;  1 drivers
v0x561b27b57b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b57c30_0 .net "preset", 0 0, L_0x7fcde05802f0;  alias, 1 drivers
v0x561b27b56690_0 .net "q", 0 0, L_0x561b282bac80;  alias, 1 drivers
v0x561b27b56750_0 .net "q_bar", 0 0, L_0x561b282baed0;  alias, 1 drivers
v0x561b27b572a0_0 .net "reset", 0 0, L_0x561b282bb230;  1 drivers
v0x561b27b54fc0_0 .net "set", 0 0, L_0x561b282bb090;  1 drivers
S_0x561b27b50cc0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27b5be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bb8a0 .functor AND 1, L_0x561b282bac80, L_0x561b282bbbf0, C4<1>, C4<1>;
L_0x561b282bb910 .functor NOT 1, L_0x561b282bb8a0, C4<0>, C4<0>, C4<0>;
L_0x561b282bba20 .functor AND 1, L_0x561b282baed0, L_0x561b282bbbf0, C4<1>, C4<1>;
L_0x561b282bbae0 .functor NOT 1, L_0x561b282bba20, C4<0>, C4<0>, C4<0>;
v0x561b27b49df0_0 .net *"_ivl_0", 0 0, L_0x561b282bb8a0;  1 drivers
v0x561b27b49ed0_0 .net *"_ivl_4", 0 0, L_0x561b282bba20;  1 drivers
v0x561b27b488f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b48990_0 .net "enable", 0 0, L_0x561b282bbbf0;  1 drivers
v0x561b27b49500_0 .net "preset", 0 0, L_0x7fcde05802f0;  alias, 1 drivers
v0x561b27b495a0_0 .net "q", 0 0, L_0x561b282bb550;  alias, 1 drivers
v0x561b27b47220_0 .net "q_bar", 0 0, L_0x561b282bb760;  alias, 1 drivers
v0x561b27b472c0_0 .net "reset", 0 0, L_0x561b282baed0;  alias, 1 drivers
v0x561b27b46050_0 .net "set", 0 0, L_0x561b282bac80;  alias, 1 drivers
S_0x561b27b503d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b50cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bb400 .functor AND 1, L_0x561b282bb910, L_0x7fcde05802f0, C4<1>, C4<1>;
L_0x561b282bb490 .functor AND 1, L_0x561b282bb400, L_0x561b282bb760, C4<1>, C4<1>;
L_0x561b282bb550 .functor NOT 1, L_0x561b282bb490, C4<0>, C4<0>, C4<0>;
L_0x561b282bb610 .functor AND 1, L_0x561b282bbae0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bb6a0 .functor AND 1, L_0x561b282bb610, L_0x561b282bb550, C4<1>, C4<1>;
L_0x561b282bb760 .functor NOT 1, L_0x561b282bb6a0, C4<0>, C4<0>, C4<0>;
v0x561b27b4e0f0_0 .net *"_ivl_0", 0 0, L_0x561b282bb400;  1 drivers
v0x561b27b4e1f0_0 .net *"_ivl_2", 0 0, L_0x561b282bb490;  1 drivers
v0x561b27b4cf20_0 .net *"_ivl_6", 0 0, L_0x561b282bb610;  1 drivers
v0x561b27b4d010_0 .net *"_ivl_8", 0 0, L_0x561b282bb6a0;  1 drivers
v0x561b27b4c880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b4c920_0 .net "preset", 0 0, L_0x7fcde05802f0;  alias, 1 drivers
v0x561b27b4b380_0 .net "q", 0 0, L_0x561b282bb550;  alias, 1 drivers
v0x561b27b4b440_0 .net "q_bar", 0 0, L_0x561b282bb760;  alias, 1 drivers
v0x561b27b4bf90_0 .net "reset", 0 0, L_0x561b282bbae0;  1 drivers
v0x561b27b4a490_0 .net "set", 0 0, L_0x561b282bb910;  1 drivers
S_0x561b27b3e1f0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282bd240 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4b20, C4<1>, C4<1>;
L_0x561b282bd2d0 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282bd340 .functor AND 1, L_0x561b282bd2d0, L_0x561b282bcb30, C4<1>, C4<1>;
L_0x561b282bd400 .functor OR 1, L_0x561b282bd240, L_0x561b282bd340, C4<0>, C4<0>;
o0x7fcde06ab548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27b20b40_0 name=_ivl_0
v0x561b27b20c40_0 .net *"_ivl_4", 0 0, L_0x561b282bd240;  1 drivers
v0x561b27b1f040_0 .net *"_ivl_6", 0 0, L_0x561b282bd2d0;  1 drivers
v0x561b27b1f100_0 .net *"_ivl_8", 0 0, L_0x561b282bd340;  1 drivers
v0x561b27b1e9a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b1ea40_0 .net "data", 0 0, L_0x561b282c4b20;  1 drivers
v0x561b27b1d4a0_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27b1d590_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27b1e0b0_0 .net "out", 0 0, L_0x561b282bbf70;  1 drivers
v0x561b27b1bdd0_0 .net "q", 0 0, L_0x561b282bcb30;  1 drivers
v0x561b27b1be70_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282bbf70 .functor MUXZ 1, o0x7fcde06ab548, L_0x561b282bcb30, v0x561b28256e90_0, C4<>;
S_0x561b27b3c050 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27b3e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bc920 .functor NOT 1, L_0x561b282bd400, C4<0>, C4<0>, C4<0>;
L_0x561b282bd1d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27b24f80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b25020_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b22ca0_0 .net "d", 0 0, L_0x561b282bd400;  1 drivers
v0x561b27b22d40_0 .net "master_q", 0 0, L_0x561b282bc260;  1 drivers
v0x561b27b21ad0_0 .net "master_q_bar", 0 0, L_0x561b282bc4b0;  1 drivers
L_0x7fcde0580338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27b21bc0_0 .net "preset", 0 0, L_0x7fcde0580338;  1 drivers
v0x561b27b214c0_0 .net "q", 0 0, L_0x561b282bcb30;  alias, 1 drivers
v0x561b27b1ff30_0 .net "q_bar", 0 0, L_0x561b282bcd40;  1 drivers
S_0x561b27b3ab50 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27b3c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bc5b0 .functor AND 1, L_0x561b282bd400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bc670 .functor NOT 1, L_0x561b282bc5b0, C4<0>, C4<0>, C4<0>;
L_0x561b282bc780 .functor AND 1, L_0x561b282bc920, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bc810 .functor NOT 1, L_0x561b282bc780, C4<0>, C4<0>, C4<0>;
v0x561b27b32110_0 .net *"_ivl_0", 0 0, L_0x561b282bc5b0;  1 drivers
v0x561b27b321f0_0 .net *"_ivl_4", 0 0, L_0x561b282bc780;  1 drivers
v0x561b27b32d20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b32dc0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b30a40_0 .net "preset", 0 0, L_0x7fcde0580338;  alias, 1 drivers
v0x561b27b30ae0_0 .net "q", 0 0, L_0x561b282bc260;  alias, 1 drivers
v0x561b27b2f870_0 .net "q_bar", 0 0, L_0x561b282bc4b0;  alias, 1 drivers
v0x561b27b2f910_0 .net "reset", 0 0, L_0x561b282bc920;  1 drivers
v0x561b27b2f1d0_0 .net "set", 0 0, L_0x561b282bd400;  alias, 1 drivers
S_0x561b27b37910 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b3ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bc0a0 .functor AND 1, L_0x561b282bc670, L_0x7fcde0580338, C4<1>, C4<1>;
L_0x561b282bc110 .functor AND 1, L_0x561b282bc0a0, L_0x561b282bc4b0, C4<1>, C4<1>;
L_0x561b282bc260 .functor NOT 1, L_0x561b282bc110, C4<0>, C4<0>, C4<0>;
L_0x561b282bc360 .functor AND 1, L_0x561b282bc810, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bc3f0 .functor AND 1, L_0x561b282bc360, L_0x561b282bc260, C4<1>, C4<1>;
L_0x561b282bc4b0 .functor NOT 1, L_0x561b282bc3f0, C4<0>, C4<0>, C4<0>;
v0x561b27b36740_0 .net *"_ivl_0", 0 0, L_0x561b282bc0a0;  1 drivers
v0x561b27b36820_0 .net *"_ivl_2", 0 0, L_0x561b282bc110;  1 drivers
v0x561b27b360a0_0 .net *"_ivl_6", 0 0, L_0x561b282bc360;  1 drivers
v0x561b27b36170_0 .net *"_ivl_8", 0 0, L_0x561b282bc3f0;  1 drivers
v0x561b27b34ba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b34c40_0 .net "preset", 0 0, L_0x7fcde0580338;  alias, 1 drivers
v0x561b27b357b0_0 .net "q", 0 0, L_0x561b282bc260;  alias, 1 drivers
v0x561b27b35870_0 .net "q_bar", 0 0, L_0x561b282bc4b0;  alias, 1 drivers
v0x561b27b33cb0_0 .net "reset", 0 0, L_0x561b282bc810;  1 drivers
v0x561b27b33610_0 .net "set", 0 0, L_0x561b282bc670;  1 drivers
S_0x561b27b2dcd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27b3c050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bce80 .functor AND 1, L_0x561b282bc260, L_0x561b282bd1d0, C4<1>, C4<1>;
L_0x561b282bcef0 .functor NOT 1, L_0x561b282bce80, C4<0>, C4<0>, C4<0>;
L_0x561b282bd000 .functor AND 1, L_0x561b282bc4b0, L_0x561b282bd1d0, C4<1>, C4<1>;
L_0x561b282bd0c0 .functor NOT 1, L_0x561b282bd000, C4<0>, C4<0>, C4<0>;
v0x561b27b26e00_0 .net *"_ivl_0", 0 0, L_0x561b282bce80;  1 drivers
v0x561b27b26ee0_0 .net *"_ivl_4", 0 0, L_0x561b282bd000;  1 drivers
v0x561b27b27a10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b27ab0_0 .net "enable", 0 0, L_0x561b282bd1d0;  1 drivers
v0x561b27b25f10_0 .net "preset", 0 0, L_0x7fcde0580338;  alias, 1 drivers
v0x561b27b25fb0_0 .net "q", 0 0, L_0x561b282bcb30;  alias, 1 drivers
v0x561b27b25870_0 .net "q_bar", 0 0, L_0x561b282bcd40;  alias, 1 drivers
v0x561b27b25910_0 .net "reset", 0 0, L_0x561b282bc4b0;  alias, 1 drivers
v0x561b27b24370_0 .net "set", 0 0, L_0x561b282bc260;  alias, 1 drivers
S_0x561b27b2cde0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b2dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bc9e0 .functor AND 1, L_0x561b282bcef0, L_0x7fcde0580338, C4<1>, C4<1>;
L_0x561b282bca70 .functor AND 1, L_0x561b282bc9e0, L_0x561b282bcd40, C4<1>, C4<1>;
L_0x561b282bcb30 .functor NOT 1, L_0x561b282bca70, C4<0>, C4<0>, C4<0>;
L_0x561b282bcbf0 .functor AND 1, L_0x561b282bd0c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bcc80 .functor AND 1, L_0x561b282bcbf0, L_0x561b282bcb30, C4<1>, C4<1>;
L_0x561b282bcd40 .functor NOT 1, L_0x561b282bcc80, C4<0>, C4<0>, C4<0>;
v0x561b27b2c740_0 .net *"_ivl_0", 0 0, L_0x561b282bc9e0;  1 drivers
v0x561b27b2c840_0 .net *"_ivl_2", 0 0, L_0x561b282bca70;  1 drivers
v0x561b27b2b240_0 .net *"_ivl_6", 0 0, L_0x561b282bcbf0;  1 drivers
v0x561b27b2b330_0 .net *"_ivl_8", 0 0, L_0x561b282bcc80;  1 drivers
v0x561b27b2be50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b2bef0_0 .net "preset", 0 0, L_0x7fcde0580338;  alias, 1 drivers
v0x561b27b29b70_0 .net "q", 0 0, L_0x561b282bcb30;  alias, 1 drivers
v0x561b27b29c30_0 .net "q_bar", 0 0, L_0x561b282bcd40;  alias, 1 drivers
v0x561b27b289a0_0 .net "reset", 0 0, L_0x561b282bd0c0;  1 drivers
v0x561b27b28300_0 .net "set", 0 0, L_0x561b282bcef0;  1 drivers
S_0x561b27b1ac00 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282be8b0 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4c10, C4<1>, C4<1>;
L_0x561b282be940 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282be9b0 .functor AND 1, L_0x561b282be940, L_0x561b282be170, C4<1>, C4<1>;
L_0x561b282bea70 .functor OR 1, L_0x561b282be8b0, L_0x561b282be9b0, C4<0>, C4<0>;
o0x7fcde06ac208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27afd550_0 name=_ivl_0
v0x561b27afd650_0 .net *"_ivl_4", 0 0, L_0x561b282be8b0;  1 drivers
v0x561b27afceb0_0 .net *"_ivl_6", 0 0, L_0x561b282be940;  1 drivers
v0x561b27afcf70_0 .net *"_ivl_8", 0 0, L_0x561b282be9b0;  1 drivers
v0x561b27afb9b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27afba50_0 .net "data", 0 0, L_0x561b282c4c10;  1 drivers
v0x561b27afc5c0_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27afc660_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27afaac0_0 .net "out", 0 0, L_0x561b282bd550;  1 drivers
v0x561b27afa420_0 .net "q", 0 0, L_0x561b282be170;  1 drivers
v0x561b27afa4c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282bd550 .functor MUXZ 1, o0x7fcde06ac208, L_0x561b282be170, v0x561b28256e90_0, C4<>;
S_0x561b27b19060 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27b1ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bdf60 .functor NOT 1, L_0x561b282bea70, C4<0>, C4<0>, C4<0>;
L_0x561b282be840 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27b03500_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b035a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b02e60_0 .net "d", 0 0, L_0x561b282bea70;  1 drivers
v0x561b27b02f00_0 .net "master_q", 0 0, L_0x561b282bd840;  1 drivers
v0x561b27b01960_0 .net "master_q_bar", 0 0, L_0x561b282bdac0;  1 drivers
L_0x7fcde0580380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27b01a50_0 .net "preset", 0 0, L_0x7fcde0580380;  1 drivers
v0x561b27b02600_0 .net "q", 0 0, L_0x561b282be170;  alias, 1 drivers
v0x561b27afe720_0 .net "q_bar", 0 0, L_0x561b282be3b0;  1 drivers
S_0x561b27b19c70 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27b19060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bdbc0 .functor AND 1, L_0x561b282bea70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bdc80 .functor NOT 1, L_0x561b282bdbc0, C4<0>, C4<0>, C4<0>;
L_0x561b282bdd90 .functor AND 1, L_0x561b282bdf60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bde20 .functor NOT 1, L_0x561b282bdd90, C4<0>, C4<0>, C4<0>;
v0x561b27b12da0_0 .net *"_ivl_0", 0 0, L_0x561b282bdbc0;  1 drivers
v0x561b27b12e80_0 .net *"_ivl_4", 0 0, L_0x561b282bdd90;  1 drivers
v0x561b27b112a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b11340_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27b10c00_0 .net "preset", 0 0, L_0x7fcde0580380;  alias, 1 drivers
v0x561b27b10ca0_0 .net "q", 0 0, L_0x561b282bd840;  alias, 1 drivers
v0x561b27b0f700_0 .net "q_bar", 0 0, L_0x561b282bdac0;  alias, 1 drivers
v0x561b27b0f7a0_0 .net "reset", 0 0, L_0x561b282bdf60;  1 drivers
v0x561b27b10310_0 .net "set", 0 0, L_0x561b282bea70;  alias, 1 drivers
S_0x561b27b17ad0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b19c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bd680 .functor AND 1, L_0x561b282bdc80, L_0x7fcde0580380, C4<1>, C4<1>;
L_0x561b282bd6f0 .functor AND 1, L_0x561b282bd680, L_0x561b282bdac0, C4<1>, C4<1>;
L_0x561b282bd840 .functor NOT 1, L_0x561b282bd6f0, C4<0>, C4<0>, C4<0>;
L_0x561b282bd940 .functor AND 1, L_0x561b282bde20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bda00 .functor AND 1, L_0x561b282bd940, L_0x561b282bd840, C4<1>, C4<1>;
L_0x561b282bdac0 .functor NOT 1, L_0x561b282bda00, C4<0>, C4<0>, C4<0>;
v0x561b27b165d0_0 .net *"_ivl_0", 0 0, L_0x561b282bd680;  1 drivers
v0x561b27b166b0_0 .net *"_ivl_2", 0 0, L_0x561b282bd6f0;  1 drivers
v0x561b27b171e0_0 .net *"_ivl_6", 0 0, L_0x561b282bd940;  1 drivers
v0x561b27b17280_0 .net *"_ivl_8", 0 0, L_0x561b282bda00;  1 drivers
v0x561b27b14f00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b14fa0_0 .net "preset", 0 0, L_0x7fcde0580380;  alias, 1 drivers
v0x561b27b13d30_0 .net "q", 0 0, L_0x561b282bd840;  alias, 1 drivers
v0x561b27b13df0_0 .net "q_bar", 0 0, L_0x561b282bdac0;  alias, 1 drivers
v0x561b27b13690_0 .net "reset", 0 0, L_0x561b282bde20;  1 drivers
v0x561b27b12190_0 .net "set", 0 0, L_0x561b282bdc80;  1 drivers
S_0x561b27b0e030 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27b19060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282be4f0 .functor AND 1, L_0x561b282bd840, L_0x561b282be840, C4<1>, C4<1>;
L_0x561b282be560 .functor NOT 1, L_0x561b282be4f0, C4<0>, C4<0>, C4<0>;
L_0x561b282be670 .functor AND 1, L_0x561b282bdac0, L_0x561b282be840, C4<1>, C4<1>;
L_0x561b282be730 .functor NOT 1, L_0x561b282be670, C4<0>, C4<0>, C4<0>;
v0x561b27b07160_0 .net *"_ivl_0", 0 0, L_0x561b282be4f0;  1 drivers
v0x561b27b07240_0 .net *"_ivl_4", 0 0, L_0x561b282be670;  1 drivers
v0x561b27b05f90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b06030_0 .net "enable", 0 0, L_0x561b282be840;  1 drivers
v0x561b27b058f0_0 .net "preset", 0 0, L_0x7fcde0580380;  alias, 1 drivers
v0x561b27b05990_0 .net "q", 0 0, L_0x561b282be170;  alias, 1 drivers
v0x561b27b043f0_0 .net "q_bar", 0 0, L_0x561b282be3b0;  alias, 1 drivers
v0x561b27b04490_0 .net "reset", 0 0, L_0x561b282bdac0;  alias, 1 drivers
v0x561b27b05000_0 .net "set", 0 0, L_0x561b282bd840;  alias, 1 drivers
S_0x561b27b0c7c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27b0e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282be020 .functor AND 1, L_0x561b282be560, L_0x7fcde0580380, C4<1>, C4<1>;
L_0x561b282be0b0 .functor AND 1, L_0x561b282be020, L_0x561b282be3b0, C4<1>, C4<1>;
L_0x561b282be170 .functor NOT 1, L_0x561b282be0b0, C4<0>, C4<0>, C4<0>;
L_0x561b282be230 .functor AND 1, L_0x561b282be730, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282be2f0 .functor AND 1, L_0x561b282be230, L_0x561b282be170, C4<1>, C4<1>;
L_0x561b282be3b0 .functor NOT 1, L_0x561b282be2f0, C4<0>, C4<0>, C4<0>;
v0x561b27b0b2c0_0 .net *"_ivl_0", 0 0, L_0x561b282be020;  1 drivers
v0x561b27b0b3c0_0 .net *"_ivl_2", 0 0, L_0x561b282be0b0;  1 drivers
v0x561b27b0bed0_0 .net *"_ivl_6", 0 0, L_0x561b282be230;  1 drivers
v0x561b27b0bf90_0 .net *"_ivl_8", 0 0, L_0x561b282be2f0;  1 drivers
v0x561b27b0a3d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27b0a470_0 .net "preset", 0 0, L_0x7fcde0580380;  alias, 1 drivers
v0x561b27b09d30_0 .net "q", 0 0, L_0x561b282be170;  alias, 1 drivers
v0x561b27b09df0_0 .net "q_bar", 0 0, L_0x561b282be3b0;  alias, 1 drivers
v0x561b27b08830_0 .net "reset", 0 0, L_0x561b282be730;  1 drivers
v0x561b27b09440_0 .net "set", 0 0, L_0x561b282be560;  1 drivers
S_0x561b27af8f20 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282bff80 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4d00, C4<1>, C4<1>;
L_0x561b282c0010 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c0080 .functor AND 1, L_0x561b282c0010, L_0x561b282bf810, C4<1>, C4<1>;
L_0x561b282c0140 .functor OR 1, L_0x561b282bff80, L_0x561b282c0080, C4<0>, C4<0>;
o0x7fcde06acec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27add3e0_0 name=_ivl_0
v0x561b27add4e0_0 .net *"_ivl_4", 0 0, L_0x561b282bff80;  1 drivers
v0x561b27addff0_0 .net *"_ivl_6", 0 0, L_0x561b282c0010;  1 drivers
v0x561b27ade0b0_0 .net *"_ivl_8", 0 0, L_0x561b282c0080;  1 drivers
v0x561b27adbd10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27adbdb0_0 .net "data", 0 0, L_0x561b282c4d00;  1 drivers
v0x561b27adab40_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27ada4a0_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27ad8fa0_0 .net "out", 0 0, L_0x561b282bebf0;  1 drivers
v0x561b27ad9bb0_0 .net "q", 0 0, L_0x561b282bf810;  1 drivers
v0x561b27ad9c50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282bebf0 .functor MUXZ 1, o0x7fcde06acec8, L_0x561b282bf810, v0x561b28256e90_0, C4<>;
S_0x561b27af7850 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27af8f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bf600 .functor NOT 1, L_0x561b282c0140, C4<0>, C4<0>, C4<0>;
L_0x561b282bff10 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ae1370_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ae1410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27adfe70_0 .net "d", 0 0, L_0x561b282c0140;  1 drivers
v0x561b27adff10_0 .net "master_q", 0 0, L_0x561b282beee0;  1 drivers
v0x561b27ae0a80_0 .net "master_q_bar", 0 0, L_0x561b282bf160;  1 drivers
L_0x7fcde05803c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ae0b70_0 .net "preset", 0 0, L_0x7fcde05803c8;  1 drivers
v0x561b27adf010_0 .net "q", 0 0, L_0x561b282bf810;  alias, 1 drivers
v0x561b27ade8e0_0 .net "q_bar", 0 0, L_0x561b282bfa50;  1 drivers
S_0x561b27af6680 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27af7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bf260 .functor AND 1, L_0x561b282c0140, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bf320 .functor NOT 1, L_0x561b282bf260, C4<0>, C4<0>, C4<0>;
L_0x561b282bf430 .functor AND 1, L_0x561b282bf600, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282bf4c0 .functor NOT 1, L_0x561b282bf430, C4<0>, C4<0>, C4<0>;
v0x561b27aef7b0_0 .net *"_ivl_0", 0 0, L_0x561b282bf260;  1 drivers
v0x561b27aef890_0 .net *"_ivl_4", 0 0, L_0x561b282bf430;  1 drivers
v0x561b27aef110_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aef1b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27aedc10_0 .net "preset", 0 0, L_0x7fcde05803c8;  alias, 1 drivers
v0x561b27aedcb0_0 .net "q", 0 0, L_0x561b282beee0;  alias, 1 drivers
v0x561b27aee820_0 .net "q_bar", 0 0, L_0x561b282bf160;  alias, 1 drivers
v0x561b27aee8c0_0 .net "reset", 0 0, L_0x561b282bf600;  1 drivers
v0x561b27aecd20_0 .net "set", 0 0, L_0x561b282c0140;  alias, 1 drivers
S_0x561b27af4ae0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27af6680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bed20 .functor AND 1, L_0x561b282bf320, L_0x7fcde05803c8, C4<1>, C4<1>;
L_0x561b282bed90 .functor AND 1, L_0x561b282bed20, L_0x561b282bf160, C4<1>, C4<1>;
L_0x561b282beee0 .functor NOT 1, L_0x561b282bed90, C4<0>, C4<0>, C4<0>;
L_0x561b282befe0 .functor AND 1, L_0x561b282bf4c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bf0a0 .functor AND 1, L_0x561b282befe0, L_0x561b282beee0, C4<1>, C4<1>;
L_0x561b282bf160 .functor NOT 1, L_0x561b282bf0a0, C4<0>, C4<0>, C4<0>;
v0x561b27af56f0_0 .net *"_ivl_0", 0 0, L_0x561b282bed20;  1 drivers
v0x561b27af57d0_0 .net *"_ivl_2", 0 0, L_0x561b282bed90;  1 drivers
v0x561b27af3bf0_0 .net *"_ivl_6", 0 0, L_0x561b282befe0;  1 drivers
v0x561b27af3c90_0 .net *"_ivl_8", 0 0, L_0x561b282bf0a0;  1 drivers
v0x561b27af3550_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27af35f0_0 .net "preset", 0 0, L_0x7fcde05803c8;  alias, 1 drivers
v0x561b27af2050_0 .net "q", 0 0, L_0x561b282beee0;  alias, 1 drivers
v0x561b27af2110_0 .net "q_bar", 0 0, L_0x561b282bf160;  alias, 1 drivers
v0x561b27af2c60_0 .net "reset", 0 0, L_0x561b282bf4c0;  1 drivers
v0x561b27af0980_0 .net "set", 0 0, L_0x561b282bf320;  1 drivers
S_0x561b27aec680 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27af7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282bfb90 .functor AND 1, L_0x561b282beee0, L_0x561b282bff10, C4<1>, C4<1>;
L_0x561b282bfc00 .functor NOT 1, L_0x561b282bfb90, C4<0>, C4<0>, C4<0>;
L_0x561b282bfd10 .functor AND 1, L_0x561b282bf160, L_0x561b282bff10, C4<1>, C4<1>;
L_0x561b282bfdd0 .functor NOT 1, L_0x561b282bfd10, C4<0>, C4<0>, C4<0>;
v0x561b27ae57b0_0 .net *"_ivl_0", 0 0, L_0x561b282bfb90;  1 drivers
v0x561b27ae5890_0 .net *"_ivl_4", 0 0, L_0x561b282bfd10;  1 drivers
v0x561b27ae42b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ae4350_0 .net "enable", 0 0, L_0x561b282bff10;  1 drivers
v0x561b27ae4ec0_0 .net "preset", 0 0, L_0x7fcde05803c8;  alias, 1 drivers
v0x561b27ae4f60_0 .net "q", 0 0, L_0x561b282bf810;  alias, 1 drivers
v0x561b27ae2be0_0 .net "q_bar", 0 0, L_0x561b282bfa50;  alias, 1 drivers
v0x561b27ae2c80_0 .net "reset", 0 0, L_0x561b282bf160;  alias, 1 drivers
v0x561b27ae1a10_0 .net "set", 0 0, L_0x561b282beee0;  alias, 1 drivers
S_0x561b27aebd90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27aec680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282bf6c0 .functor AND 1, L_0x561b282bfc00, L_0x7fcde05803c8, C4<1>, C4<1>;
L_0x561b282bf750 .functor AND 1, L_0x561b282bf6c0, L_0x561b282bfa50, C4<1>, C4<1>;
L_0x561b282bf810 .functor NOT 1, L_0x561b282bf750, C4<0>, C4<0>, C4<0>;
L_0x561b282bf8d0 .functor AND 1, L_0x561b282bfdd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282bf990 .functor AND 1, L_0x561b282bf8d0, L_0x561b282bf810, C4<1>, C4<1>;
L_0x561b282bfa50 .functor NOT 1, L_0x561b282bf990, C4<0>, C4<0>, C4<0>;
v0x561b27ae9ab0_0 .net *"_ivl_0", 0 0, L_0x561b282bf6c0;  1 drivers
v0x561b27ae9bb0_0 .net *"_ivl_2", 0 0, L_0x561b282bf750;  1 drivers
v0x561b27ae88e0_0 .net *"_ivl_6", 0 0, L_0x561b282bf8d0;  1 drivers
v0x561b27ae89a0_0 .net *"_ivl_8", 0 0, L_0x561b282bf990;  1 drivers
v0x561b27ae8240_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ae82e0_0 .net "preset", 0 0, L_0x7fcde05803c8;  alias, 1 drivers
v0x561b27ae6d40_0 .net "q", 0 0, L_0x561b282bf810;  alias, 1 drivers
v0x561b27ae6e00_0 .net "q_bar", 0 0, L_0x561b282bfa50;  alias, 1 drivers
v0x561b27ae7950_0 .net "reset", 0 0, L_0x561b282bfdd0;  1 drivers
v0x561b27ae5e50_0 .net "set", 0 0, L_0x561b282bfc00;  1 drivers
S_0x561b27ad80b0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c1650 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4df0, C4<1>, C4<1>;
L_0x561b282c16e0 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c1750 .functor AND 1, L_0x561b282c16e0, L_0x561b282c0ee0, C4<1>, C4<1>;
L_0x561b282c1810 .functor OR 1, L_0x561b282c1650, L_0x561b282c1750, C4<0>, C4<0>;
o0x7fcde06adb88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27abaa00_0 name=_ivl_0
v0x561b27abab00_0 .net *"_ivl_4", 0 0, L_0x561b282c1650;  1 drivers
v0x561b27aba360_0 .net *"_ivl_6", 0 0, L_0x561b282c16e0;  1 drivers
v0x561b27aba420_0 .net *"_ivl_8", 0 0, L_0x561b282c1750;  1 drivers
v0x561b27ab8e60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ab8f00_0 .net "data", 0 0, L_0x561b282c4df0;  1 drivers
v0x561b27ab9a70_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27ab9b10_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27ab7790_0 .net "out", 0 0, L_0x561b282c02c0;  1 drivers
v0x561b27ab65c0_0 .net "q", 0 0, L_0x561b282c0ee0;  1 drivers
v0x561b27ab6660_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c02c0 .functor MUXZ 1, o0x7fcde06adb88, L_0x561b282c0ee0, v0x561b28256e90_0, C4<>;
S_0x561b27ad6510 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ad80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c0cd0 .functor NOT 1, L_0x561b282c1810, C4<0>, C4<0>, C4<0>;
L_0x561b282c15e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27abe660_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27abe700_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27abd490_0 .net "d", 0 0, L_0x561b282c1810;  1 drivers
v0x561b27abd530_0 .net "master_q", 0 0, L_0x561b282c05b0;  1 drivers
v0x561b27abcdf0_0 .net "master_q_bar", 0 0, L_0x561b282c0830;  1 drivers
L_0x7fcde0580410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27abcee0_0 .net "preset", 0 0, L_0x7fcde0580410;  1 drivers
v0x561b27abb980_0 .net "q", 0 0, L_0x561b282c0ee0;  alias, 1 drivers
v0x561b27abc500_0 .net "q_bar", 0 0, L_0x561b282c1120;  1 drivers
S_0x561b27ad7120 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ad6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c0930 .functor AND 1, L_0x561b282c1810, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c09f0 .functor NOT 1, L_0x561b282c0930, C4<0>, C4<0>, C4<0>;
L_0x561b282c0b00 .functor AND 1, L_0x561b282c0cd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c0b90 .functor NOT 1, L_0x561b282c0b00, C4<0>, C4<0>, C4<0>;
v0x561b27ad0250_0 .net *"_ivl_0", 0 0, L_0x561b282c0930;  1 drivers
v0x561b27ad0330_0 .net *"_ivl_4", 0 0, L_0x561b282c0b00;  1 drivers
v0x561b27acdf70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ace010_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27accda0_0 .net "preset", 0 0, L_0x7fcde0580410;  alias, 1 drivers
v0x561b27acce40_0 .net "q", 0 0, L_0x561b282c05b0;  alias, 1 drivers
v0x561b27acc700_0 .net "q_bar", 0 0, L_0x561b282c0830;  alias, 1 drivers
v0x561b27acc7a0_0 .net "reset", 0 0, L_0x561b282c0cd0;  1 drivers
v0x561b27acb200_0 .net "set", 0 0, L_0x561b282c1810;  alias, 1 drivers
S_0x561b27ad3c70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ad7120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c03f0 .functor AND 1, L_0x561b282c09f0, L_0x7fcde0580410, C4<1>, C4<1>;
L_0x561b282c0460 .functor AND 1, L_0x561b282c03f0, L_0x561b282c0830, C4<1>, C4<1>;
L_0x561b282c05b0 .functor NOT 1, L_0x561b282c0460, C4<0>, C4<0>, C4<0>;
L_0x561b282c06b0 .functor AND 1, L_0x561b282c0b90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c0770 .functor AND 1, L_0x561b282c06b0, L_0x561b282c05b0, C4<1>, C4<1>;
L_0x561b282c0830 .functor NOT 1, L_0x561b282c0770, C4<0>, C4<0>, C4<0>;
v0x561b27ad35d0_0 .net *"_ivl_0", 0 0, L_0x561b282c03f0;  1 drivers
v0x561b27ad36b0_0 .net *"_ivl_2", 0 0, L_0x561b282c0460;  1 drivers
v0x561b27ad20d0_0 .net *"_ivl_6", 0 0, L_0x561b282c06b0;  1 drivers
v0x561b27ad2170_0 .net *"_ivl_8", 0 0, L_0x561b282c0770;  1 drivers
v0x561b27ad2ce0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ad2d80_0 .net "preset", 0 0, L_0x7fcde0580410;  alias, 1 drivers
v0x561b27ad11e0_0 .net "q", 0 0, L_0x561b282c05b0;  alias, 1 drivers
v0x561b27ad12a0_0 .net "q_bar", 0 0, L_0x561b282c0830;  alias, 1 drivers
v0x561b27ad0b40_0 .net "reset", 0 0, L_0x561b282c0b90;  1 drivers
v0x561b27acf640_0 .net "set", 0 0, L_0x561b282c09f0;  1 drivers
S_0x561b27acbe10 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ad6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c1260 .functor AND 1, L_0x561b282c05b0, L_0x561b282c15e0, C4<1>, C4<1>;
L_0x561b282c12d0 .functor NOT 1, L_0x561b282c1260, C4<0>, C4<0>, C4<0>;
L_0x561b282c13e0 .functor AND 1, L_0x561b282c0830, L_0x561b282c15e0, C4<1>, C4<1>;
L_0x561b282c14a0 .functor NOT 1, L_0x561b282c13e0, C4<0>, C4<0>, C4<0>;
v0x561b27ac33d0_0 .net *"_ivl_0", 0 0, L_0x561b282c1260;  1 drivers
v0x561b27ac34b0_0 .net *"_ivl_4", 0 0, L_0x561b282c13e0;  1 drivers
v0x561b27ac18d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ac1970_0 .net "enable", 0 0, L_0x561b282c15e0;  1 drivers
v0x561b27ac1230_0 .net "preset", 0 0, L_0x7fcde0580410;  alias, 1 drivers
v0x561b27ac12d0_0 .net "q", 0 0, L_0x561b282c0ee0;  alias, 1 drivers
v0x561b27abfd30_0 .net "q_bar", 0 0, L_0x561b282c1120;  alias, 1 drivers
v0x561b27abfdd0_0 .net "reset", 0 0, L_0x561b282c0830;  alias, 1 drivers
v0x561b27ac0940_0 .net "set", 0 0, L_0x561b282c05b0;  alias, 1 drivers
S_0x561b27ac9c70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27acbe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c0d90 .functor AND 1, L_0x561b282c12d0, L_0x7fcde0580410, C4<1>, C4<1>;
L_0x561b282c0e20 .functor AND 1, L_0x561b282c0d90, L_0x561b282c1120, C4<1>, C4<1>;
L_0x561b282c0ee0 .functor NOT 1, L_0x561b282c0e20, C4<0>, C4<0>, C4<0>;
L_0x561b282c0fa0 .functor AND 1, L_0x561b282c14a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c1060 .functor AND 1, L_0x561b282c0fa0, L_0x561b282c0ee0, C4<1>, C4<1>;
L_0x561b282c1120 .functor NOT 1, L_0x561b282c1060, C4<0>, C4<0>, C4<0>;
v0x561b27ac8770_0 .net *"_ivl_0", 0 0, L_0x561b282c0d90;  1 drivers
v0x561b27ac8870_0 .net *"_ivl_2", 0 0, L_0x561b282c0e20;  1 drivers
v0x561b27ac9380_0 .net *"_ivl_6", 0 0, L_0x561b282c0fa0;  1 drivers
v0x561b27ac9440_0 .net *"_ivl_8", 0 0, L_0x561b282c1060;  1 drivers
v0x561b27ac5530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ac55d0_0 .net "preset", 0 0, L_0x7fcde0580410;  alias, 1 drivers
v0x561b27ac4360_0 .net "q", 0 0, L_0x561b282c0ee0;  alias, 1 drivers
v0x561b27ac4420_0 .net "q_bar", 0 0, L_0x561b282c1120;  alias, 1 drivers
v0x561b27ac3cc0_0 .net "reset", 0 0, L_0x561b282c14a0;  1 drivers
v0x561b27ac27c0_0 .net "set", 0 0, L_0x561b282c12d0;  1 drivers
S_0x561b27ab5f20 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c2f30 .functor AND 1, v0x561b28256be0_0, L_0x561b282c4f20, C4<1>, C4<1>;
L_0x561b282c2fc0 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c3030 .functor AND 1, L_0x561b282c2fc0, L_0x561b282c27c0, C4<1>, C4<1>;
L_0x561b282c30f0 .functor OR 1, L_0x561b282c2f30, L_0x561b282c3030, C4<0>, C4<0>;
o0x7fcde06ae848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27a9a3e0_0 name=_ivl_0
v0x561b27a9a4e0_0 .net *"_ivl_4", 0 0, L_0x561b282c2f30;  1 drivers
v0x561b27a98ee0_0 .net *"_ivl_6", 0 0, L_0x561b282c2fc0;  1 drivers
v0x561b27a98fa0_0 .net *"_ivl_8", 0 0, L_0x561b282c3030;  1 drivers
v0x561b27a99af0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a99b90_0 .net "data", 0 0, L_0x561b282c4f20;  1 drivers
v0x561b27a97ff0_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27a98090_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27a97950_0 .net "out", 0 0, L_0x561b282c1990;  1 drivers
v0x561b27a96450_0 .net "q", 0 0, L_0x561b282c27c0;  1 drivers
v0x561b27a964f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c1990 .functor MUXZ 1, o0x7fcde06ae848, L_0x561b282c27c0, v0x561b28256e90_0, C4<>;
S_0x561b27ab5630 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ab5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c25b0 .functor NOT 1, L_0x561b282c30f0, C4<0>, C4<0>, C4<0>;
L_0x561b282c2ec0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27a9e820_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a9e8c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a9d320_0 .net "d", 0 0, L_0x561b282c30f0;  1 drivers
v0x561b27a9d3c0_0 .net "master_q", 0 0, L_0x561b282c1e90;  1 drivers
v0x561b27a9df30_0 .net "master_q_bar", 0 0, L_0x561b282c2110;  1 drivers
L_0x7fcde0580458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27a9e020_0 .net "preset", 0 0, L_0x7fcde0580458;  1 drivers
v0x561b27a9bce0_0 .net "q", 0 0, L_0x561b282c27c0;  alias, 1 drivers
v0x561b27a9aa80_0 .net "q_bar", 0 0, L_0x561b282c2a00;  1 drivers
S_0x561b27ab3b30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ab5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c2210 .functor AND 1, L_0x561b282c30f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c22d0 .functor NOT 1, L_0x561b282c2210, C4<0>, C4<0>, C4<0>;
L_0x561b282c23e0 .functor AND 1, L_0x561b282c25b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c2470 .functor NOT 1, L_0x561b282c23e0, C4<0>, C4<0>, C4<0>;
v0x561b27aacc60_0 .net *"_ivl_0", 0 0, L_0x561b282c2210;  1 drivers
v0x561b27aacd40_0 .net *"_ivl_4", 0 0, L_0x561b282c23e0;  1 drivers
v0x561b27aac5c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aac660_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27aab0c0_0 .net "preset", 0 0, L_0x7fcde0580458;  alias, 1 drivers
v0x561b27aab160_0 .net "q", 0 0, L_0x561b282c1e90;  alias, 1 drivers
v0x561b27aabcd0_0 .net "q_bar", 0 0, L_0x561b282c2110;  alias, 1 drivers
v0x561b27aabd70_0 .net "reset", 0 0, L_0x561b282c25b0;  1 drivers
v0x561b27aa99f0_0 .net "set", 0 0, L_0x561b282c30f0;  alias, 1 drivers
S_0x561b27ab1f90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ab3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c1cd0 .functor AND 1, L_0x561b282c22d0, L_0x7fcde0580458, C4<1>, C4<1>;
L_0x561b282c1d40 .functor AND 1, L_0x561b282c1cd0, L_0x561b282c2110, C4<1>, C4<1>;
L_0x561b282c1e90 .functor NOT 1, L_0x561b282c1d40, C4<0>, C4<0>, C4<0>;
L_0x561b282c1f90 .functor AND 1, L_0x561b282c2470, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c2050 .functor AND 1, L_0x561b282c1f90, L_0x561b282c1e90, C4<1>, C4<1>;
L_0x561b282c2110 .functor NOT 1, L_0x561b282c2050, C4<0>, C4<0>, C4<0>;
v0x561b27ab2ba0_0 .net *"_ivl_0", 0 0, L_0x561b282c1cd0;  1 drivers
v0x561b27ab2c80_0 .net *"_ivl_2", 0 0, L_0x561b282c1d40;  1 drivers
v0x561b27ab08c0_0 .net *"_ivl_6", 0 0, L_0x561b282c1f90;  1 drivers
v0x561b27ab0960_0 .net *"_ivl_8", 0 0, L_0x561b282c2050;  1 drivers
v0x561b27aaf6f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aaf790_0 .net "preset", 0 0, L_0x7fcde0580458;  alias, 1 drivers
v0x561b27aaf050_0 .net "q", 0 0, L_0x561b282c1e90;  alias, 1 drivers
v0x561b27aaf110_0 .net "q_bar", 0 0, L_0x561b282c2110;  alias, 1 drivers
v0x561b27aadb50_0 .net "reset", 0 0, L_0x561b282c2470;  1 drivers
v0x561b27aae760_0 .net "set", 0 0, L_0x561b282c22d0;  1 drivers
S_0x561b27aa8820 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ab5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c2b40 .functor AND 1, L_0x561b282c1e90, L_0x561b282c2ec0, C4<1>, C4<1>;
L_0x561b282c2bb0 .functor NOT 1, L_0x561b282c2b40, C4<0>, C4<0>, C4<0>;
L_0x561b282c2cc0 .functor AND 1, L_0x561b282c2110, L_0x561b282c2ec0, C4<1>, C4<1>;
L_0x561b282c2d80 .functor NOT 1, L_0x561b282c2cc0, C4<0>, C4<0>, C4<0>;
v0x561b27aa1950_0 .net *"_ivl_0", 0 0, L_0x561b282c2b40;  1 drivers
v0x561b27aa1a30_0 .net *"_ivl_4", 0 0, L_0x561b282c2cc0;  1 drivers
v0x561b27aa12b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aa1350_0 .net "enable", 0 0, L_0x561b282c2ec0;  1 drivers
v0x561b27a9fdb0_0 .net "preset", 0 0, L_0x7fcde0580458;  alias, 1 drivers
v0x561b27a9fe50_0 .net "q", 0 0, L_0x561b282c27c0;  alias, 1 drivers
v0x561b27aa09c0_0 .net "q_bar", 0 0, L_0x561b282c2a00;  alias, 1 drivers
v0x561b27aa0a60_0 .net "reset", 0 0, L_0x561b282c2110;  alias, 1 drivers
v0x561b27a9eec0_0 .net "set", 0 0, L_0x561b282c1e90;  alias, 1 drivers
S_0x561b27aa6c80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27aa8820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c2670 .functor AND 1, L_0x561b282c2bb0, L_0x7fcde0580458, C4<1>, C4<1>;
L_0x561b282c2700 .functor AND 1, L_0x561b282c2670, L_0x561b282c2a00, C4<1>, C4<1>;
L_0x561b282c27c0 .functor NOT 1, L_0x561b282c2700, C4<0>, C4<0>, C4<0>;
L_0x561b282c2880 .functor AND 1, L_0x561b282c2d80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c2940 .functor AND 1, L_0x561b282c2880, L_0x561b282c27c0, C4<1>, C4<1>;
L_0x561b282c2a00 .functor NOT 1, L_0x561b282c2940, C4<0>, C4<0>, C4<0>;
v0x561b27aa7890_0 .net *"_ivl_0", 0 0, L_0x561b282c2670;  1 drivers
v0x561b27aa7990_0 .net *"_ivl_2", 0 0, L_0x561b282c2700;  1 drivers
v0x561b27aa5d90_0 .net *"_ivl_6", 0 0, L_0x561b282c2880;  1 drivers
v0x561b27aa5e80_0 .net *"_ivl_8", 0 0, L_0x561b282c2940;  1 drivers
v0x561b27aa56f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27aa5790_0 .net "preset", 0 0, L_0x7fcde0580458;  alias, 1 drivers
v0x561b27aa41f0_0 .net "q", 0 0, L_0x561b282c27c0;  alias, 1 drivers
v0x561b27aa42b0_0 .net "q_bar", 0 0, L_0x561b282c2a00;  alias, 1 drivers
v0x561b27aa4e00_0 .net "reset", 0 0, L_0x561b282c2d80;  1 drivers
v0x561b27aa2b20_0 .net "set", 0 0, L_0x561b282c2bb0;  1 drivers
S_0x561b27a97060 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27b80410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c4600 .functor AND 1, v0x561b28256be0_0, L_0x561b282c5010, C4<1>, C4<1>;
L_0x561b282c4690 .functor NOT 1, v0x561b28256be0_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c4700 .functor AND 1, L_0x561b282c4690, L_0x561b282c3e90, C4<1>, C4<1>;
L_0x561b282c47c0 .functor OR 1, L_0x561b282c4600, L_0x561b282c4700, C4<0>, C4<0>;
o0x7fcde06af508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27a79860_0 name=_ivl_0
v0x561b27a79960_0 .net *"_ivl_4", 0 0, L_0x561b282c4600;  1 drivers
v0x561b27a77580_0 .net *"_ivl_6", 0 0, L_0x561b282c4690;  1 drivers
v0x561b27a77640_0 .net *"_ivl_8", 0 0, L_0x561b282c4700;  1 drivers
v0x561b27a763b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a76450_0 .net "data", 0 0, L_0x561b282c5010;  1 drivers
v0x561b27a75d10_0 .net "enable_in", 0 0, v0x561b28256be0_0;  alias, 1 drivers
v0x561b27a75db0_0 .net "enable_out", 0 0, v0x561b28256e90_0;  alias, 1 drivers
v0x561b27a74810_0 .net "out", 0 0, L_0x561b282c3270;  1 drivers
v0x561b27a75420_0 .net "q", 0 0, L_0x561b282c3e90;  1 drivers
v0x561b27a754c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c3270 .functor MUXZ 1, o0x7fcde06af508, L_0x561b282c3e90, v0x561b28256e90_0, C4<>;
S_0x561b27a93bb0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a97060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c3c80 .functor NOT 1, L_0x561b282c47c0, C4<0>, C4<0>, C4<0>;
L_0x561b282c4590 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27a7b6e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a7b780_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a7c2f0_0 .net "d", 0 0, L_0x561b282c47c0;  1 drivers
v0x561b27a7c390_0 .net "master_q", 0 0, L_0x561b282c3560;  1 drivers
v0x561b27a7a7f0_0 .net "master_q_bar", 0 0, L_0x561b282c37e0;  1 drivers
L_0x7fcde05804a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27a7a8e0_0 .net "preset", 0 0, L_0x7fcde05804a0;  1 drivers
v0x561b27a7a1e0_0 .net "q", 0 0, L_0x561b282c3e90;  alias, 1 drivers
v0x561b27a78c50_0 .net "q_bar", 0 0, L_0x561b282c40d0;  1 drivers
S_0x561b27a93510 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a93bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c38e0 .functor AND 1, L_0x561b282c47c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c39a0 .functor NOT 1, L_0x561b282c38e0, C4<0>, C4<0>, C4<0>;
L_0x561b282c3ab0 .functor AND 1, L_0x561b282c3c80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c3b40 .functor NOT 1, L_0x561b282c3ab0, C4<0>, C4<0>, C4<0>;
v0x561b27a8a980_0 .net *"_ivl_0", 0 0, L_0x561b282c38e0;  1 drivers
v0x561b27a8aa60_0 .net *"_ivl_4", 0 0, L_0x561b282c3ab0;  1 drivers
v0x561b27a89480_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a89520_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a8a090_0 .net "preset", 0 0, L_0x7fcde05804a0;  alias, 1 drivers
v0x561b27a8a130_0 .net "q", 0 0, L_0x561b282c3560;  alias, 1 drivers
v0x561b27a88590_0 .net "q_bar", 0 0, L_0x561b282c37e0;  alias, 1 drivers
v0x561b27a88630_0 .net "reset", 0 0, L_0x561b282c3c80;  1 drivers
v0x561b27a87ef0_0 .net "set", 0 0, L_0x561b282c47c0;  alias, 1 drivers
S_0x561b27a92c20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a93510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c33a0 .functor AND 1, L_0x561b282c39a0, L_0x7fcde05804a0, C4<1>, C4<1>;
L_0x561b282c3410 .functor AND 1, L_0x561b282c33a0, L_0x561b282c37e0, C4<1>, C4<1>;
L_0x561b282c3560 .functor NOT 1, L_0x561b282c3410, C4<0>, C4<0>, C4<0>;
L_0x561b282c3660 .functor AND 1, L_0x561b282c3b40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c3720 .functor AND 1, L_0x561b282c3660, L_0x561b282c3560, C4<1>, C4<1>;
L_0x561b282c37e0 .functor NOT 1, L_0x561b282c3720, C4<0>, C4<0>, C4<0>;
v0x561b27a91120_0 .net *"_ivl_0", 0 0, L_0x561b282c33a0;  1 drivers
v0x561b27a91200_0 .net *"_ivl_2", 0 0, L_0x561b282c3410;  1 drivers
v0x561b27a90a80_0 .net *"_ivl_6", 0 0, L_0x561b282c3660;  1 drivers
v0x561b27a90b20_0 .net *"_ivl_8", 0 0, L_0x561b282c3720;  1 drivers
v0x561b27a8f580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a8f620_0 .net "preset", 0 0, L_0x7fcde05804a0;  alias, 1 drivers
v0x561b27a90190_0 .net "q", 0 0, L_0x561b282c3560;  alias, 1 drivers
v0x561b27a90250_0 .net "q_bar", 0 0, L_0x561b282c37e0;  alias, 1 drivers
v0x561b27a8c1f0_0 .net "reset", 0 0, L_0x561b282c3b40;  1 drivers
v0x561b27a8b020_0 .net "set", 0 0, L_0x561b282c39a0;  1 drivers
S_0x561b27a869f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a93bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c4210 .functor AND 1, L_0x561b282c3560, L_0x561b282c4590, C4<1>, C4<1>;
L_0x561b282c4280 .functor NOT 1, L_0x561b282c4210, C4<0>, C4<0>, C4<0>;
L_0x561b282c4390 .functor AND 1, L_0x561b282c37e0, L_0x561b282c4590, C4<1>, C4<1>;
L_0x561b282c4450 .functor NOT 1, L_0x561b282c4390, C4<0>, C4<0>, C4<0>;
v0x561b27a7fb20_0 .net *"_ivl_0", 0 0, L_0x561b282c4210;  1 drivers
v0x561b27a7fc00_0 .net *"_ivl_4", 0 0, L_0x561b282c4390;  1 drivers
v0x561b27a80730_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a807d0_0 .net "enable", 0 0, L_0x561b282c4590;  1 drivers
v0x561b27a7e450_0 .net "preset", 0 0, L_0x7fcde05804a0;  alias, 1 drivers
v0x561b27a7e4f0_0 .net "q", 0 0, L_0x561b282c3e90;  alias, 1 drivers
v0x561b27a7d280_0 .net "q_bar", 0 0, L_0x561b282c40d0;  alias, 1 drivers
v0x561b27a7d320_0 .net "reset", 0 0, L_0x561b282c37e0;  alias, 1 drivers
v0x561b27a7cbe0_0 .net "set", 0 0, L_0x561b282c3560;  alias, 1 drivers
S_0x561b27a85320 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a869f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c3d40 .functor AND 1, L_0x561b282c4280, L_0x7fcde05804a0, C4<1>, C4<1>;
L_0x561b282c3dd0 .functor AND 1, L_0x561b282c3d40, L_0x561b282c40d0, C4<1>, C4<1>;
L_0x561b282c3e90 .functor NOT 1, L_0x561b282c3dd0, C4<0>, C4<0>, C4<0>;
L_0x561b282c3f50 .functor AND 1, L_0x561b282c4450, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c4010 .functor AND 1, L_0x561b282c3f50, L_0x561b282c3e90, C4<1>, C4<1>;
L_0x561b282c40d0 .functor NOT 1, L_0x561b282c4010, C4<0>, C4<0>, C4<0>;
v0x561b27a84150_0 .net *"_ivl_0", 0 0, L_0x561b282c3d40;  1 drivers
v0x561b27a84250_0 .net *"_ivl_2", 0 0, L_0x561b282c3dd0;  1 drivers
v0x561b27a83ab0_0 .net *"_ivl_6", 0 0, L_0x561b282c3f50;  1 drivers
v0x561b27a83ba0_0 .net *"_ivl_8", 0 0, L_0x561b282c4010;  1 drivers
v0x561b27a825b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a82650_0 .net "preset", 0 0, L_0x7fcde05804a0;  alias, 1 drivers
v0x561b27a831c0_0 .net "q", 0 0, L_0x561b282c3e90;  alias, 1 drivers
v0x561b27a83280_0 .net "q_bar", 0 0, L_0x561b282c40d0;  alias, 1 drivers
v0x561b27a816c0_0 .net "reset", 0 0, L_0x561b282c4450;  1 drivers
v0x561b27a81020_0 .net "set", 0 0, L_0x561b282c4280;  1 drivers
S_0x561b27a6ee40 .scope module, "c_reg" "byte_register" 3 400, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27e3ffc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e40060_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27e40bd0_0 .net "enable_in", 0 0, v0x561b28257130_0;  1 drivers
v0x561b27e40c70_0 .net "enable_out", 0 0, v0x561b282571d0_0;  1 drivers
v0x561b27e3d530_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27e3d5d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d0a10 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282d0b00 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282d0bf0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282d0ce0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282d0dd0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282d0ec0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282d0ff0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282d10e0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282d1220_0_0 .concat [ 1 1 1 1], L_0x561b282c54c0, L_0x561b282c6a60, L_0x561b282c8040, L_0x561b282c9620;
LS_0x561b282d1220_0_4 .concat [ 1 1 1 1], L_0x561b282cadc0, L_0x561b282cc490, L_0x561b282cdb60, L_0x561b282cf340;
L_0x561b282d1220 .concat [ 4 4 0 0], LS_0x561b282d1220_0_0, LS_0x561b282d1220_0_4;
S_0x561b27a6e550 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c6750 .functor AND 1, v0x561b28257130_0, L_0x561b282d0a10, C4<1>, C4<1>;
L_0x561b282c67e0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c6850 .functor AND 1, L_0x561b282c67e0, L_0x561b282c6040, C4<1>, C4<1>;
L_0x561b282c6910 .functor OR 1, L_0x561b282c6750, L_0x561b282c6850, C4<0>, C4<0>;
o0x7fcde06b02e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27a0fcd0_0 name=_ivl_0
v0x561b27a0fdd0_0 .net *"_ivl_4", 0 0, L_0x561b282c6750;  1 drivers
v0x561b27a0ec30_0 .net *"_ivl_6", 0 0, L_0x561b282c67e0;  1 drivers
v0x561b27a0ecf0_0 .net *"_ivl_8", 0 0, L_0x561b282c6850;  1 drivers
v0x561b27a0db90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a0dc80_0 .net "data", 0 0, L_0x561b282d0a10;  1 drivers
v0x561b27a0caf0_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b27a0cb90_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b27a0ba50_0 .net "out", 0 0, L_0x561b282c54c0;  1 drivers
v0x561b27a0a9b0_0 .net "q", 0 0, L_0x561b282c6040;  1 drivers
v0x561b27a0aa50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c54c0 .functor MUXZ 1, o0x7fcde06b02e8, L_0x561b282c6040, v0x561b282571d0_0, C4<>;
S_0x561b27a6ca50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a6e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c5e30 .functor NOT 1, L_0x561b282c6910, C4<0>, C4<0>, C4<0>;
L_0x561b282c66e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27a57740_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a57800_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a56390_0 .net "d", 0 0, L_0x561b282c6910;  1 drivers
v0x561b27a56430_0 .net "master_q", 0 0, L_0x561b282c57b0;  1 drivers
v0x561b27a56e50_0 .net "master_q_bar", 0 0, L_0x561b282c5a00;  1 drivers
L_0x7fcde05804e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27a56f40_0 .net "preset", 0 0, L_0x7fcde05804e8;  1 drivers
v0x561b27a11ea0_0 .net "q", 0 0, L_0x561b282c6040;  alias, 1 drivers
v0x561b27a10d70_0 .net "q_bar", 0 0, L_0x561b282c6250;  1 drivers
S_0x561b27a6aeb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a6ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c5ac0 .functor AND 1, L_0x561b282c6910, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c5b80 .functor NOT 1, L_0x561b282c5ac0, C4<0>, C4<0>, C4<0>;
L_0x561b282c5c90 .functor AND 1, L_0x561b282c5e30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c5d20 .functor NOT 1, L_0x561b282c5c90, C4<0>, C4<0>, C4<0>;
v0x561b27a654e0_0 .net *"_ivl_0", 0 0, L_0x561b282c5ac0;  1 drivers
v0x561b27a655c0_0 .net *"_ivl_4", 0 0, L_0x561b282c5c90;  1 drivers
v0x561b27a63fe0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a64080_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a64bf0_0 .net "preset", 0 0, L_0x7fcde05804e8;  alias, 1 drivers
v0x561b27a64ce0_0 .net "q", 0 0, L_0x561b282c57b0;  alias, 1 drivers
v0x561b27a62910_0 .net "q_bar", 0 0, L_0x561b282c5a00;  alias, 1 drivers
v0x561b27a629b0_0 .net "reset", 0 0, L_0x561b282c5e30;  1 drivers
v0x561b27a61740_0 .net "set", 0 0, L_0x561b282c6910;  alias, 1 drivers
S_0x561b27a6bac0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a6aeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c55f0 .functor AND 1, L_0x561b282c5b80, L_0x7fcde05804e8, C4<1>, C4<1>;
L_0x561b282c5660 .functor AND 1, L_0x561b282c55f0, L_0x561b282c5a00, C4<1>, C4<1>;
L_0x561b282c57b0 .functor NOT 1, L_0x561b282c5660, C4<0>, C4<0>, C4<0>;
L_0x561b282c58b0 .functor AND 1, L_0x561b282c5d20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c5940 .functor AND 1, L_0x561b282c58b0, L_0x561b282c57b0, C4<1>, C4<1>;
L_0x561b282c5a00 .functor NOT 1, L_0x561b282c5940, C4<0>, C4<0>, C4<0>;
v0x561b27a69880_0 .net *"_ivl_0", 0 0, L_0x561b282c55f0;  1 drivers
v0x561b27a68610_0 .net *"_ivl_2", 0 0, L_0x561b282c5660;  1 drivers
v0x561b27a686d0_0 .net *"_ivl_6", 0 0, L_0x561b282c58b0;  1 drivers
v0x561b27a67f70_0 .net *"_ivl_8", 0 0, L_0x561b282c5940;  1 drivers
v0x561b27a68030_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a66a70_0 .net "preset", 0 0, L_0x7fcde05804e8;  alias, 1 drivers
v0x561b27a66b30_0 .net "q", 0 0, L_0x561b282c57b0;  alias, 1 drivers
v0x561b27a67680_0 .net "q_bar", 0 0, L_0x561b282c5a00;  alias, 1 drivers
v0x561b27a67720_0 .net "reset", 0 0, L_0x561b282c5d20;  1 drivers
v0x561b27a65b80_0 .net "set", 0 0, L_0x561b282c5b80;  1 drivers
S_0x561b27a610a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a6ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c6390 .functor AND 1, L_0x561b282c57b0, L_0x561b282c66e0, C4<1>, C4<1>;
L_0x561b282c6400 .functor NOT 1, L_0x561b282c6390, C4<0>, C4<0>, C4<0>;
L_0x561b282c6510 .functor AND 1, L_0x561b282c5a00, L_0x561b282c66e0, C4<1>, C4<1>;
L_0x561b282c65d0 .functor NOT 1, L_0x561b282c6510, C4<0>, C4<0>, C4<0>;
v0x561b27a5a870_0 .net *"_ivl_0", 0 0, L_0x561b282c6390;  1 drivers
v0x561b27a5a950_0 .net *"_ivl_4", 0 0, L_0x561b282c6510;  1 drivers
v0x561b27a5a1d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a5a270_0 .net "enable", 0 0, L_0x561b282c66e0;  1 drivers
v0x561b27a58cd0_0 .net "preset", 0 0, L_0x7fcde05804e8;  alias, 1 drivers
v0x561b27a58d70_0 .net "q", 0 0, L_0x561b282c6040;  alias, 1 drivers
v0x561b27a598e0_0 .net "q_bar", 0 0, L_0x561b282c6250;  alias, 1 drivers
v0x561b27a59980_0 .net "reset", 0 0, L_0x561b282c5a00;  alias, 1 drivers
v0x561b27a57de0_0 .net "set", 0 0, L_0x561b282c57b0;  alias, 1 drivers
S_0x561b27a607b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a610a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c5ef0 .functor AND 1, L_0x561b282c6400, L_0x7fcde05804e8, C4<1>, C4<1>;
L_0x561b282c5f80 .functor AND 1, L_0x561b282c5ef0, L_0x561b282c6250, C4<1>, C4<1>;
L_0x561b282c6040 .functor NOT 1, L_0x561b282c5f80, C4<0>, C4<0>, C4<0>;
L_0x561b282c6100 .functor AND 1, L_0x561b282c65d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c6190 .functor AND 1, L_0x561b282c6100, L_0x561b282c6040, C4<1>, C4<1>;
L_0x561b282c6250 .functor NOT 1, L_0x561b282c6190, C4<0>, C4<0>, C4<0>;
v0x561b27a5ecb0_0 .net *"_ivl_0", 0 0, L_0x561b282c5ef0;  1 drivers
v0x561b27a5ed90_0 .net *"_ivl_2", 0 0, L_0x561b282c5f80;  1 drivers
v0x561b27a5e610_0 .net *"_ivl_6", 0 0, L_0x561b282c6100;  1 drivers
v0x561b27a5e6b0_0 .net *"_ivl_8", 0 0, L_0x561b282c6190;  1 drivers
v0x561b27a5d110_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a5d1b0_0 .net "preset", 0 0, L_0x7fcde05804e8;  alias, 1 drivers
v0x561b27a5dd20_0 .net "q", 0 0, L_0x561b282c6040;  alias, 1 drivers
v0x561b27a5ddc0_0 .net "q_bar", 0 0, L_0x561b282c6250;  alias, 1 drivers
v0x561b27a5ba40_0 .net "reset", 0 0, L_0x561b282c65d0;  1 drivers
v0x561b27a5bb00_0 .net "set", 0 0, L_0x561b282c6400;  1 drivers
S_0x561b27a08720 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c7d30 .functor AND 1, v0x561b28257130_0, L_0x561b282d0b00, C4<1>, C4<1>;
L_0x561b282c7dc0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c7e30 .functor AND 1, L_0x561b282c7dc0, L_0x561b282c7620, C4<1>, C4<1>;
L_0x561b282c7ef0 .functor OR 1, L_0x561b282c7d30, L_0x561b282c7e30, C4<0>, C4<0>;
o0x7fcde06b1008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b278203a0_0 name=_ivl_0
v0x561b278204a0_0 .net *"_ivl_4", 0 0, L_0x561b282c7d30;  1 drivers
v0x561b2781fd00_0 .net *"_ivl_6", 0 0, L_0x561b282c7dc0;  1 drivers
v0x561b2781fdc0_0 .net *"_ivl_8", 0 0, L_0x561b282c7e30;  1 drivers
v0x561b2781e800_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2781e8a0_0 .net "data", 0 0, L_0x561b282d0b00;  1 drivers
v0x561b2781f410_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b2781f4b0_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b2781d130_0 .net "out", 0 0, L_0x561b282c6a60;  1 drivers
v0x561b2781bf60_0 .net "q", 0 0, L_0x561b282c7620;  1 drivers
v0x561b2781c000_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c6a60 .functor MUXZ 1, o0x7fcde06b1008, L_0x561b282c7620, v0x561b282571d0_0, C4<>;
S_0x561b27a065e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a08720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c7410 .functor NOT 1, L_0x561b282c7ef0, C4<0>, C4<0>, C4<0>;
L_0x561b282c7cc0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27824000_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278240a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27822e30_0 .net "d", 0 0, L_0x561b282c7ef0;  1 drivers
v0x561b27822ed0_0 .net "master_q", 0 0, L_0x561b282c6d50;  1 drivers
v0x561b27822790_0 .net "master_q_bar", 0 0, L_0x561b282c6fa0;  1 drivers
L_0x7fcde0580530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27822880_0 .net "preset", 0 0, L_0x7fcde0580530;  1 drivers
v0x561b27821320_0 .net "q", 0 0, L_0x561b282c7620;  alias, 1 drivers
v0x561b27821ea0_0 .net "q_bar", 0 0, L_0x561b282c7830;  1 drivers
S_0x561b27a05540 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a065e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c70a0 .functor AND 1, L_0x561b282c7ef0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c7160 .functor NOT 1, L_0x561b282c70a0, C4<0>, C4<0>, C4<0>;
L_0x561b282c7270 .functor AND 1, L_0x561b282c7410, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c7300 .functor NOT 1, L_0x561b282c7270, C4<0>, C4<0>, C4<0>;
v0x561b279fad80_0 .net *"_ivl_0", 0 0, L_0x561b282c70a0;  1 drivers
v0x561b279fae60_0 .net *"_ivl_4", 0 0, L_0x561b282c7270;  1 drivers
v0x561b279f9ce0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279f9d80_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279f8c40_0 .net "preset", 0 0, L_0x7fcde0580530;  alias, 1 drivers
v0x561b279f8ce0_0 .net "q", 0 0, L_0x561b282c6d50;  alias, 1 drivers
v0x561b279f7ce0_0 .net "q_bar", 0 0, L_0x561b282c6fa0;  alias, 1 drivers
v0x561b279f7d80_0 .net "reset", 0 0, L_0x561b282c7410;  1 drivers
v0x561b27c6a790_0 .net "set", 0 0, L_0x561b282c7ef0;  alias, 1 drivers
S_0x561b27a03400 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a05540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c6b90 .functor AND 1, L_0x561b282c7160, L_0x7fcde0580530, C4<1>, C4<1>;
L_0x561b282c6c00 .functor AND 1, L_0x561b282c6b90, L_0x561b282c6fa0, C4<1>, C4<1>;
L_0x561b282c6d50 .functor NOT 1, L_0x561b282c6c00, C4<0>, C4<0>, C4<0>;
L_0x561b282c6e50 .functor AND 1, L_0x561b282c7300, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c6ee0 .functor AND 1, L_0x561b282c6e50, L_0x561b282c6d50, C4<1>, C4<1>;
L_0x561b282c6fa0 .functor NOT 1, L_0x561b282c6ee0, C4<0>, C4<0>, C4<0>;
v0x561b27a02360_0 .net *"_ivl_0", 0 0, L_0x561b282c6b90;  1 drivers
v0x561b27a02440_0 .net *"_ivl_2", 0 0, L_0x561b282c6c00;  1 drivers
v0x561b27a012c0_0 .net *"_ivl_6", 0 0, L_0x561b282c6e50;  1 drivers
v0x561b27a01360_0 .net *"_ivl_8", 0 0, L_0x561b282c6ee0;  1 drivers
v0x561b279ff000_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279ff0a0_0 .net "preset", 0 0, L_0x7fcde0580530;  alias, 1 drivers
v0x561b279fdf60_0 .net "q", 0 0, L_0x561b282c6d50;  alias, 1 drivers
v0x561b279fe020_0 .net "q_bar", 0 0, L_0x561b282c6fa0;  alias, 1 drivers
v0x561b279fcec0_0 .net "reset", 0 0, L_0x561b282c7300;  1 drivers
v0x561b279fbe20_0 .net "set", 0 0, L_0x561b282c7160;  1 drivers
S_0x561b27c6b7d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a065e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c7970 .functor AND 1, L_0x561b282c6d50, L_0x561b282c7cc0, C4<1>, C4<1>;
L_0x561b282c79e0 .functor NOT 1, L_0x561b282c7970, C4<0>, C4<0>, C4<0>;
L_0x561b282c7af0 .functor AND 1, L_0x561b282c6fa0, L_0x561b282c7cc0, C4<1>, C4<1>;
L_0x561b282c7bb0 .functor NOT 1, L_0x561b282c7af0, C4<0>, C4<0>, C4<0>;
v0x561b27c5ceb0_0 .net *"_ivl_0", 0 0, L_0x561b282c7970;  1 drivers
v0x561b27c5cf90_0 .net *"_ivl_4", 0 0, L_0x561b282c7af0;  1 drivers
v0x561b27c5def0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c5df90_0 .net "enable", 0 0, L_0x561b282c7cc0;  1 drivers
v0x561b27c5a350_0 .net "preset", 0 0, L_0x7fcde0580530;  alias, 1 drivers
v0x561b27c5a3f0_0 .net "q", 0 0, L_0x561b282c7620;  alias, 1 drivers
v0x561b27c5b390_0 .net "q_bar", 0 0, L_0x561b282c7830;  alias, 1 drivers
v0x561b27c5b430_0 .net "reset", 0 0, L_0x561b282c6fa0;  alias, 1 drivers
v0x561b27c58720_0 .net "set", 0 0, L_0x561b282c6d50;  alias, 1 drivers
S_0x561b27c68c70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c74d0 .functor AND 1, L_0x561b282c79e0, L_0x7fcde0580530, C4<1>, C4<1>;
L_0x561b282c7560 .functor AND 1, L_0x561b282c74d0, L_0x561b282c7830, C4<1>, C4<1>;
L_0x561b282c7620 .functor NOT 1, L_0x561b282c7560, C4<0>, C4<0>, C4<0>;
L_0x561b282c76e0 .functor AND 1, L_0x561b282c7bb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c7770 .functor AND 1, L_0x561b282c76e0, L_0x561b282c7620, C4<1>, C4<1>;
L_0x561b282c7830 .functor NOT 1, L_0x561b282c7770, C4<0>, C4<0>, C4<0>;
v0x561b27c650d0_0 .net *"_ivl_0", 0 0, L_0x561b282c74d0;  1 drivers
v0x561b27c651d0_0 .net *"_ivl_2", 0 0, L_0x561b282c7560;  1 drivers
v0x561b27c66110_0 .net *"_ivl_6", 0 0, L_0x561b282c76e0;  1 drivers
v0x561b27c66200_0 .net *"_ivl_8", 0 0, L_0x561b282c7770;  1 drivers
v0x561b27c62570_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c62610_0 .net "preset", 0 0, L_0x7fcde0580530;  alias, 1 drivers
v0x561b27c635b0_0 .net "q", 0 0, L_0x561b282c7620;  alias, 1 drivers
v0x561b27c63670_0 .net "q_bar", 0 0, L_0x561b282c7830;  alias, 1 drivers
v0x561b27c5fa10_0 .net "reset", 0 0, L_0x561b282c7bb0;  1 drivers
v0x561b27c60a50_0 .net "set", 0 0, L_0x561b282c79e0;  1 drivers
S_0x561b2781b8c0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282c9310 .functor AND 1, v0x561b28257130_0, L_0x561b282d0bf0, C4<1>, C4<1>;
L_0x561b282c93a0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282c9410 .functor AND 1, L_0x561b282c93a0, L_0x561b282c8c00, C4<1>, C4<1>;
L_0x561b282c94d0 .functor OR 1, L_0x561b282c9310, L_0x561b282c9410, C4<0>, C4<0>;
o0x7fcde06b1cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b277ffd80_0 name=_ivl_0
v0x561b277ffe80_0 .net *"_ivl_4", 0 0, L_0x561b282c9310;  1 drivers
v0x561b277fe880_0 .net *"_ivl_6", 0 0, L_0x561b282c93a0;  1 drivers
v0x561b277fe940_0 .net *"_ivl_8", 0 0, L_0x561b282c9410;  1 drivers
v0x561b277ff490_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277ff530_0 .net "data", 0 0, L_0x561b282d0bf0;  1 drivers
v0x561b277fd990_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b277fda80_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b277fd2f0_0 .net "out", 0 0, L_0x561b282c8040;  1 drivers
v0x561b277fbdf0_0 .net "q", 0 0, L_0x561b282c8c00;  1 drivers
v0x561b277fbe90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c8040 .functor MUXZ 1, o0x7fcde06b1cc8, L_0x561b282c8c00, v0x561b282571d0_0, C4<>;
S_0x561b2781afd0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2781b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c89f0 .functor NOT 1, L_0x561b282c94d0, C4<0>, C4<0>, C4<0>;
L_0x561b282c92a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278041c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27804260_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27802cc0_0 .net "d", 0 0, L_0x561b282c94d0;  1 drivers
v0x561b27802d60_0 .net "master_q", 0 0, L_0x561b282c8330;  1 drivers
v0x561b278038d0_0 .net "master_q_bar", 0 0, L_0x561b282c8580;  1 drivers
L_0x7fcde0580578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b278039c0_0 .net "preset", 0 0, L_0x7fcde0580578;  1 drivers
v0x561b27801680_0 .net "q", 0 0, L_0x561b282c8c00;  alias, 1 drivers
v0x561b27800420_0 .net "q_bar", 0 0, L_0x561b282c8e10;  1 drivers
S_0x561b278194d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2781afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c8680 .functor AND 1, L_0x561b282c94d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c8740 .functor NOT 1, L_0x561b282c8680, C4<0>, C4<0>, C4<0>;
L_0x561b282c8850 .functor AND 1, L_0x561b282c89f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c88e0 .functor NOT 1, L_0x561b282c8850, C4<0>, C4<0>, C4<0>;
v0x561b27812600_0 .net *"_ivl_0", 0 0, L_0x561b282c8680;  1 drivers
v0x561b278126e0_0 .net *"_ivl_4", 0 0, L_0x561b282c8850;  1 drivers
v0x561b27811f60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27812000_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27810a60_0 .net "preset", 0 0, L_0x7fcde0580578;  alias, 1 drivers
v0x561b27810b00_0 .net "q", 0 0, L_0x561b282c8330;  alias, 1 drivers
v0x561b27811670_0 .net "q_bar", 0 0, L_0x561b282c8580;  alias, 1 drivers
v0x561b27811710_0 .net "reset", 0 0, L_0x561b282c89f0;  1 drivers
v0x561b2780f390_0 .net "set", 0 0, L_0x561b282c94d0;  alias, 1 drivers
S_0x561b27817930 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278194d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c8170 .functor AND 1, L_0x561b282c8740, L_0x7fcde0580578, C4<1>, C4<1>;
L_0x561b282c81e0 .functor AND 1, L_0x561b282c8170, L_0x561b282c8580, C4<1>, C4<1>;
L_0x561b282c8330 .functor NOT 1, L_0x561b282c81e0, C4<0>, C4<0>, C4<0>;
L_0x561b282c8430 .functor AND 1, L_0x561b282c88e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c84c0 .functor AND 1, L_0x561b282c8430, L_0x561b282c8330, C4<1>, C4<1>;
L_0x561b282c8580 .functor NOT 1, L_0x561b282c84c0, C4<0>, C4<0>, C4<0>;
v0x561b27818540_0 .net *"_ivl_0", 0 0, L_0x561b282c8170;  1 drivers
v0x561b27818620_0 .net *"_ivl_2", 0 0, L_0x561b282c81e0;  1 drivers
v0x561b27816260_0 .net *"_ivl_6", 0 0, L_0x561b282c8430;  1 drivers
v0x561b27816330_0 .net *"_ivl_8", 0 0, L_0x561b282c84c0;  1 drivers
v0x561b27815090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27815130_0 .net "preset", 0 0, L_0x7fcde0580578;  alias, 1 drivers
v0x561b278149f0_0 .net "q", 0 0, L_0x561b282c8330;  alias, 1 drivers
v0x561b27814ab0_0 .net "q_bar", 0 0, L_0x561b282c8580;  alias, 1 drivers
v0x561b278134f0_0 .net "reset", 0 0, L_0x561b282c88e0;  1 drivers
v0x561b27814100_0 .net "set", 0 0, L_0x561b282c8740;  1 drivers
S_0x561b2780e1c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2781afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c8f50 .functor AND 1, L_0x561b282c8330, L_0x561b282c92a0, C4<1>, C4<1>;
L_0x561b282c8fc0 .functor NOT 1, L_0x561b282c8f50, C4<0>, C4<0>, C4<0>;
L_0x561b282c90d0 .functor AND 1, L_0x561b282c8580, L_0x561b282c92a0, C4<1>, C4<1>;
L_0x561b282c9190 .functor NOT 1, L_0x561b282c90d0, C4<0>, C4<0>, C4<0>;
v0x561b278072f0_0 .net *"_ivl_0", 0 0, L_0x561b282c8f50;  1 drivers
v0x561b278073d0_0 .net *"_ivl_4", 0 0, L_0x561b282c90d0;  1 drivers
v0x561b27806c50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27806cf0_0 .net "enable", 0 0, L_0x561b282c92a0;  1 drivers
v0x561b27805750_0 .net "preset", 0 0, L_0x7fcde0580578;  alias, 1 drivers
v0x561b278057f0_0 .net "q", 0 0, L_0x561b282c8c00;  alias, 1 drivers
v0x561b27806360_0 .net "q_bar", 0 0, L_0x561b282c8e10;  alias, 1 drivers
v0x561b27806400_0 .net "reset", 0 0, L_0x561b282c8580;  alias, 1 drivers
v0x561b27804860_0 .net "set", 0 0, L_0x561b282c8330;  alias, 1 drivers
S_0x561b2780c620 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2780e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c8ab0 .functor AND 1, L_0x561b282c8fc0, L_0x7fcde0580578, C4<1>, C4<1>;
L_0x561b282c8b40 .functor AND 1, L_0x561b282c8ab0, L_0x561b282c8e10, C4<1>, C4<1>;
L_0x561b282c8c00 .functor NOT 1, L_0x561b282c8b40, C4<0>, C4<0>, C4<0>;
L_0x561b282c8cc0 .functor AND 1, L_0x561b282c9190, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c8d50 .functor AND 1, L_0x561b282c8cc0, L_0x561b282c8c00, C4<1>, C4<1>;
L_0x561b282c8e10 .functor NOT 1, L_0x561b282c8d50, C4<0>, C4<0>, C4<0>;
v0x561b2780d230_0 .net *"_ivl_0", 0 0, L_0x561b282c8ab0;  1 drivers
v0x561b2780d330_0 .net *"_ivl_2", 0 0, L_0x561b282c8b40;  1 drivers
v0x561b2780b730_0 .net *"_ivl_6", 0 0, L_0x561b282c8cc0;  1 drivers
v0x561b2780b820_0 .net *"_ivl_8", 0 0, L_0x561b282c8d50;  1 drivers
v0x561b2780b090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2780b130_0 .net "preset", 0 0, L_0x7fcde0580578;  alias, 1 drivers
v0x561b27809b90_0 .net "q", 0 0, L_0x561b282c8c00;  alias, 1 drivers
v0x561b27809c50_0 .net "q_bar", 0 0, L_0x561b282c8e10;  alias, 1 drivers
v0x561b2780a7a0_0 .net "reset", 0 0, L_0x561b282c9190;  1 drivers
v0x561b278084c0_0 .net "set", 0 0, L_0x561b282c8fc0;  1 drivers
S_0x561b277fca00 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ca980 .functor AND 1, v0x561b28257130_0, L_0x561b282d0ce0, C4<1>, C4<1>;
L_0x561b27e3f0d0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b27e3f140 .functor AND 1, L_0x561b27e3f0d0, L_0x561b282ca240, C4<1>, C4<1>;
L_0x561b282cac70 .functor OR 1, L_0x561b282ca980, L_0x561b27e3f140, C4<0>, C4<0>;
o0x7fcde06b2988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b277e04a0_0 name=_ivl_0
v0x561b277e05a0_0 .net *"_ivl_4", 0 0, L_0x561b282ca980;  1 drivers
v0x561b277de1c0_0 .net *"_ivl_6", 0 0, L_0x561b27e3f0d0;  1 drivers
v0x561b277de280_0 .net *"_ivl_8", 0 0, L_0x561b27e3f140;  1 drivers
v0x561b277dcff0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277dd090_0 .net "data", 0 0, L_0x561b282d0ce0;  1 drivers
v0x561b277dc950_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b277dc9f0_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b277db450_0 .net "out", 0 0, L_0x561b282c9620;  1 drivers
v0x561b277dc060_0 .net "q", 0 0, L_0x561b282ca240;  1 drivers
v0x561b277dc100_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282c9620 .functor MUXZ 1, o0x7fcde06b2988, L_0x561b282ca240, v0x561b282571d0_0, C4<>;
S_0x561b277f9550 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277fca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ca030 .functor NOT 1, L_0x561b282cac70, C4<0>, C4<0>, C4<0>;
L_0x561b282ca910 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277e2320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277e23c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277e2f30_0 .net "d", 0 0, L_0x561b282cac70;  1 drivers
v0x561b277e2fd0_0 .net "master_q", 0 0, L_0x561b282c9910;  1 drivers
v0x561b277e1430_0 .net "master_q_bar", 0 0, L_0x561b282c9b90;  1 drivers
L_0x7fcde05805c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b277e1520_0 .net "preset", 0 0, L_0x7fcde05805c0;  1 drivers
v0x561b277e0e20_0 .net "q", 0 0, L_0x561b282ca240;  alias, 1 drivers
v0x561b277df890_0 .net "q_bar", 0 0, L_0x561b282ca480;  1 drivers
S_0x561b277f8eb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b277f9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282c9c90 .functor AND 1, L_0x561b282cac70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c9d50 .functor NOT 1, L_0x561b282c9c90, C4<0>, C4<0>, C4<0>;
L_0x561b282c9e60 .functor AND 1, L_0x561b282ca030, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282c9ef0 .functor NOT 1, L_0x561b282c9e60, C4<0>, C4<0>, C4<0>;
v0x561b277f1fe0_0 .net *"_ivl_0", 0 0, L_0x561b282c9c90;  1 drivers
v0x561b277f20c0_0 .net *"_ivl_4", 0 0, L_0x561b282c9e60;  1 drivers
v0x561b277f0ae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277f0b80_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277f16f0_0 .net "preset", 0 0, L_0x7fcde05805c0;  alias, 1 drivers
v0x561b277f1790_0 .net "q", 0 0, L_0x561b282c9910;  alias, 1 drivers
v0x561b277efbf0_0 .net "q_bar", 0 0, L_0x561b282c9b90;  alias, 1 drivers
v0x561b277efc90_0 .net "reset", 0 0, L_0x561b282ca030;  1 drivers
v0x561b277ef550_0 .net "set", 0 0, L_0x561b282cac70;  alias, 1 drivers
S_0x561b277f85c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277f8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282c9750 .functor AND 1, L_0x561b282c9d50, L_0x7fcde05805c0, C4<1>, C4<1>;
L_0x561b282c97c0 .functor AND 1, L_0x561b282c9750, L_0x561b282c9b90, C4<1>, C4<1>;
L_0x561b282c9910 .functor NOT 1, L_0x561b282c97c0, C4<0>, C4<0>, C4<0>;
L_0x561b282c9a10 .functor AND 1, L_0x561b282c9ef0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282c9ad0 .functor AND 1, L_0x561b282c9a10, L_0x561b282c9910, C4<1>, C4<1>;
L_0x561b282c9b90 .functor NOT 1, L_0x561b282c9ad0, C4<0>, C4<0>, C4<0>;
v0x561b277f6ac0_0 .net *"_ivl_0", 0 0, L_0x561b282c9750;  1 drivers
v0x561b277f6ba0_0 .net *"_ivl_2", 0 0, L_0x561b282c97c0;  1 drivers
v0x561b277f6420_0 .net *"_ivl_6", 0 0, L_0x561b282c9a10;  1 drivers
v0x561b277f64c0_0 .net *"_ivl_8", 0 0, L_0x561b282c9ad0;  1 drivers
v0x561b277f4f20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277f4fc0_0 .net "preset", 0 0, L_0x7fcde05805c0;  alias, 1 drivers
v0x561b277f5b30_0 .net "q", 0 0, L_0x561b282c9910;  alias, 1 drivers
v0x561b277f5bf0_0 .net "q_bar", 0 0, L_0x561b282c9b90;  alias, 1 drivers
v0x561b277f3850_0 .net "reset", 0 0, L_0x561b282c9ef0;  1 drivers
v0x561b277f2680_0 .net "set", 0 0, L_0x561b282c9d50;  1 drivers
S_0x561b277ee260 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b277f9550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ca5c0 .functor AND 1, L_0x561b282c9910, L_0x561b282ca910, C4<1>, C4<1>;
L_0x561b282ca630 .functor NOT 1, L_0x561b282ca5c0, C4<0>, C4<0>, C4<0>;
L_0x561b282ca740 .functor AND 1, L_0x561b282c9b90, L_0x561b282ca910, C4<1>, C4<1>;
L_0x561b282ca800 .functor NOT 1, L_0x561b282ca740, C4<0>, C4<0>, C4<0>;
v0x561b277e6760_0 .net *"_ivl_0", 0 0, L_0x561b282ca5c0;  1 drivers
v0x561b277e6840_0 .net *"_ivl_4", 0 0, L_0x561b282ca740;  1 drivers
v0x561b277e7370_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277e7410_0 .net "enable", 0 0, L_0x561b282ca910;  1 drivers
v0x561b277e5090_0 .net "preset", 0 0, L_0x7fcde05805c0;  alias, 1 drivers
v0x561b277e5130_0 .net "q", 0 0, L_0x561b282ca240;  alias, 1 drivers
v0x561b277e3ec0_0 .net "q_bar", 0 0, L_0x561b282ca480;  alias, 1 drivers
v0x561b277e3f60_0 .net "reset", 0 0, L_0x561b282c9b90;  alias, 1 drivers
v0x561b277e3820_0 .net "set", 0 0, L_0x561b282c9910;  alias, 1 drivers
S_0x561b277ebf60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277ee260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ca0f0 .functor AND 1, L_0x561b282ca630, L_0x7fcde05805c0, C4<1>, C4<1>;
L_0x561b282ca180 .functor AND 1, L_0x561b282ca0f0, L_0x561b282ca480, C4<1>, C4<1>;
L_0x561b282ca240 .functor NOT 1, L_0x561b282ca180, C4<0>, C4<0>, C4<0>;
L_0x561b282ca300 .functor AND 1, L_0x561b282ca800, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ca3c0 .functor AND 1, L_0x561b282ca300, L_0x561b282ca240, C4<1>, C4<1>;
L_0x561b282ca480 .functor NOT 1, L_0x561b282ca3c0, C4<0>, C4<0>, C4<0>;
v0x561b277ead90_0 .net *"_ivl_0", 0 0, L_0x561b282ca0f0;  1 drivers
v0x561b277eae90_0 .net *"_ivl_2", 0 0, L_0x561b282ca180;  1 drivers
v0x561b277ea6f0_0 .net *"_ivl_6", 0 0, L_0x561b282ca300;  1 drivers
v0x561b277ea7b0_0 .net *"_ivl_8", 0 0, L_0x561b282ca3c0;  1 drivers
v0x561b277e91f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277e9290_0 .net "preset", 0 0, L_0x7fcde05805c0;  alias, 1 drivers
v0x561b277e9e00_0 .net "q", 0 0, L_0x561b282ca240;  alias, 1 drivers
v0x561b277e9ec0_0 .net "q_bar", 0 0, L_0x561b282ca480;  alias, 1 drivers
v0x561b277e8300_0 .net "reset", 0 0, L_0x561b282ca800;  1 drivers
v0x561b277e7c60_0 .net "set", 0 0, L_0x561b282ca630;  1 drivers
S_0x561b277da560 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282cc150 .functor AND 1, v0x561b28257130_0, L_0x561b282d0dd0, C4<1>, C4<1>;
L_0x561b282cc1e0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282cc250 .functor AND 1, L_0x561b282cc1e0, L_0x561b282cb9e0, C4<1>, C4<1>;
L_0x561b282cc310 .functor OR 1, L_0x561b282cc150, L_0x561b282cc250, C4<0>, C4<0>;
o0x7fcde06b3648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b277bea20_0 name=_ivl_0
v0x561b277beb20_0 .net *"_ivl_4", 0 0, L_0x561b282cc150;  1 drivers
v0x561b277be380_0 .net *"_ivl_6", 0 0, L_0x561b282cc1e0;  1 drivers
v0x561b277be440_0 .net *"_ivl_8", 0 0, L_0x561b282cc250;  1 drivers
v0x561b277bce80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277bcf20_0 .net "data", 0 0, L_0x561b282d0dd0;  1 drivers
v0x561b277bda90_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b277bb7b0_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b277ba5e0_0 .net "out", 0 0, L_0x561b282cadc0;  1 drivers
v0x561b277b9f40_0 .net "q", 0 0, L_0x561b282cb9e0;  1 drivers
v0x561b277b9fe0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282cadc0 .functor MUXZ 1, o0x7fcde06b3648, L_0x561b282cb9e0, v0x561b282571d0_0, C4<>;
S_0x561b277d89c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277da560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cb7d0 .functor NOT 1, L_0x561b282cc310, C4<0>, C4<0>, C4<0>;
L_0x561b282cc0e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277c2680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277c2720_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277c14b0_0 .net "d", 0 0, L_0x561b282cc310;  1 drivers
v0x561b277c1550_0 .net "master_q", 0 0, L_0x561b282cb0b0;  1 drivers
v0x561b277c0e10_0 .net "master_q_bar", 0 0, L_0x561b282cb330;  1 drivers
L_0x7fcde0580608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b277c0f00_0 .net "preset", 0 0, L_0x7fcde0580608;  1 drivers
v0x561b277bf9a0_0 .net "q", 0 0, L_0x561b282cb9e0;  alias, 1 drivers
v0x561b277c0520_0 .net "q_bar", 0 0, L_0x561b282cbc20;  1 drivers
S_0x561b277d95d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b277d89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282cb430 .functor AND 1, L_0x561b282cc310, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282cb4f0 .functor NOT 1, L_0x561b282cb430, C4<0>, C4<0>, C4<0>;
L_0x561b282cb600 .functor AND 1, L_0x561b282cb7d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282cb690 .functor NOT 1, L_0x561b282cb600, C4<0>, C4<0>, C4<0>;
v0x561b277d2700_0 .net *"_ivl_0", 0 0, L_0x561b282cb430;  1 drivers
v0x561b277d27e0_0 .net *"_ivl_4", 0 0, L_0x561b282cb600;  1 drivers
v0x561b277d0420_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277d04c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277cf250_0 .net "preset", 0 0, L_0x7fcde0580608;  alias, 1 drivers
v0x561b277cf2f0_0 .net "q", 0 0, L_0x561b282cb0b0;  alias, 1 drivers
v0x561b277cebb0_0 .net "q_bar", 0 0, L_0x561b282cb330;  alias, 1 drivers
v0x561b277cec50_0 .net "reset", 0 0, L_0x561b282cb7d0;  1 drivers
v0x561b277cd6b0_0 .net "set", 0 0, L_0x561b282cc310;  alias, 1 drivers
S_0x561b277d6120 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277d95d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282caef0 .functor AND 1, L_0x561b282cb4f0, L_0x7fcde0580608, C4<1>, C4<1>;
L_0x561b282caf60 .functor AND 1, L_0x561b282caef0, L_0x561b282cb330, C4<1>, C4<1>;
L_0x561b282cb0b0 .functor NOT 1, L_0x561b282caf60, C4<0>, C4<0>, C4<0>;
L_0x561b282cb1b0 .functor AND 1, L_0x561b282cb690, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cb270 .functor AND 1, L_0x561b282cb1b0, L_0x561b282cb0b0, C4<1>, C4<1>;
L_0x561b282cb330 .functor NOT 1, L_0x561b282cb270, C4<0>, C4<0>, C4<0>;
v0x561b277d5a80_0 .net *"_ivl_0", 0 0, L_0x561b282caef0;  1 drivers
v0x561b277d5b60_0 .net *"_ivl_2", 0 0, L_0x561b282caf60;  1 drivers
v0x561b277d4580_0 .net *"_ivl_6", 0 0, L_0x561b282cb1b0;  1 drivers
v0x561b277d4620_0 .net *"_ivl_8", 0 0, L_0x561b282cb270;  1 drivers
v0x561b277d5190_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277d5230_0 .net "preset", 0 0, L_0x7fcde0580608;  alias, 1 drivers
v0x561b277d3690_0 .net "q", 0 0, L_0x561b282cb0b0;  alias, 1 drivers
v0x561b277d3750_0 .net "q_bar", 0 0, L_0x561b282cb330;  alias, 1 drivers
v0x561b277d2ff0_0 .net "reset", 0 0, L_0x561b282cb690;  1 drivers
v0x561b277d1af0_0 .net "set", 0 0, L_0x561b282cb4f0;  1 drivers
S_0x561b277ce2c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b277d89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282cbd60 .functor AND 1, L_0x561b282cb0b0, L_0x561b282cc0e0, C4<1>, C4<1>;
L_0x561b282cbdd0 .functor NOT 1, L_0x561b282cbd60, C4<0>, C4<0>, C4<0>;
L_0x561b282cbee0 .functor AND 1, L_0x561b282cb330, L_0x561b282cc0e0, C4<1>, C4<1>;
L_0x561b282cbfa0 .functor NOT 1, L_0x561b282cbee0, C4<0>, C4<0>, C4<0>;
v0x561b277c73f0_0 .net *"_ivl_0", 0 0, L_0x561b282cbd60;  1 drivers
v0x561b277c74d0_0 .net *"_ivl_4", 0 0, L_0x561b282cbee0;  1 drivers
v0x561b277c58f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277c5990_0 .net "enable", 0 0, L_0x561b282cc0e0;  1 drivers
v0x561b277c5250_0 .net "preset", 0 0, L_0x7fcde0580608;  alias, 1 drivers
v0x561b277c52f0_0 .net "q", 0 0, L_0x561b282cb9e0;  alias, 1 drivers
v0x561b277c3d50_0 .net "q_bar", 0 0, L_0x561b282cbc20;  alias, 1 drivers
v0x561b277c3df0_0 .net "reset", 0 0, L_0x561b282cb330;  alias, 1 drivers
v0x561b277c4960_0 .net "set", 0 0, L_0x561b282cb0b0;  alias, 1 drivers
S_0x561b277cc120 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277ce2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cb890 .functor AND 1, L_0x561b282cbdd0, L_0x7fcde0580608, C4<1>, C4<1>;
L_0x561b282cb920 .functor AND 1, L_0x561b282cb890, L_0x561b282cbc20, C4<1>, C4<1>;
L_0x561b282cb9e0 .functor NOT 1, L_0x561b282cb920, C4<0>, C4<0>, C4<0>;
L_0x561b282cbaa0 .functor AND 1, L_0x561b282cbfa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cbb60 .functor AND 1, L_0x561b282cbaa0, L_0x561b282cb9e0, C4<1>, C4<1>;
L_0x561b282cbc20 .functor NOT 1, L_0x561b282cbb60, C4<0>, C4<0>, C4<0>;
v0x561b277cac20_0 .net *"_ivl_0", 0 0, L_0x561b282cb890;  1 drivers
v0x561b277cad20_0 .net *"_ivl_2", 0 0, L_0x561b282cb920;  1 drivers
v0x561b277cb830_0 .net *"_ivl_6", 0 0, L_0x561b282cbaa0;  1 drivers
v0x561b277cb8f0_0 .net *"_ivl_8", 0 0, L_0x561b282cbb60;  1 drivers
v0x561b277c9550_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277c95f0_0 .net "preset", 0 0, L_0x7fcde0580608;  alias, 1 drivers
v0x561b277c8380_0 .net "q", 0 0, L_0x561b282cb9e0;  alias, 1 drivers
v0x561b277c8440_0 .net "q_bar", 0 0, L_0x561b282cbc20;  alias, 1 drivers
v0x561b277c7ce0_0 .net "reset", 0 0, L_0x561b282cbfa0;  1 drivers
v0x561b277c67e0_0 .net "set", 0 0, L_0x561b282cbdd0;  1 drivers
S_0x561b277b8a40 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282cd820 .functor AND 1, v0x561b28257130_0, L_0x561b282d0ec0, C4<1>, C4<1>;
L_0x561b282cd8b0 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282cd920 .functor AND 1, L_0x561b282cd8b0, L_0x561b282cd0b0, C4<1>, C4<1>;
L_0x561b282cd9e0 .functor OR 1, L_0x561b282cd820, L_0x561b282cd920, C4<0>, C4<0>;
o0x7fcde06b4308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27e86f50_0 name=_ivl_0
v0x561b27e87050_0 .net *"_ivl_4", 0 0, L_0x561b282cd820;  1 drivers
v0x561b27e87b60_0 .net *"_ivl_6", 0 0, L_0x561b282cd8b0;  1 drivers
v0x561b27e87c20_0 .net *"_ivl_8", 0 0, L_0x561b282cd920;  1 drivers
v0x561b27e86060_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e86100_0 .net "data", 0 0, L_0x561b282d0ec0;  1 drivers
v0x561b27e859c0_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b27e85a60_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b27e844c0_0 .net "out", 0 0, L_0x561b282cc490;  1 drivers
v0x561b27e850d0_0 .net "q", 0 0, L_0x561b282cd0b0;  1 drivers
v0x561b27e85170_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282cc490 .functor MUXZ 1, o0x7fcde06b4308, L_0x561b282cd0b0, v0x561b282571d0_0, C4<>;
S_0x561b277b7b50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277b8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ccea0 .functor NOT 1, L_0x561b282cd9e0, C4<0>, C4<0>, C4<0>;
L_0x561b282cd7b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27e8b390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e8b430_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e8bfa0_0 .net "d", 0 0, L_0x561b282cd9e0;  1 drivers
v0x561b27e8c040_0 .net "master_q", 0 0, L_0x561b282cc780;  1 drivers
v0x561b27e89cc0_0 .net "master_q_bar", 0 0, L_0x561b282cca00;  1 drivers
L_0x7fcde0580650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27e89db0_0 .net "preset", 0 0, L_0x7fcde0580650;  1 drivers
v0x561b27e88b80_0 .net "q", 0 0, L_0x561b282cd0b0;  alias, 1 drivers
v0x561b27e88450_0 .net "q_bar", 0 0, L_0x561b282cd2f0;  1 drivers
S_0x561b277b74b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b277b7b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ccb00 .functor AND 1, L_0x561b282cd9e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ccbc0 .functor NOT 1, L_0x561b282ccb00, C4<0>, C4<0>, C4<0>;
L_0x561b282cccd0 .functor AND 1, L_0x561b282ccea0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ccd60 .functor NOT 1, L_0x561b282cccd0, C4<0>, C4<0>, C4<0>;
v0x561b27d09c60_0 .net *"_ivl_0", 0 0, L_0x561b282ccb00;  1 drivers
v0x561b27d09d40_0 .net *"_ivl_4", 0 0, L_0x561b282cccd0;  1 drivers
v0x561b27e999f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e99a90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cd0920_0 .net "preset", 0 0, L_0x7fcde0580650;  alias, 1 drivers
v0x561b27cd09c0_0 .net "q", 0 0, L_0x561b282cc780;  alias, 1 drivers
v0x561b27e97a60_0 .net "q_bar", 0 0, L_0x561b282cca00;  alias, 1 drivers
v0x561b27e97b00_0 .net "reset", 0 0, L_0x561b282ccea0;  1 drivers
v0x561b27e96890_0 .net "set", 0 0, L_0x561b282cd9e0;  alias, 1 drivers
S_0x561b277b6bf0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277b74b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cc5c0 .functor AND 1, L_0x561b282ccbc0, L_0x7fcde0580650, C4<1>, C4<1>;
L_0x561b282cc630 .functor AND 1, L_0x561b282cc5c0, L_0x561b282cca00, C4<1>, C4<1>;
L_0x561b282cc780 .functor NOT 1, L_0x561b282cc630, C4<0>, C4<0>, C4<0>;
L_0x561b282cc880 .functor AND 1, L_0x561b282ccd60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cc940 .functor AND 1, L_0x561b282cc880, L_0x561b282cc780, C4<1>, C4<1>;
L_0x561b282cca00 .functor NOT 1, L_0x561b282cc940, C4<0>, C4<0>, C4<0>;
v0x561b27e60800_0 .net *"_ivl_0", 0 0, L_0x561b282cc5c0;  1 drivers
v0x561b27e608e0_0 .net *"_ivl_2", 0 0, L_0x561b282cc630;  1 drivers
v0x561b27e27610_0 .net *"_ivl_6", 0 0, L_0x561b282cc880;  1 drivers
v0x561b27e276b0_0 .net *"_ivl_8", 0 0, L_0x561b282cc940;  1 drivers
v0x561b27dee420_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dee4c0_0 .net "preset", 0 0, L_0x7fcde0580650;  alias, 1 drivers
v0x561b27db5230_0 .net "q", 0 0, L_0x561b282cc780;  alias, 1 drivers
v0x561b27db52f0_0 .net "q_bar", 0 0, L_0x561b282cca00;  alias, 1 drivers
v0x561b27d7c040_0 .net "reset", 0 0, L_0x561b282ccd60;  1 drivers
v0x561b27d42e50_0 .net "set", 0 0, L_0x561b282ccbc0;  1 drivers
S_0x561b27e961f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b277b7b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282cd430 .functor AND 1, L_0x561b282cc780, L_0x561b282cd7b0, C4<1>, C4<1>;
L_0x561b282cd4a0 .functor NOT 1, L_0x561b282cd430, C4<0>, C4<0>, C4<0>;
L_0x561b282cd5b0 .functor AND 1, L_0x561b282cca00, L_0x561b282cd7b0, C4<1>, C4<1>;
L_0x561b282cd670 .functor NOT 1, L_0x561b282cd5b0, C4<0>, C4<0>, C4<0>;
v0x561b27e8f320_0 .net *"_ivl_0", 0 0, L_0x561b282cd430;  1 drivers
v0x561b27e8f400_0 .net *"_ivl_4", 0 0, L_0x561b282cd5b0;  1 drivers
v0x561b27e8de20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e8dec0_0 .net "enable", 0 0, L_0x561b282cd7b0;  1 drivers
v0x561b27e8ea30_0 .net "preset", 0 0, L_0x7fcde0580650;  alias, 1 drivers
v0x561b27e8ead0_0 .net "q", 0 0, L_0x561b282cd0b0;  alias, 1 drivers
v0x561b27e8cf30_0 .net "q_bar", 0 0, L_0x561b282cd2f0;  alias, 1 drivers
v0x561b27e8cfd0_0 .net "reset", 0 0, L_0x561b282cca00;  alias, 1 drivers
v0x561b27e8c890_0 .net "set", 0 0, L_0x561b282cc780;  alias, 1 drivers
S_0x561b27e95900 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e961f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ccf60 .functor AND 1, L_0x561b282cd4a0, L_0x7fcde0580650, C4<1>, C4<1>;
L_0x561b282ccff0 .functor AND 1, L_0x561b282ccf60, L_0x561b282cd2f0, C4<1>, C4<1>;
L_0x561b282cd0b0 .functor NOT 1, L_0x561b282ccff0, C4<0>, C4<0>, C4<0>;
L_0x561b282cd170 .functor AND 1, L_0x561b282cd670, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cd230 .functor AND 1, L_0x561b282cd170, L_0x561b282cd0b0, C4<1>, C4<1>;
L_0x561b282cd2f0 .functor NOT 1, L_0x561b282cd230, C4<0>, C4<0>, C4<0>;
v0x561b27e93e00_0 .net *"_ivl_0", 0 0, L_0x561b282ccf60;  1 drivers
v0x561b27e93f00_0 .net *"_ivl_2", 0 0, L_0x561b282ccff0;  1 drivers
v0x561b27e93760_0 .net *"_ivl_6", 0 0, L_0x561b282cd170;  1 drivers
v0x561b27e93820_0 .net *"_ivl_8", 0 0, L_0x561b282cd230;  1 drivers
v0x561b27e92260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e92300_0 .net "preset", 0 0, L_0x7fcde0580650;  alias, 1 drivers
v0x561b27e92e70_0 .net "q", 0 0, L_0x561b282cd0b0;  alias, 1 drivers
v0x561b27e92f30_0 .net "q_bar", 0 0, L_0x561b282cd2f0;  alias, 1 drivers
v0x561b27e90b90_0 .net "reset", 0 0, L_0x561b282cd670;  1 drivers
v0x561b27e8f9c0_0 .net "set", 0 0, L_0x561b282cd4a0;  1 drivers
S_0x561b27e82df0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282cf000 .functor AND 1, v0x561b28257130_0, L_0x561b282d0ff0, C4<1>, C4<1>;
L_0x561b282cf090 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282cf100 .functor AND 1, L_0x561b282cf090, L_0x561b282ce890, C4<1>, C4<1>;
L_0x561b282cf1c0 .functor OR 1, L_0x561b282cf000, L_0x561b282cf100, C4<0>, C4<0>;
o0x7fcde06b4fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27e672b0_0 name=_ivl_0
v0x561b27e673b0_0 .net *"_ivl_4", 0 0, L_0x561b282cf000;  1 drivers
v0x561b27e660e0_0 .net *"_ivl_6", 0 0, L_0x561b282cf090;  1 drivers
v0x561b27e661a0_0 .net *"_ivl_8", 0 0, L_0x561b282cf100;  1 drivers
v0x561b27e65a40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e65ae0_0 .net "data", 0 0, L_0x561b282d0ff0;  1 drivers
v0x561b27e64540_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b27e645e0_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b27e65150_0 .net "out", 0 0, L_0x561b282cdb60;  1 drivers
v0x561b27e63650_0 .net "q", 0 0, L_0x561b282ce890;  1 drivers
v0x561b27e636f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282cdb60 .functor MUXZ 1, o0x7fcde06b4fc8, L_0x561b282ce890, v0x561b282571d0_0, C4<>;
S_0x561b27e81580 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27e82df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ce680 .functor NOT 1, L_0x561b282cf1c0, C4<0>, C4<0>, C4<0>;
L_0x561b282cef90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27e6c020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e6c0c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e6a520_0 .net "d", 0 0, L_0x561b282cf1c0;  1 drivers
v0x561b27e6a5c0_0 .net "master_q", 0 0, L_0x561b282cdf60;  1 drivers
v0x561b27e69e80_0 .net "master_q_bar", 0 0, L_0x561b282ce1e0;  1 drivers
L_0x7fcde0580698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27e69f70_0 .net "preset", 0 0, L_0x7fcde0580698;  1 drivers
v0x561b27e68a10_0 .net "q", 0 0, L_0x561b282ce890;  alias, 1 drivers
v0x561b27e69590_0 .net "q_bar", 0 0, L_0x561b282cead0;  1 drivers
S_0x561b27e80080 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27e81580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ce2e0 .functor AND 1, L_0x561b282cf1c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ce3a0 .functor NOT 1, L_0x561b282ce2e0, C4<0>, C4<0>, C4<0>;
L_0x561b282ce4b0 .functor AND 1, L_0x561b282ce680, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282ce540 .functor NOT 1, L_0x561b282ce4b0, C4<0>, C4<0>, C4<0>;
v0x561b27e791b0_0 .net *"_ivl_0", 0 0, L_0x561b282ce2e0;  1 drivers
v0x561b27e79290_0 .net *"_ivl_4", 0 0, L_0x561b282ce4b0;  1 drivers
v0x561b27e79dc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e79e60_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e782c0_0 .net "preset", 0 0, L_0x7fcde0580698;  alias, 1 drivers
v0x561b27e78360_0 .net "q", 0 0, L_0x561b282cdf60;  alias, 1 drivers
v0x561b27e77c20_0 .net "q_bar", 0 0, L_0x561b282ce1e0;  alias, 1 drivers
v0x561b27e77cc0_0 .net "reset", 0 0, L_0x561b282ce680;  1 drivers
v0x561b27e76720_0 .net "set", 0 0, L_0x561b282cf1c0;  alias, 1 drivers
S_0x561b27e7f190 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e80080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b27e3eac0 .functor AND 1, L_0x561b282ce3a0, L_0x7fcde0580698, C4<1>, C4<1>;
L_0x561b282cde10 .functor AND 1, L_0x561b27e3eac0, L_0x561b282ce1e0, C4<1>, C4<1>;
L_0x561b282cdf60 .functor NOT 1, L_0x561b282cde10, C4<0>, C4<0>, C4<0>;
L_0x561b282ce060 .functor AND 1, L_0x561b282ce540, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ce120 .functor AND 1, L_0x561b282ce060, L_0x561b282cdf60, C4<1>, C4<1>;
L_0x561b282ce1e0 .functor NOT 1, L_0x561b282ce120, C4<0>, C4<0>, C4<0>;
v0x561b27e7eaf0_0 .net *"_ivl_0", 0 0, L_0x561b27e3eac0;  1 drivers
v0x561b27e7ebd0_0 .net *"_ivl_2", 0 0, L_0x561b282cde10;  1 drivers
v0x561b27e7d5f0_0 .net *"_ivl_6", 0 0, L_0x561b282ce060;  1 drivers
v0x561b27e7d690_0 .net *"_ivl_8", 0 0, L_0x561b282ce120;  1 drivers
v0x561b27e7e200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e7e2a0_0 .net "preset", 0 0, L_0x7fcde0580698;  alias, 1 drivers
v0x561b27e7bf20_0 .net "q", 0 0, L_0x561b282cdf60;  alias, 1 drivers
v0x561b27e7bfe0_0 .net "q_bar", 0 0, L_0x561b282ce1e0;  alias, 1 drivers
v0x561b27e7ad50_0 .net "reset", 0 0, L_0x561b282ce540;  1 drivers
v0x561b27e7a6b0_0 .net "set", 0 0, L_0x561b282ce3a0;  1 drivers
S_0x561b27e77330 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27e81580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282cec10 .functor AND 1, L_0x561b282cdf60, L_0x561b282cef90, C4<1>, C4<1>;
L_0x561b282cec80 .functor NOT 1, L_0x561b282cec10, C4<0>, C4<0>, C4<0>;
L_0x561b282ced90 .functor AND 1, L_0x561b282ce1e0, L_0x561b282cef90, C4<1>, C4<1>;
L_0x561b282cee50 .functor NOT 1, L_0x561b282ced90, C4<0>, C4<0>, C4<0>;
v0x561b27e70460_0 .net *"_ivl_0", 0 0, L_0x561b282cec10;  1 drivers
v0x561b27e70540_0 .net *"_ivl_4", 0 0, L_0x561b282ced90;  1 drivers
v0x561b27e6e180_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e6e220_0 .net "enable", 0 0, L_0x561b282cef90;  1 drivers
v0x561b27e6cfb0_0 .net "preset", 0 0, L_0x7fcde0580698;  alias, 1 drivers
v0x561b27e6d050_0 .net "q", 0 0, L_0x561b282ce890;  alias, 1 drivers
v0x561b27e6c910_0 .net "q_bar", 0 0, L_0x561b282cead0;  alias, 1 drivers
v0x561b27e6c9b0_0 .net "reset", 0 0, L_0x561b282ce1e0;  alias, 1 drivers
v0x561b27e6b410_0 .net "set", 0 0, L_0x561b282cdf60;  alias, 1 drivers
S_0x561b27e73e80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e77330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ce740 .functor AND 1, L_0x561b282cec80, L_0x7fcde0580698, C4<1>, C4<1>;
L_0x561b282ce7d0 .functor AND 1, L_0x561b282ce740, L_0x561b282cead0, C4<1>, C4<1>;
L_0x561b282ce890 .functor NOT 1, L_0x561b282ce7d0, C4<0>, C4<0>, C4<0>;
L_0x561b282ce950 .functor AND 1, L_0x561b282cee50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cea10 .functor AND 1, L_0x561b282ce950, L_0x561b282ce890, C4<1>, C4<1>;
L_0x561b282cead0 .functor NOT 1, L_0x561b282cea10, C4<0>, C4<0>, C4<0>;
v0x561b27e737e0_0 .net *"_ivl_0", 0 0, L_0x561b282ce740;  1 drivers
v0x561b27e738e0_0 .net *"_ivl_2", 0 0, L_0x561b282ce7d0;  1 drivers
v0x561b27e722e0_0 .net *"_ivl_6", 0 0, L_0x561b282ce950;  1 drivers
v0x561b27e723d0_0 .net *"_ivl_8", 0 0, L_0x561b282cea10;  1 drivers
v0x561b27e72ef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e72f90_0 .net "preset", 0 0, L_0x7fcde0580698;  alias, 1 drivers
v0x561b27e713f0_0 .net "q", 0 0, L_0x561b282ce890;  alias, 1 drivers
v0x561b27e714b0_0 .net "q_bar", 0 0, L_0x561b282cead0;  alias, 1 drivers
v0x561b27e70d50_0 .net "reset", 0 0, L_0x561b282cee50;  1 drivers
v0x561b27e6f850_0 .net "set", 0 0, L_0x561b282cec80;  1 drivers
S_0x561b27e62fb0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27a6ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d06d0 .functor AND 1, v0x561b28257130_0, L_0x561b282d10e0, C4<1>, C4<1>;
L_0x561b282d0760 .functor NOT 1, v0x561b28257130_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d07d0 .functor AND 1, L_0x561b282d0760, L_0x561b282cff60, C4<1>, C4<1>;
L_0x561b282d0890 .functor OR 1, L_0x561b282d06d0, L_0x561b282d07d0, C4<0>, C4<0>;
o0x7fcde06b5c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27e45900_0 name=_ivl_0
v0x561b27e45a00_0 .net *"_ivl_4", 0 0, L_0x561b282d06d0;  1 drivers
v0x561b27e44400_0 .net *"_ivl_6", 0 0, L_0x561b282d0760;  1 drivers
v0x561b27e444c0_0 .net *"_ivl_8", 0 0, L_0x561b282d07d0;  1 drivers
v0x561b27e45010_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e450b0_0 .net "data", 0 0, L_0x561b282d10e0;  1 drivers
v0x561b27e42d30_0 .net "enable_in", 0 0, v0x561b28257130_0;  alias, 1 drivers
v0x561b27e42dd0_0 .net "enable_out", 0 0, v0x561b282571d0_0;  alias, 1 drivers
v0x561b27e41b60_0 .net "out", 0 0, L_0x561b282cf340;  1 drivers
v0x561b27e414c0_0 .net "q", 0 0, L_0x561b282cff60;  1 drivers
v0x561b27e41560_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282cf340 .functor MUXZ 1, o0x7fcde06b5c88, L_0x561b282cff60, v0x561b282571d0_0, C4<>;
S_0x561b27e626c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27e62fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cfd50 .functor NOT 1, L_0x561b282d0890, C4<0>, C4<0>, C4<0>;
L_0x561b282d0660 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27e48a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e48ad0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e48390_0 .net "d", 0 0, L_0x561b282d0890;  1 drivers
v0x561b27e48430_0 .net "master_q", 0 0, L_0x561b282cf630;  1 drivers
v0x561b27e46e90_0 .net "master_q_bar", 0 0, L_0x561b282cf8b0;  1 drivers
L_0x7fcde05806e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27e46f80_0 .net "preset", 0 0, L_0x7fcde05806e0;  1 drivers
v0x561b27e47b30_0 .net "q", 0 0, L_0x561b282cff60;  alias, 1 drivers
v0x561b27e45fa0_0 .net "q_bar", 0 0, L_0x561b282d01a0;  1 drivers
S_0x561b27e5e870 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27e626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282cf9b0 .functor AND 1, L_0x561b282d0890, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282cfa70 .functor NOT 1, L_0x561b282cf9b0, C4<0>, C4<0>, C4<0>;
L_0x561b282cfb80 .functor AND 1, L_0x561b282cfd50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282cfc10 .functor NOT 1, L_0x561b282cfb80, C4<0>, C4<0>, C4<0>;
v0x561b27e579a0_0 .net *"_ivl_0", 0 0, L_0x561b282cf9b0;  1 drivers
v0x561b27e57a80_0 .net *"_ivl_4", 0 0, L_0x561b282cfb80;  1 drivers
v0x561b27e567d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e56870_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e56130_0 .net "preset", 0 0, L_0x7fcde05806e0;  alias, 1 drivers
v0x561b27e561d0_0 .net "q", 0 0, L_0x561b282cf630;  alias, 1 drivers
v0x561b27e54c30_0 .net "q_bar", 0 0, L_0x561b282cf8b0;  alias, 1 drivers
v0x561b27e54cd0_0 .net "reset", 0 0, L_0x561b282cfd50;  1 drivers
v0x561b27e55840_0 .net "set", 0 0, L_0x561b282d0890;  alias, 1 drivers
S_0x561b27e5d000 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e5e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cf470 .functor AND 1, L_0x561b282cfa70, L_0x7fcde05806e0, C4<1>, C4<1>;
L_0x561b282cf4e0 .functor AND 1, L_0x561b282cf470, L_0x561b282cf8b0, C4<1>, C4<1>;
L_0x561b282cf630 .functor NOT 1, L_0x561b282cf4e0, C4<0>, C4<0>, C4<0>;
L_0x561b282cf730 .functor AND 1, L_0x561b282cfc10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282cf7f0 .functor AND 1, L_0x561b282cf730, L_0x561b282cf630, C4<1>, C4<1>;
L_0x561b282cf8b0 .functor NOT 1, L_0x561b282cf7f0, C4<0>, C4<0>, C4<0>;
v0x561b27e5bb00_0 .net *"_ivl_0", 0 0, L_0x561b282cf470;  1 drivers
v0x561b27e5bc00_0 .net *"_ivl_2", 0 0, L_0x561b282cf4e0;  1 drivers
v0x561b27e5c710_0 .net *"_ivl_6", 0 0, L_0x561b282cf730;  1 drivers
v0x561b27e5c7d0_0 .net *"_ivl_8", 0 0, L_0x561b282cf7f0;  1 drivers
v0x561b27e5ac10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e5acb0_0 .net "preset", 0 0, L_0x7fcde05806e0;  alias, 1 drivers
v0x561b27e5a570_0 .net "q", 0 0, L_0x561b282cf630;  alias, 1 drivers
v0x561b27e5a630_0 .net "q_bar", 0 0, L_0x561b282cf8b0;  alias, 1 drivers
v0x561b27e59070_0 .net "reset", 0 0, L_0x561b282cfc10;  1 drivers
v0x561b27e59c80_0 .net "set", 0 0, L_0x561b282cfa70;  1 drivers
S_0x561b27e53d40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27e626c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d02e0 .functor AND 1, L_0x561b282cf630, L_0x561b282d0660, C4<1>, C4<1>;
L_0x561b282d0350 .functor NOT 1, L_0x561b282d02e0, C4<0>, C4<0>, C4<0>;
L_0x561b282d0460 .functor AND 1, L_0x561b282cf8b0, L_0x561b282d0660, C4<1>, C4<1>;
L_0x561b282d0520 .functor NOT 1, L_0x561b282d0460, C4<0>, C4<0>, C4<0>;
v0x561b27e4ce70_0 .net *"_ivl_0", 0 0, L_0x561b282d02e0;  1 drivers
v0x561b27e4cf50_0 .net *"_ivl_4", 0 0, L_0x561b282d0460;  1 drivers
v0x561b27e4c7d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e4c870_0 .net "enable", 0 0, L_0x561b282d0660;  1 drivers
v0x561b27e4b2d0_0 .net "preset", 0 0, L_0x7fcde05806e0;  alias, 1 drivers
v0x561b27e4b370_0 .net "q", 0 0, L_0x561b282cff60;  alias, 1 drivers
v0x561b27e4bee0_0 .net "q_bar", 0 0, L_0x561b282d01a0;  alias, 1 drivers
v0x561b27e4bf80_0 .net "reset", 0 0, L_0x561b282cf8b0;  alias, 1 drivers
v0x561b27e49c00_0 .net "set", 0 0, L_0x561b282cf630;  alias, 1 drivers
S_0x561b27e521a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e53d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282cfe10 .functor AND 1, L_0x561b282d0350, L_0x7fcde05806e0, C4<1>, C4<1>;
L_0x561b282cfea0 .functor AND 1, L_0x561b282cfe10, L_0x561b282d01a0, C4<1>, C4<1>;
L_0x561b282cff60 .functor NOT 1, L_0x561b282cfea0, C4<0>, C4<0>, C4<0>;
L_0x561b282d0020 .functor AND 1, L_0x561b282d0520, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d00e0 .functor AND 1, L_0x561b282d0020, L_0x561b282cff60, C4<1>, C4<1>;
L_0x561b282d01a0 .functor NOT 1, L_0x561b282d00e0, C4<0>, C4<0>, C4<0>;
v0x561b27e52db0_0 .net *"_ivl_0", 0 0, L_0x561b282cfe10;  1 drivers
v0x561b27e52eb0_0 .net *"_ivl_2", 0 0, L_0x561b282cfea0;  1 drivers
v0x561b27e50ad0_0 .net *"_ivl_6", 0 0, L_0x561b282d0020;  1 drivers
v0x561b27e50bc0_0 .net *"_ivl_8", 0 0, L_0x561b282d00e0;  1 drivers
v0x561b27e4f900_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e4f9a0_0 .net "preset", 0 0, L_0x7fcde05806e0;  alias, 1 drivers
v0x561b27e4f260_0 .net "q", 0 0, L_0x561b282cff60;  alias, 1 drivers
v0x561b27e4f320_0 .net "q_bar", 0 0, L_0x561b282d01a0;  alias, 1 drivers
v0x561b27e4dd60_0 .net "reset", 0 0, L_0x561b282d0520;  1 drivers
v0x561b27e4e970_0 .net "set", 0 0, L_0x561b282d0350;  1 drivers
S_0x561b27e3e140 .scope module, "cp" "counter" 3 328, 10 1 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "limit";
    .port_info 4 /INPUT 8 "load_val";
    .port_info 5 /OUTPUT 8 "count";
v0x561b27cfc210_0 .net "carry", 0 0, L_0x561b282677c0;  1 drivers
v0x561b27cf9f30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cf9ff0_0 .net "count", 7 0, L_0x561b28263980;  alias, 1 drivers
v0x561b27cf8d60_0 .net "count_bar", 7 0, L_0x561b28263a20;  1 drivers
v0x561b27cf8e00_0 .net "count_p", 7 0, L_0x561b28267c30;  1 drivers
L_0x7fcde057f450 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x561b27cf86c0_0 .net "limit", 7 0, L_0x7fcde057f450;  1 drivers
v0x561b27cf8780_0 .net "load", 0 0, v0x561b28256f30_0;  1 drivers
v0x561b27cf71c0_0 .net "load_val", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27cf7280_0 .net "m", 7 0, L_0x561b2826dab0;  1 drivers
v0x561b27cf7dd0_0 .net "n", 7 0, L_0x561b2826aca0;  1 drivers
v0x561b27cf7ec0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28259d70 .part L_0x561b2826dab0, 0, 1;
L_0x561b28262fe0 .part L_0x561b2826dab0, 1, 1;
L_0x561b28263110 .part L_0x561b2826dab0, 2, 1;
L_0x561b282632d0 .part L_0x561b2826dab0, 3, 1;
L_0x561b28263400 .part L_0x561b2826dab0, 4, 1;
L_0x561b28263530 .part L_0x561b2826dab0, 5, 1;
L_0x561b282636a0 .part L_0x561b2826dab0, 6, 1;
L_0x561b282638e0 .part L_0x561b2826dab0, 7, 1;
LS_0x561b28263980_0_0 .concat [ 1 1 1 1], L_0x561b2825a9c0, L_0x561b2825bb50, L_0x561b2825cd30, L_0x561b2825dec0;
LS_0x561b28263980_0_4 .concat [ 1 1 1 1], L_0x561b2825f0b0, L_0x561b282602e0, L_0x561b28261510, L_0x561b28262790;
L_0x561b28263980 .concat [ 4 4 0 0], LS_0x561b28263980_0_0, LS_0x561b28263980_0_4;
LS_0x561b28263a20_0_0 .concat [ 1 1 1 1], L_0x561b2825ac40, L_0x561b2825bdd0, L_0x561b2825cfb0, L_0x561b2825e140;
LS_0x561b28263a20_0_4 .concat [ 1 1 1 1], L_0x561b2825f350, L_0x561b28260580, L_0x561b282617b0, L_0x561b28262a30;
L_0x561b28263a20 .concat [ 4 4 0 0], LS_0x561b28263a20_0_0, LS_0x561b28263a20_0_4;
L_0x561b2826b010 .cmp/eq 8, L_0x561b28267c30, L_0x7fcde057f450;
S_0x561b27e3ac90 .scope module, "a" "add" 10 17, 8 1 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06b74e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27e15780_0 name=_ivl_81
v0x561b27e15880_0 .net "a", 7 0, L_0x561b28263980;  alias, 1 drivers
L_0x7fcde057f3c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b27e13c80_0 .net "b", 7 0, L_0x7fcde057f3c0;  1 drivers
v0x561b27e13d40_0 .net "c", 7 0, L_0x561b28267c30;  alias, 1 drivers
v0x561b27e135e0_0 .net "carry", 0 0, L_0x561b282677c0;  alias, 1 drivers
v0x561b27e13680_0 .net "cout", 7 0, L_0x561b2840abe0;  1 drivers
L_0x561b28263df0 .part L_0x561b28263980, 0, 1;
L_0x561b28263f20 .part L_0x7fcde057f3c0, 0, 1;
L_0x561b28264520 .part L_0x561b28263980, 1, 1;
L_0x561b28264650 .part L_0x7fcde057f3c0, 1, 1;
L_0x561b282647b0 .part L_0x561b2840abe0, 0, 1;
L_0x561b28264d70 .part L_0x561b28263980, 2, 1;
L_0x561b28264ee0 .part L_0x7fcde057f3c0, 2, 1;
L_0x561b28265010 .part L_0x561b2840abe0, 1, 1;
L_0x561b282655f0 .part L_0x561b28263980, 3, 1;
L_0x561b28265720 .part L_0x7fcde057f3c0, 3, 1;
L_0x561b282658e0 .part L_0x561b2840abe0, 2, 1;
L_0x561b28265d80 .part L_0x561b28263980, 4, 1;
L_0x561b28266130 .part L_0x7fcde057f3c0, 4, 1;
L_0x561b28266260 .part L_0x561b2840abe0, 3, 1;
L_0x561b28266820 .part L_0x561b28263980, 5, 1;
L_0x561b28266950 .part L_0x7fcde057f3c0, 5, 1;
L_0x561b28266b10 .part L_0x561b2840abe0, 4, 1;
L_0x561b28267080 .part L_0x561b28263980, 6, 1;
L_0x561b28267250 .part L_0x7fcde057f3c0, 6, 1;
L_0x561b282672f0 .part L_0x561b2840abe0, 5, 1;
L_0x561b282671b0 .part L_0x561b28263980, 7, 1;
L_0x561b282679a0 .part L_0x7fcde057f3c0, 7, 1;
L_0x561b28267b90 .part L_0x561b2840abe0, 6, 1;
LS_0x561b28267c30_0_0 .concat8 [ 1 1 1 1], L_0x561b28263b30, L_0x561b282640c0, L_0x561b282648c0, L_0x561b28265170;
LS_0x561b28267c30_0_4 .concat8 [ 1 1 1 1], L_0x561b282659f0, L_0x561b28266410, L_0x561b28266c20, L_0x561b282674b0;
L_0x561b28267c30 .concat8 [ 4 4 0 0], LS_0x561b28267c30_0_0, LS_0x561b28267c30_0_4;
LS_0x561b2840abe0_0_0 .concat [ 1 1 1 1], L_0x561b28263cf0, L_0x561b282643d0, L_0x561b28264c20, L_0x561b282654a0;
LS_0x561b2840abe0_0_4 .concat [ 1 1 1 1], L_0x561b28265c30, L_0x561b282666d0, L_0x561b28266f30, o0x7fcde06b74e8;
L_0x561b2840abe0 .concat [ 4 4 0 0], LS_0x561b2840abe0_0_0, LS_0x561b2840abe0_0_4;
S_0x561b27e3a5f0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28263ac0 .functor XOR 1, L_0x561b28263df0, L_0x561b28263f20, C4<0>, C4<0>;
L_0x7fcde057f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b28263b30 .functor XOR 1, L_0x7fcde057f378, L_0x561b28263ac0, C4<0>, C4<0>;
L_0x561b28263ba0 .functor XOR 1, L_0x561b28263df0, L_0x561b28263f20, C4<0>, C4<0>;
L_0x561b28263c10 .functor AND 1, L_0x7fcde057f378, L_0x561b28263ba0, C4<1>, C4<1>;
L_0x561b28263c80 .functor AND 1, L_0x561b28263df0, L_0x561b28263f20, C4<1>, C4<1>;
L_0x561b28263cf0 .functor OR 1, L_0x561b28263c10, L_0x561b28263c80, C4<0>, C4<0>;
v0x561b27e3bf00_0 .net *"_ivl_0", 0 0, L_0x561b28263ac0;  1 drivers
v0x561b27e390f0_0 .net *"_ivl_4", 0 0, L_0x561b28263ba0;  1 drivers
v0x561b27e391b0_0 .net *"_ivl_6", 0 0, L_0x561b28263c10;  1 drivers
v0x561b27e39d00_0 .net *"_ivl_8", 0 0, L_0x561b28263c80;  1 drivers
v0x561b27e39dc0_0 .net "a", 0 0, L_0x561b28263df0;  1 drivers
v0x561b27e38200_0 .net "b", 0 0, L_0x561b28263f20;  1 drivers
v0x561b27e382a0_0 .net "c", 0 0, L_0x561b28263b30;  1 drivers
v0x561b27e37b60_0 .net "cin", 0 0, L_0x7fcde057f378;  1 drivers
v0x561b27e37c20_0 .net "cout", 0 0, L_0x561b28263cf0;  1 drivers
S_0x561b27e36660 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28264050 .functor XOR 1, L_0x561b28264520, L_0x561b28264650, C4<0>, C4<0>;
L_0x561b282640c0 .functor XOR 1, L_0x561b282647b0, L_0x561b28264050, C4<0>, C4<0>;
L_0x561b28264160 .functor XOR 1, L_0x561b28264520, L_0x561b28264650, C4<0>, C4<0>;
L_0x561b28264220 .functor AND 1, L_0x561b282647b0, L_0x561b28264160, C4<1>, C4<1>;
L_0x561b28264360 .functor AND 1, L_0x561b28264520, L_0x561b28264650, C4<1>, C4<1>;
L_0x561b282643d0 .functor OR 1, L_0x561b28264220, L_0x561b28264360, C4<0>, C4<0>;
v0x561b27e37270_0 .net *"_ivl_0", 0 0, L_0x561b28264050;  1 drivers
v0x561b27e37330_0 .net *"_ivl_4", 0 0, L_0x561b28264160;  1 drivers
v0x561b27e34f90_0 .net *"_ivl_6", 0 0, L_0x561b28264220;  1 drivers
v0x561b27e35050_0 .net *"_ivl_8", 0 0, L_0x561b28264360;  1 drivers
v0x561b27e33dc0_0 .net "a", 0 0, L_0x561b28264520;  1 drivers
v0x561b27e33720_0 .net "b", 0 0, L_0x561b28264650;  1 drivers
v0x561b27e337e0_0 .net "c", 0 0, L_0x561b282640c0;  1 drivers
v0x561b27e32220_0 .net "cin", 0 0, L_0x561b282647b0;  1 drivers
v0x561b27e322c0_0 .net "cout", 0 0, L_0x561b282643d0;  1 drivers
S_0x561b27e32e30 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28264850 .functor XOR 1, L_0x561b28264d70, L_0x561b28264ee0, C4<0>, C4<0>;
L_0x561b282648c0 .functor XOR 1, L_0x561b28265010, L_0x561b28264850, C4<0>, C4<0>;
L_0x561b28264960 .functor XOR 1, L_0x561b28264d70, L_0x561b28264ee0, C4<0>, C4<0>;
L_0x561b28264a70 .functor AND 1, L_0x561b28265010, L_0x561b28264960, C4<1>, C4<1>;
L_0x561b28264bb0 .functor AND 1, L_0x561b28264d70, L_0x561b28264ee0, C4<1>, C4<1>;
L_0x561b28264c20 .functor OR 1, L_0x561b28264a70, L_0x561b28264bb0, C4<0>, C4<0>;
v0x561b27e31330_0 .net *"_ivl_0", 0 0, L_0x561b28264850;  1 drivers
v0x561b27e313f0_0 .net *"_ivl_4", 0 0, L_0x561b28264960;  1 drivers
v0x561b27e30c90_0 .net *"_ivl_6", 0 0, L_0x561b28264a70;  1 drivers
v0x561b27e30d80_0 .net *"_ivl_8", 0 0, L_0x561b28264bb0;  1 drivers
v0x561b27e2f790_0 .net "a", 0 0, L_0x561b28264d70;  1 drivers
v0x561b27e303a0_0 .net "b", 0 0, L_0x561b28264ee0;  1 drivers
v0x561b27e30460_0 .net "c", 0 0, L_0x561b282648c0;  1 drivers
v0x561b27e2e0c0_0 .net "cin", 0 0, L_0x561b28265010;  1 drivers
v0x561b27e2e160_0 .net "cout", 0 0, L_0x561b28264c20;  1 drivers
S_0x561b27e2cef0 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28265100 .functor XOR 1, L_0x561b282655f0, L_0x561b28265720, C4<0>, C4<0>;
L_0x561b28265170 .functor XOR 1, L_0x561b282658e0, L_0x561b28265100, C4<0>, C4<0>;
L_0x561b282651e0 .functor XOR 1, L_0x561b282655f0, L_0x561b28265720, C4<0>, C4<0>;
L_0x561b282652f0 .functor AND 1, L_0x561b282658e0, L_0x561b282651e0, C4<1>, C4<1>;
L_0x561b28265430 .functor AND 1, L_0x561b282655f0, L_0x561b28265720, C4<1>, C4<1>;
L_0x561b282654a0 .functor OR 1, L_0x561b282652f0, L_0x561b28265430, C4<0>, C4<0>;
v0x561b27e2c850_0 .net *"_ivl_0", 0 0, L_0x561b28265100;  1 drivers
v0x561b27e2c930_0 .net *"_ivl_4", 0 0, L_0x561b282651e0;  1 drivers
v0x561b27e2b350_0 .net *"_ivl_6", 0 0, L_0x561b282652f0;  1 drivers
v0x561b27e2b420_0 .net *"_ivl_8", 0 0, L_0x561b28265430;  1 drivers
v0x561b27e2bf60_0 .net "a", 0 0, L_0x561b282655f0;  1 drivers
v0x561b27e2c050_0 .net "b", 0 0, L_0x561b28265720;  1 drivers
v0x561b27e2a460_0 .net "c", 0 0, L_0x561b28265170;  1 drivers
v0x561b27e2a500_0 .net "cin", 0 0, L_0x561b282658e0;  1 drivers
v0x561b27e29dc0_0 .net "cout", 0 0, L_0x561b282654a0;  1 drivers
S_0x561b27e288c0 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28265980 .functor XOR 1, L_0x561b28265d80, L_0x561b28266130, C4<0>, C4<0>;
L_0x561b282659f0 .functor XOR 1, L_0x561b28266260, L_0x561b28265980, C4<0>, C4<0>;
L_0x561b28265a60 .functor XOR 1, L_0x561b28265d80, L_0x561b28266130, C4<0>, C4<0>;
L_0x561b28265ad0 .functor AND 1, L_0x561b28266260, L_0x561b28265a60, C4<1>, C4<1>;
L_0x561b28265bc0 .functor AND 1, L_0x561b28265d80, L_0x561b28266130, C4<1>, C4<1>;
L_0x561b28265c30 .functor OR 1, L_0x561b28265ad0, L_0x561b28265bc0, C4<0>, C4<0>;
v0x561b27e294d0_0 .net *"_ivl_0", 0 0, L_0x561b28265980;  1 drivers
v0x561b27e295d0_0 .net *"_ivl_4", 0 0, L_0x561b28265a60;  1 drivers
v0x561b27e25680_0 .net *"_ivl_6", 0 0, L_0x561b28265ad0;  1 drivers
v0x561b27e25770_0 .net *"_ivl_8", 0 0, L_0x561b28265bc0;  1 drivers
v0x561b27e244b0_0 .net "a", 0 0, L_0x561b28265d80;  1 drivers
v0x561b27e23e10_0 .net "b", 0 0, L_0x561b28266130;  1 drivers
v0x561b27e23ed0_0 .net "c", 0 0, L_0x561b282659f0;  1 drivers
v0x561b27e22910_0 .net "cin", 0 0, L_0x561b28266260;  1 drivers
v0x561b27e229b0_0 .net "cout", 0 0, L_0x561b28265c30;  1 drivers
S_0x561b27e23520 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282660c0 .functor XOR 1, L_0x561b28266820, L_0x561b28266950, C4<0>, C4<0>;
L_0x561b28266410 .functor XOR 1, L_0x561b28266b10, L_0x561b282660c0, C4<0>, C4<0>;
L_0x561b282664b0 .functor XOR 1, L_0x561b28266820, L_0x561b28266950, C4<0>, C4<0>;
L_0x561b28266520 .functor AND 1, L_0x561b28266b10, L_0x561b282664b0, C4<1>, C4<1>;
L_0x561b28266660 .functor AND 1, L_0x561b28266820, L_0x561b28266950, C4<1>, C4<1>;
L_0x561b282666d0 .functor OR 1, L_0x561b28266520, L_0x561b28266660, C4<0>, C4<0>;
v0x561b27e21a20_0 .net *"_ivl_0", 0 0, L_0x561b282660c0;  1 drivers
v0x561b27e21b00_0 .net *"_ivl_4", 0 0, L_0x561b282664b0;  1 drivers
v0x561b27e21380_0 .net *"_ivl_6", 0 0, L_0x561b28266520;  1 drivers
v0x561b27e21450_0 .net *"_ivl_8", 0 0, L_0x561b28266660;  1 drivers
v0x561b27e1fe80_0 .net "a", 0 0, L_0x561b28266820;  1 drivers
v0x561b27e1ff70_0 .net "b", 0 0, L_0x561b28266950;  1 drivers
v0x561b27e20a90_0 .net "c", 0 0, L_0x561b28266410;  1 drivers
v0x561b27e20b30_0 .net "cin", 0 0, L_0x561b28266b10;  1 drivers
v0x561b27e1e7b0_0 .net "cout", 0 0, L_0x561b282666d0;  1 drivers
S_0x561b27e1d5e0 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28266bb0 .functor XOR 1, L_0x561b28267080, L_0x561b28267250, C4<0>, C4<0>;
L_0x561b28266c20 .functor XOR 1, L_0x561b282672f0, L_0x561b28266bb0, C4<0>, C4<0>;
L_0x561b28266cc0 .functor XOR 1, L_0x561b28267080, L_0x561b28267250, C4<0>, C4<0>;
L_0x561b28266d80 .functor AND 1, L_0x561b282672f0, L_0x561b28266cc0, C4<1>, C4<1>;
L_0x561b28266ec0 .functor AND 1, L_0x561b28267080, L_0x561b28267250, C4<1>, C4<1>;
L_0x561b28266f30 .functor OR 1, L_0x561b28266d80, L_0x561b28266ec0, C4<0>, C4<0>;
v0x561b27e1cf40_0 .net *"_ivl_0", 0 0, L_0x561b28266bb0;  1 drivers
v0x561b27e1d040_0 .net *"_ivl_4", 0 0, L_0x561b28266cc0;  1 drivers
v0x561b27e1ba40_0 .net *"_ivl_6", 0 0, L_0x561b28266d80;  1 drivers
v0x561b27e1bb30_0 .net *"_ivl_8", 0 0, L_0x561b28266ec0;  1 drivers
v0x561b27e1c650_0 .net "a", 0 0, L_0x561b28267080;  1 drivers
v0x561b27e1ab50_0 .net "b", 0 0, L_0x561b28267250;  1 drivers
v0x561b27e1ac10_0 .net "c", 0 0, L_0x561b28266c20;  1 drivers
v0x561b27e1a4b0_0 .net "cin", 0 0, L_0x561b282672f0;  1 drivers
v0x561b27e1a550_0 .net "cout", 0 0, L_0x561b28266f30;  1 drivers
S_0x561b27e18fb0 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b27e3ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28267440 .functor XOR 1, L_0x561b282671b0, L_0x561b282679a0, C4<0>, C4<0>;
L_0x561b282674b0 .functor XOR 1, L_0x561b28267b90, L_0x561b28267440, C4<0>, C4<0>;
L_0x561b28267550 .functor XOR 1, L_0x561b282671b0, L_0x561b282679a0, C4<0>, C4<0>;
L_0x561b28267610 .functor AND 1, L_0x561b28267b90, L_0x561b28267550, C4<1>, C4<1>;
L_0x561b28267750 .functor AND 1, L_0x561b282671b0, L_0x561b282679a0, C4<1>, C4<1>;
L_0x561b282677c0 .functor OR 1, L_0x561b28267610, L_0x561b28267750, C4<0>, C4<0>;
v0x561b27e19bc0_0 .net *"_ivl_0", 0 0, L_0x561b28267440;  1 drivers
v0x561b27e19ca0_0 .net *"_ivl_4", 0 0, L_0x561b28267550;  1 drivers
v0x561b27e178e0_0 .net *"_ivl_6", 0 0, L_0x561b28267610;  1 drivers
v0x561b27e179b0_0 .net *"_ivl_8", 0 0, L_0x561b28267750;  1 drivers
v0x561b27e16710_0 .net "a", 0 0, L_0x561b282671b0;  1 drivers
v0x561b27e16800_0 .net "b", 0 0, L_0x561b282679a0;  1 drivers
v0x561b27e16070_0 .net "c", 0 0, L_0x561b282674b0;  1 drivers
v0x561b27e16110_0 .net "cin", 0 0, L_0x561b28267b90;  1 drivers
v0x561b27e14b70_0 .net "cout", 0 0, L_0x561b282677c0;  alias, 1 drivers
S_0x561b27e120e0 .scope module, "dff[0]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825a7d0 .functor NOT 1, L_0x561b28259d70, C4<0>, C4<0>, C4<0>;
L_0x561b2825b0d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27dfbda0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dfbe40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27dfabd0_0 .net "d", 0 0, L_0x561b28259d70;  1 drivers
v0x561b27dfaca0_0 .net "master_q", 0 0, L_0x561b2825a1a0;  1 drivers
v0x561b27dfa530_0 .net "master_q_bar", 0 0, L_0x561b2825a380;  1 drivers
L_0x7fcde057f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27dfa620_0 .net "preset", 0 0, L_0x7fcde057f330;  1 drivers
v0x561b27df90c0_0 .net "q", 0 0, L_0x561b2825a9c0;  1 drivers
v0x561b27df9c40_0 .net "q_bar", 0 0, L_0x561b2825ac40;  1 drivers
S_0x561b27e10a10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27e120e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825a480 .functor AND 1, L_0x561b28259d70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825a540 .functor NOT 1, L_0x561b2825a480, C4<0>, C4<0>, C4<0>;
L_0x561b2825a650 .functor AND 1, L_0x561b2825a7d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825a6c0 .functor NOT 1, L_0x561b2825a650, C4<0>, C4<0>, C4<0>;
v0x561b27e0be20_0 .net *"_ivl_0", 0 0, L_0x561b2825a480;  1 drivers
v0x561b27e0bf00_0 .net *"_ivl_4", 0 0, L_0x561b2825a650;  1 drivers
v0x561b27e09b40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e09be0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27e08970_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27e08a60_0 .net "q", 0 0, L_0x561b2825a1a0;  alias, 1 drivers
v0x561b27e082d0_0 .net "q_bar", 0 0, L_0x561b2825a380;  alias, 1 drivers
v0x561b27e083a0_0 .net "reset", 0 0, L_0x561b2825a7d0;  1 drivers
v0x561b27e06dd0_0 .net "set", 0 0, L_0x561b28259d70;  alias, 1 drivers
S_0x561b27e0f840 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e10a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28259330 .functor AND 1, L_0x561b2825a540, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825a050 .functor AND 1, L_0x561b28259330, L_0x561b2825a380, C4<1>, C4<1>;
L_0x561b2825a1a0 .functor NOT 1, L_0x561b2825a050, C4<0>, C4<0>, C4<0>;
L_0x561b2825a2a0 .functor AND 1, L_0x561b2825a6c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825a310 .functor AND 1, L_0x561b2825a2a0, L_0x561b2825a1a0, C4<1>, C4<1>;
L_0x561b2825a380 .functor NOT 1, L_0x561b2825a310, C4<0>, C4<0>, C4<0>;
v0x561b27e0f240_0 .net *"_ivl_0", 0 0, L_0x561b28259330;  1 drivers
v0x561b27e0dca0_0 .net *"_ivl_2", 0 0, L_0x561b2825a050;  1 drivers
v0x561b27e0dd60_0 .net *"_ivl_6", 0 0, L_0x561b2825a2a0;  1 drivers
v0x561b27e0e8b0_0 .net *"_ivl_8", 0 0, L_0x561b2825a310;  1 drivers
v0x561b27e0e970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e0cdb0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27e0ce70_0 .net "q", 0 0, L_0x561b2825a1a0;  alias, 1 drivers
v0x561b27e0c710_0 .net "q_bar", 0 0, L_0x561b2825a380;  alias, 1 drivers
v0x561b27e0c7b0_0 .net "reset", 0 0, L_0x561b2825a6c0;  1 drivers
v0x561b27e0b2c0_0 .net "set", 0 0, L_0x561b2825a540;  1 drivers
S_0x561b27e079e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27e120e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825ad80 .functor AND 1, L_0x561b2825a1a0, L_0x561b2825b0d0, C4<1>, C4<1>;
L_0x561b2825adf0 .functor NOT 1, L_0x561b2825ad80, C4<0>, C4<0>, C4<0>;
L_0x561b2825af00 .functor AND 1, L_0x561b2825a380, L_0x561b2825b0d0, C4<1>, C4<1>;
L_0x561b2825afc0 .functor NOT 1, L_0x561b2825af00, C4<0>, C4<0>, C4<0>;
v0x561b27e00b10_0 .net *"_ivl_0", 0 0, L_0x561b2825ad80;  1 drivers
v0x561b27e00bf0_0 .net *"_ivl_4", 0 0, L_0x561b2825af00;  1 drivers
v0x561b27dff010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dff0b0_0 .net "enable", 0 0, L_0x561b2825b0d0;  1 drivers
v0x561b27dfe970_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dfea10_0 .net "q", 0 0, L_0x561b2825a9c0;  alias, 1 drivers
v0x561b27dfd470_0 .net "q_bar", 0 0, L_0x561b2825ac40;  alias, 1 drivers
v0x561b27dfd510_0 .net "reset", 0 0, L_0x561b2825a380;  alias, 1 drivers
v0x561b27dfe080_0 .net "set", 0 0, L_0x561b2825a1a0;  alias, 1 drivers
S_0x561b27e05840 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27e079e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825a890 .functor AND 1, L_0x561b2825adf0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825a900 .functor AND 1, L_0x561b2825a890, L_0x561b2825ac40, C4<1>, C4<1>;
L_0x561b2825a9c0 .functor NOT 1, L_0x561b2825a900, C4<0>, C4<0>, C4<0>;
L_0x561b2825aa80 .functor AND 1, L_0x561b2825afc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825aaf0 .functor AND 1, L_0x561b2825aa80, L_0x561b2825a9c0, C4<1>, C4<1>;
L_0x561b2825ac40 .functor NOT 1, L_0x561b2825aaf0, C4<0>, C4<0>, C4<0>;
v0x561b27e04340_0 .net *"_ivl_0", 0 0, L_0x561b2825a890;  1 drivers
v0x561b27e04420_0 .net *"_ivl_2", 0 0, L_0x561b2825a900;  1 drivers
v0x561b27e04f50_0 .net *"_ivl_6", 0 0, L_0x561b2825aa80;  1 drivers
v0x561b27e05020_0 .net *"_ivl_8", 0 0, L_0x561b2825aaf0;  1 drivers
v0x561b27e02c70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27e02d10_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27e01aa0_0 .net "q", 0 0, L_0x561b2825a9c0;  alias, 1 drivers
v0x561b27e01b40_0 .net "q_bar", 0 0, L_0x561b2825ac40;  alias, 1 drivers
v0x561b27e01400_0 .net "reset", 0 0, L_0x561b2825afc0;  1 drivers
v0x561b27dfff00_0 .net "set", 0 0, L_0x561b2825adf0;  1 drivers
S_0x561b27df8140 .scope module, "dff[1]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825b960 .functor NOT 1, L_0x561b28262fe0, C4<0>, C4<0>, C4<0>;
L_0x561b2825c260 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27de09d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27de0a90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27dde6f0_0 .net "d", 0 0, L_0x561b28262fe0;  1 drivers
v0x561b27dde790_0 .net "master_q", 0 0, L_0x561b2825b300;  1 drivers
v0x561b27ddd520_0 .net "master_q_bar", 0 0, L_0x561b2825b510;  1 drivers
v0x561b27ddd610_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27ddce80_0 .net "q", 0 0, L_0x561b2825bb50;  1 drivers
v0x561b27ddcf70_0 .net "q_bar", 0 0, L_0x561b2825bdd0;  1 drivers
S_0x561b27df65a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27df8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825b610 .functor AND 1, L_0x561b28262fe0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825b6d0 .functor NOT 1, L_0x561b2825b610, C4<0>, C4<0>, C4<0>;
L_0x561b2825b7e0 .functor AND 1, L_0x561b2825b960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825b850 .functor NOT 1, L_0x561b2825b7e0, C4<0>, C4<0>, C4<0>;
v0x561b27df0bd0_0 .net *"_ivl_0", 0 0, L_0x561b2825b610;  1 drivers
v0x561b27df0cb0_0 .net *"_ivl_4", 0 0, L_0x561b2825b7e0;  1 drivers
v0x561b27def6d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27def770_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27df02e0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27df03d0_0 .net "q", 0 0, L_0x561b2825b300;  alias, 1 drivers
v0x561b27dec490_0 .net "q_bar", 0 0, L_0x561b2825b510;  alias, 1 drivers
v0x561b27dec530_0 .net "reset", 0 0, L_0x561b2825b960;  1 drivers
v0x561b27deb2c0_0 .net "set", 0 0, L_0x561b28262fe0;  alias, 1 drivers
S_0x561b27df71b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27df65a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825b140 .functor AND 1, L_0x561b2825b6d0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825b1b0 .functor AND 1, L_0x561b2825b140, L_0x561b2825b510, C4<1>, C4<1>;
L_0x561b2825b300 .functor NOT 1, L_0x561b2825b1b0, C4<0>, C4<0>, C4<0>;
L_0x561b2825b400 .functor AND 1, L_0x561b2825b850, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825b4a0 .functor AND 1, L_0x561b2825b400, L_0x561b2825b300, C4<1>, C4<1>;
L_0x561b2825b510 .functor NOT 1, L_0x561b2825b4a0, C4<0>, C4<0>, C4<0>;
v0x561b27df4f70_0 .net *"_ivl_0", 0 0, L_0x561b2825b140;  1 drivers
v0x561b27df3d00_0 .net *"_ivl_2", 0 0, L_0x561b2825b1b0;  1 drivers
v0x561b27df3dc0_0 .net *"_ivl_6", 0 0, L_0x561b2825b400;  1 drivers
v0x561b27df3660_0 .net *"_ivl_8", 0 0, L_0x561b2825b4a0;  1 drivers
v0x561b27df3720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27df2160_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27df2200_0 .net "q", 0 0, L_0x561b2825b300;  alias, 1 drivers
v0x561b27df2d70_0 .net "q_bar", 0 0, L_0x561b2825b510;  alias, 1 drivers
v0x561b27df2e30_0 .net "reset", 0 0, L_0x561b2825b850;  1 drivers
v0x561b27df1320_0 .net "set", 0 0, L_0x561b2825b6d0;  1 drivers
S_0x561b27deac20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27df8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825bf10 .functor AND 1, L_0x561b2825b300, L_0x561b2825c260, C4<1>, C4<1>;
L_0x561b2825bf80 .functor NOT 1, L_0x561b2825bf10, C4<0>, C4<0>, C4<0>;
L_0x561b2825c090 .functor AND 1, L_0x561b2825b510, L_0x561b2825c260, C4<1>, C4<1>;
L_0x561b2825c150 .functor NOT 1, L_0x561b2825c090, C4<0>, C4<0>, C4<0>;
v0x561b27de3d50_0 .net *"_ivl_0", 0 0, L_0x561b2825bf10;  1 drivers
v0x561b27de3e30_0 .net *"_ivl_4", 0 0, L_0x561b2825c090;  1 drivers
v0x561b27de2850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27de28f0_0 .net "enable", 0 0, L_0x561b2825c260;  1 drivers
v0x561b27de3460_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27de3500_0 .net "q", 0 0, L_0x561b2825bb50;  alias, 1 drivers
v0x561b27de12c0_0 .net "q_bar", 0 0, L_0x561b2825bdd0;  alias, 1 drivers
v0x561b27de1390_0 .net "reset", 0 0, L_0x561b2825b510;  alias, 1 drivers
v0x561b27ddfdc0_0 .net "set", 0 0, L_0x561b2825b300;  alias, 1 drivers
S_0x561b27dea330 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27deac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825ba20 .functor AND 1, L_0x561b2825bf80, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825ba90 .functor AND 1, L_0x561b2825ba20, L_0x561b2825bdd0, C4<1>, C4<1>;
L_0x561b2825bb50 .functor NOT 1, L_0x561b2825ba90, C4<0>, C4<0>, C4<0>;
L_0x561b2825bc10 .functor AND 1, L_0x561b2825c150, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825bc80 .functor AND 1, L_0x561b2825bc10, L_0x561b2825bb50, C4<1>, C4<1>;
L_0x561b2825bdd0 .functor NOT 1, L_0x561b2825bc80, C4<0>, C4<0>, C4<0>;
v0x561b27de8830_0 .net *"_ivl_0", 0 0, L_0x561b2825ba20;  1 drivers
v0x561b27de8910_0 .net *"_ivl_2", 0 0, L_0x561b2825ba90;  1 drivers
v0x561b27de8190_0 .net *"_ivl_6", 0 0, L_0x561b2825bc10;  1 drivers
v0x561b27de8260_0 .net *"_ivl_8", 0 0, L_0x561b2825bc80;  1 drivers
v0x561b27de6c90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27de6d30_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27de78a0_0 .net "q", 0 0, L_0x561b2825bb50;  alias, 1 drivers
v0x561b27de7940_0 .net "q_bar", 0 0, L_0x561b2825bdd0;  alias, 1 drivers
v0x561b27de55c0_0 .net "reset", 0 0, L_0x561b2825c150;  1 drivers
v0x561b27de43f0_0 .net "set", 0 0, L_0x561b2825bf80;  1 drivers
S_0x561b27ddb980 .scope module, "dff[2]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825cb40 .functor NOT 1, L_0x561b28263110, C4<0>, C4<0>, C4<0>;
L_0x561b2825d440 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27dc5e20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dc5ec0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27dc5780_0 .net "d", 0 0, L_0x561b28263110;  1 drivers
v0x561b27dc5820_0 .net "master_q", 0 0, L_0x561b2825c490;  1 drivers
v0x561b27dc4280_0 .net "master_q_bar", 0 0, L_0x561b2825c6f0;  1 drivers
v0x561b27dc4370_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dc4e90_0 .net "q", 0 0, L_0x561b2825cd30;  1 drivers
v0x561b27dc4f80_0 .net "q_bar", 0 0, L_0x561b2825cfb0;  1 drivers
S_0x561b27ddaa90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ddb980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825c7f0 .functor AND 1, L_0x561b28263110, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825c8b0 .functor NOT 1, L_0x561b2825c7f0, C4<0>, C4<0>, C4<0>;
L_0x561b2825c9c0 .functor AND 1, L_0x561b2825cb40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825ca30 .functor NOT 1, L_0x561b2825c9c0, C4<0>, C4<0>, C4<0>;
v0x561b27dd56c0_0 .net *"_ivl_0", 0 0, L_0x561b2825c7f0;  1 drivers
v0x561b27dd57c0_0 .net *"_ivl_4", 0 0, L_0x561b2825c9c0;  1 drivers
v0x561b27dd3bc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dd3c60_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27dd3520_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dd3610_0 .net "q", 0 0, L_0x561b2825c490;  alias, 1 drivers
v0x561b27dd2020_0 .net "q_bar", 0 0, L_0x561b2825c6f0;  alias, 1 drivers
v0x561b27dd20c0_0 .net "reset", 0 0, L_0x561b2825cb40;  1 drivers
v0x561b27dd2c30_0 .net "set", 0 0, L_0x561b28263110;  alias, 1 drivers
S_0x561b27dda3f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ddaa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825c2d0 .functor AND 1, L_0x561b2825c8b0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825c340 .functor AND 1, L_0x561b2825c2d0, L_0x561b2825c6f0, C4<1>, C4<1>;
L_0x561b2825c490 .functor NOT 1, L_0x561b2825c340, C4<0>, C4<0>, C4<0>;
L_0x561b2825c590 .functor AND 1, L_0x561b2825ca30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825c630 .functor AND 1, L_0x561b2825c590, L_0x561b2825c490, C4<1>, C4<1>;
L_0x561b2825c6f0 .functor NOT 1, L_0x561b2825c630, C4<0>, C4<0>, C4<0>;
v0x561b27dd8f90_0 .net *"_ivl_0", 0 0, L_0x561b2825c2d0;  1 drivers
v0x561b27dd9b00_0 .net *"_ivl_2", 0 0, L_0x561b2825c340;  1 drivers
v0x561b27dd9bc0_0 .net *"_ivl_6", 0 0, L_0x561b2825c590;  1 drivers
v0x561b27dd7820_0 .net *"_ivl_8", 0 0, L_0x561b2825c630;  1 drivers
v0x561b27dd78e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dd6650_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dd66f0_0 .net "q", 0 0, L_0x561b2825c490;  alias, 1 drivers
v0x561b27dd5fb0_0 .net "q_bar", 0 0, L_0x561b2825c6f0;  alias, 1 drivers
v0x561b27dd6070_0 .net "reset", 0 0, L_0x561b2825ca30;  1 drivers
v0x561b27dd4ab0_0 .net "set", 0 0, L_0x561b2825c8b0;  1 drivers
S_0x561b27dd0950 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ddb980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825d0f0 .functor AND 1, L_0x561b2825c490, L_0x561b2825d440, C4<1>, C4<1>;
L_0x561b2825d160 .functor NOT 1, L_0x561b2825d0f0, C4<0>, C4<0>, C4<0>;
L_0x561b2825d270 .functor AND 1, L_0x561b2825c6f0, L_0x561b2825d440, C4<1>, C4<1>;
L_0x561b2825d330 .functor NOT 1, L_0x561b2825d270, C4<0>, C4<0>, C4<0>;
v0x561b27dc9a80_0 .net *"_ivl_0", 0 0, L_0x561b2825d0f0;  1 drivers
v0x561b27dc9b60_0 .net *"_ivl_4", 0 0, L_0x561b2825d270;  1 drivers
v0x561b27dc88b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dc8950_0 .net "enable", 0 0, L_0x561b2825d440;  1 drivers
v0x561b27dc8210_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dc82b0_0 .net "q", 0 0, L_0x561b2825cd30;  alias, 1 drivers
v0x561b27dc6d10_0 .net "q_bar", 0 0, L_0x561b2825cfb0;  alias, 1 drivers
v0x561b27dc6db0_0 .net "reset", 0 0, L_0x561b2825c6f0;  alias, 1 drivers
v0x561b27dc7920_0 .net "set", 0 0, L_0x561b2825c490;  alias, 1 drivers
S_0x561b27dcf0e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27dd0950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825cc00 .functor AND 1, L_0x561b2825d160, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825cc70 .functor AND 1, L_0x561b2825cc00, L_0x561b2825cfb0, C4<1>, C4<1>;
L_0x561b2825cd30 .functor NOT 1, L_0x561b2825cc70, C4<0>, C4<0>, C4<0>;
L_0x561b2825cdf0 .functor AND 1, L_0x561b2825d330, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825ce60 .functor AND 1, L_0x561b2825cdf0, L_0x561b2825cd30, C4<1>, C4<1>;
L_0x561b2825cfb0 .functor NOT 1, L_0x561b2825ce60, C4<0>, C4<0>, C4<0>;
v0x561b27dcdbe0_0 .net *"_ivl_0", 0 0, L_0x561b2825cc00;  1 drivers
v0x561b27dcdce0_0 .net *"_ivl_2", 0 0, L_0x561b2825cc70;  1 drivers
v0x561b27dce7f0_0 .net *"_ivl_6", 0 0, L_0x561b2825cdf0;  1 drivers
v0x561b27dce8b0_0 .net *"_ivl_8", 0 0, L_0x561b2825ce60;  1 drivers
v0x561b27dcccf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dccd90_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dcc650_0 .net "q", 0 0, L_0x561b2825cd30;  alias, 1 drivers
v0x561b27dcc710_0 .net "q_bar", 0 0, L_0x561b2825cfb0;  alias, 1 drivers
v0x561b27dcb150_0 .net "reset", 0 0, L_0x561b2825d330;  1 drivers
v0x561b27dcbd60_0 .net "set", 0 0, L_0x561b2825d160;  1 drivers
S_0x561b27dc2bb0 .scope module, "dff[3]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825dcd0 .functor NOT 1, L_0x561b282632d0, C4<0>, C4<0>, C4<0>;
L_0x561b2825e5d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27daab60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27daac00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27da9660_0 .net "d", 0 0, L_0x561b282632d0;  1 drivers
v0x561b27da9700_0 .net "master_q", 0 0, L_0x561b2825d670;  1 drivers
v0x561b27daa270_0 .net "master_q_bar", 0 0, L_0x561b2825d880;  1 drivers
v0x561b27daa360_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27da8770_0 .net "q", 0 0, L_0x561b2825dec0;  1 drivers
v0x561b27da8860_0 .net "q_bar", 0 0, L_0x561b2825e140;  1 drivers
S_0x561b27dc1340 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27dc2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825d980 .functor AND 1, L_0x561b282632d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825da40 .functor NOT 1, L_0x561b2825d980, C4<0>, C4<0>, C4<0>;
L_0x561b2825db50 .functor AND 1, L_0x561b2825dcd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825dbc0 .functor NOT 1, L_0x561b2825db50, C4<0>, C4<0>, C4<0>;
v0x561b27dbab10_0 .net *"_ivl_0", 0 0, L_0x561b2825d980;  1 drivers
v0x561b27dbabf0_0 .net *"_ivl_4", 0 0, L_0x561b2825db50;  1 drivers
v0x561b27dba470_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dba510_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27db8f70_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27db9060_0 .net "q", 0 0, L_0x561b2825d670;  alias, 1 drivers
v0x561b27db9b80_0 .net "q_bar", 0 0, L_0x561b2825d880;  alias, 1 drivers
v0x561b27db9c20_0 .net "reset", 0 0, L_0x561b2825dcd0;  1 drivers
v0x561b27db8080_0 .net "set", 0 0, L_0x561b282632d0;  alias, 1 drivers
S_0x561b27dbfe40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27dc1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825d4b0 .functor AND 1, L_0x561b2825da40, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825d520 .functor AND 1, L_0x561b2825d4b0, L_0x561b2825d880, C4<1>, C4<1>;
L_0x561b2825d670 .functor NOT 1, L_0x561b2825d520, C4<0>, C4<0>, C4<0>;
L_0x561b2825d770 .functor AND 1, L_0x561b2825dbc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825d810 .functor AND 1, L_0x561b2825d770, L_0x561b2825d670, C4<1>, C4<1>;
L_0x561b2825d880 .functor NOT 1, L_0x561b2825d810, C4<0>, C4<0>, C4<0>;
v0x561b27dc0af0_0 .net *"_ivl_0", 0 0, L_0x561b2825d4b0;  1 drivers
v0x561b27dbef50_0 .net *"_ivl_2", 0 0, L_0x561b2825d520;  1 drivers
v0x561b27dbf030_0 .net *"_ivl_6", 0 0, L_0x561b2825d770;  1 drivers
v0x561b27dbe8b0_0 .net *"_ivl_8", 0 0, L_0x561b2825d810;  1 drivers
v0x561b27dbe990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dbd3b0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dbd450_0 .net "q", 0 0, L_0x561b2825d670;  alias, 1 drivers
v0x561b27dbdfc0_0 .net "q_bar", 0 0, L_0x561b2825d880;  alias, 1 drivers
v0x561b27dbe080_0 .net "reset", 0 0, L_0x561b2825dbc0;  1 drivers
v0x561b27dbbd90_0 .net "set", 0 0, L_0x561b2825da40;  1 drivers
S_0x561b27db79e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27dc2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825e280 .functor AND 1, L_0x561b2825d670, L_0x561b2825e5d0, C4<1>, C4<1>;
L_0x561b2825e2f0 .functor NOT 1, L_0x561b2825e280, C4<0>, C4<0>, C4<0>;
L_0x561b2825e400 .functor AND 1, L_0x561b2825d880, L_0x561b2825e5d0, C4<1>, C4<1>;
L_0x561b2825e4c0 .functor NOT 1, L_0x561b2825e400, C4<0>, C4<0>, C4<0>;
v0x561b27daefa0_0 .net *"_ivl_0", 0 0, L_0x561b2825e280;  1 drivers
v0x561b27daf080_0 .net *"_ivl_4", 0 0, L_0x561b2825e400;  1 drivers
v0x561b27dadaa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27dadb40_0 .net "enable", 0 0, L_0x561b2825e5d0;  1 drivers
v0x561b27dae6b0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27dae750_0 .net "q", 0 0, L_0x561b2825dec0;  alias, 1 drivers
v0x561b27dac3d0_0 .net "q_bar", 0 0, L_0x561b2825e140;  alias, 1 drivers
v0x561b27dac470_0 .net "reset", 0 0, L_0x561b2825d880;  alias, 1 drivers
v0x561b27dab200_0 .net "set", 0 0, L_0x561b2825d670;  alias, 1 drivers
S_0x561b27db70f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27db79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825dd90 .functor AND 1, L_0x561b2825e2f0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825de00 .functor AND 1, L_0x561b2825dd90, L_0x561b2825e140, C4<1>, C4<1>;
L_0x561b2825dec0 .functor NOT 1, L_0x561b2825de00, C4<0>, C4<0>, C4<0>;
L_0x561b2825df80 .functor AND 1, L_0x561b2825e4c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825dff0 .functor AND 1, L_0x561b2825df80, L_0x561b2825dec0, C4<1>, C4<1>;
L_0x561b2825e140 .functor NOT 1, L_0x561b2825dff0, C4<0>, C4<0>, C4<0>;
v0x561b27db32a0_0 .net *"_ivl_0", 0 0, L_0x561b2825dd90;  1 drivers
v0x561b27db3380_0 .net *"_ivl_2", 0 0, L_0x561b2825de00;  1 drivers
v0x561b27db20d0_0 .net *"_ivl_6", 0 0, L_0x561b2825df80;  1 drivers
v0x561b27db2170_0 .net *"_ivl_8", 0 0, L_0x561b2825dff0;  1 drivers
v0x561b27db1a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27db1ad0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27db0530_0 .net "q", 0 0, L_0x561b2825dec0;  alias, 1 drivers
v0x561b27db05d0_0 .net "q_bar", 0 0, L_0x561b2825e140;  alias, 1 drivers
v0x561b27db1140_0 .net "reset", 0 0, L_0x561b2825e4c0;  1 drivers
v0x561b27daf640_0 .net "set", 0 0, L_0x561b2825e2f0;  1 drivers
S_0x561b27da80d0 .scope module, "dff[4]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825eea0 .functor NOT 1, L_0x561b28263400, C4<0>, C4<0>, C4<0>;
L_0x561b2825f7e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d92b70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d92c30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d90890_0 .net "d", 0 0, L_0x561b28263400;  1 drivers
v0x561b27d90930_0 .net "master_q", 0 0, L_0x561b2825e800;  1 drivers
v0x561b27d8f6c0_0 .net "master_q_bar", 0 0, L_0x561b2825ea30;  1 drivers
v0x561b27d8f7b0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d8f020_0 .net "q", 0 0, L_0x561b2825f0b0;  1 drivers
v0x561b27d8f110_0 .net "q_bar", 0 0, L_0x561b2825f350;  1 drivers
S_0x561b27da77e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27da80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825eb30 .functor AND 1, L_0x561b28263400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825ebf0 .functor NOT 1, L_0x561b2825eb30, C4<0>, C4<0>, C4<0>;
L_0x561b2825ed00 .functor AND 1, L_0x561b2825eea0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825ed90 .functor NOT 1, L_0x561b2825ed00, C4<0>, C4<0>, C4<0>;
v0x561b27d9fd00_0 .net *"_ivl_0", 0 0, L_0x561b2825eb30;  1 drivers
v0x561b27d9fde0_0 .net *"_ivl_4", 0 0, L_0x561b2825ed00;  1 drivers
v0x561b27da0910_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27da09b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d9e630_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d9e720_0 .net "q", 0 0, L_0x561b2825e800;  alias, 1 drivers
v0x561b27d9d460_0 .net "q_bar", 0 0, L_0x561b2825ea30;  alias, 1 drivers
v0x561b27d9d500_0 .net "reset", 0 0, L_0x561b2825eea0;  1 drivers
v0x561b27d9cdc0_0 .net "set", 0 0, L_0x561b28263400;  alias, 1 drivers
S_0x561b27da5500 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27da77e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825e640 .functor AND 1, L_0x561b2825ebf0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825e6b0 .functor AND 1, L_0x561b2825e640, L_0x561b2825ea30, C4<1>, C4<1>;
L_0x561b2825e800 .functor NOT 1, L_0x561b2825e6b0, C4<0>, C4<0>, C4<0>;
L_0x561b2825e900 .functor AND 1, L_0x561b2825ed90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825e9c0 .functor AND 1, L_0x561b2825e900, L_0x561b2825e800, C4<1>, C4<1>;
L_0x561b2825ea30 .functor NOT 1, L_0x561b2825e9c0, C4<0>, C4<0>, C4<0>;
v0x561b27da43d0_0 .net *"_ivl_0", 0 0, L_0x561b2825e640;  1 drivers
v0x561b27da3c90_0 .net *"_ivl_2", 0 0, L_0x561b2825e6b0;  1 drivers
v0x561b27da3d70_0 .net *"_ivl_6", 0 0, L_0x561b2825e900;  1 drivers
v0x561b27da2790_0 .net *"_ivl_8", 0 0, L_0x561b2825e9c0;  1 drivers
v0x561b27da2870_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27da33a0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27da3440_0 .net "q", 0 0, L_0x561b2825e800;  alias, 1 drivers
v0x561b27da18a0_0 .net "q_bar", 0 0, L_0x561b2825ea30;  alias, 1 drivers
v0x561b27da1960_0 .net "reset", 0 0, L_0x561b2825ed90;  1 drivers
v0x561b27da12b0_0 .net "set", 0 0, L_0x561b2825ebf0;  1 drivers
S_0x561b27d9b8c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27da80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825f490 .functor AND 1, L_0x561b2825e800, L_0x561b2825f7e0, C4<1>, C4<1>;
L_0x561b2825f500 .functor NOT 1, L_0x561b2825f490, C4<0>, C4<0>, C4<0>;
L_0x561b2825f610 .functor AND 1, L_0x561b2825ea30, L_0x561b2825f7e0, C4<1>, C4<1>;
L_0x561b2825f6d0 .functor NOT 1, L_0x561b2825f610, C4<0>, C4<0>, C4<0>;
v0x561b27d949f0_0 .net *"_ivl_0", 0 0, L_0x561b2825f490;  1 drivers
v0x561b27d94ad0_0 .net *"_ivl_4", 0 0, L_0x561b2825f610;  1 drivers
v0x561b27d95600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d956a0_0 .net "enable", 0 0, L_0x561b2825f7e0;  1 drivers
v0x561b27d93b00_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d93ba0_0 .net "q", 0 0, L_0x561b2825f0b0;  alias, 1 drivers
v0x561b27d93460_0 .net "q_bar", 0 0, L_0x561b2825f350;  alias, 1 drivers
v0x561b27d93530_0 .net "reset", 0 0, L_0x561b2825ea30;  alias, 1 drivers
v0x561b27d91f60_0 .net "set", 0 0, L_0x561b2825e800;  alias, 1 drivers
S_0x561b27d9a9d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d9b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825ef60 .functor AND 1, L_0x561b2825f500, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825eff0 .functor AND 1, L_0x561b2825ef60, L_0x561b2825f350, C4<1>, C4<1>;
L_0x561b2825f0b0 .functor NOT 1, L_0x561b2825eff0, C4<0>, C4<0>, C4<0>;
L_0x561b2825f170 .functor AND 1, L_0x561b2825f6d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825f200 .functor AND 1, L_0x561b2825f170, L_0x561b2825f0b0, C4<1>, C4<1>;
L_0x561b2825f350 .functor NOT 1, L_0x561b2825f200, C4<0>, C4<0>, C4<0>;
v0x561b27d9a330_0 .net *"_ivl_0", 0 0, L_0x561b2825ef60;  1 drivers
v0x561b27d9a410_0 .net *"_ivl_2", 0 0, L_0x561b2825eff0;  1 drivers
v0x561b27d98e30_0 .net *"_ivl_6", 0 0, L_0x561b2825f170;  1 drivers
v0x561b27d98ed0_0 .net *"_ivl_8", 0 0, L_0x561b2825f200;  1 drivers
v0x561b27d99a40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d99ae0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d97760_0 .net "q", 0 0, L_0x561b2825f0b0;  alias, 1 drivers
v0x561b27d97800_0 .net "q_bar", 0 0, L_0x561b2825f350;  alias, 1 drivers
v0x561b27d96590_0 .net "reset", 0 0, L_0x561b2825f6d0;  1 drivers
v0x561b27d95ef0_0 .net "set", 0 0, L_0x561b2825f500;  1 drivers
S_0x561b27d8db20 .scope module, "dff[5]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282600d0 .functor NOT 1, L_0x561b28263530, C4<0>, C4<0>, C4<0>;
L_0x561b28260a10 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d76450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d76510_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d75db0_0 .net "d", 0 0, L_0x561b28263530;  1 drivers
v0x561b27d75e50_0 .net "master_q", 0 0, L_0x561b2825fa30;  1 drivers
v0x561b27d748b0_0 .net "master_q_bar", 0 0, L_0x561b2825fc60;  1 drivers
v0x561b27d749a0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d754c0_0 .net "q", 0 0, L_0x561b282602e0;  1 drivers
v0x561b27d755b0_0 .net "q_bar", 0 0, L_0x561b28260580;  1 drivers
S_0x561b27d8cc30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27d8db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2825fd60 .functor AND 1, L_0x561b28263530, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825fe20 .functor NOT 1, L_0x561b2825fd60, C4<0>, C4<0>, C4<0>;
L_0x561b2825ff30 .functor AND 1, L_0x561b282600d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2825ffc0 .functor NOT 1, L_0x561b2825ff30, C4<0>, C4<0>, C4<0>;
v0x561b27d87860_0 .net *"_ivl_0", 0 0, L_0x561b2825fd60;  1 drivers
v0x561b27d87940_0 .net *"_ivl_4", 0 0, L_0x561b2825ff30;  1 drivers
v0x561b27d85d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d85e00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d856c0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d857b0_0 .net "q", 0 0, L_0x561b2825fa30;  alias, 1 drivers
v0x561b27d841c0_0 .net "q_bar", 0 0, L_0x561b2825fc60;  alias, 1 drivers
v0x561b27d84260_0 .net "reset", 0 0, L_0x561b282600d0;  1 drivers
v0x561b27d84dd0_0 .net "set", 0 0, L_0x561b28263530;  alias, 1 drivers
S_0x561b27d8c590 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d8cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2825f850 .functor AND 1, L_0x561b2825fe20, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b2825f8e0 .functor AND 1, L_0x561b2825f850, L_0x561b2825fc60, C4<1>, C4<1>;
L_0x561b2825fa30 .functor NOT 1, L_0x561b2825f8e0, C4<0>, C4<0>, C4<0>;
L_0x561b2825fb30 .functor AND 1, L_0x561b2825ffc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2825fbf0 .functor AND 1, L_0x561b2825fb30, L_0x561b2825fa30, C4<1>, C4<1>;
L_0x561b2825fc60 .functor NOT 1, L_0x561b2825fbf0, C4<0>, C4<0>, C4<0>;
v0x561b27d8b130_0 .net *"_ivl_0", 0 0, L_0x561b2825f850;  1 drivers
v0x561b27d8bca0_0 .net *"_ivl_2", 0 0, L_0x561b2825f8e0;  1 drivers
v0x561b27d8bd60_0 .net *"_ivl_6", 0 0, L_0x561b2825fb30;  1 drivers
v0x561b27d899c0_0 .net *"_ivl_8", 0 0, L_0x561b2825fbf0;  1 drivers
v0x561b27d89a80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d887f0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d88890_0 .net "q", 0 0, L_0x561b2825fa30;  alias, 1 drivers
v0x561b27d88150_0 .net "q_bar", 0 0, L_0x561b2825fc60;  alias, 1 drivers
v0x561b27d88210_0 .net "reset", 0 0, L_0x561b2825ffc0;  1 drivers
v0x561b27d86d00_0 .net "set", 0 0, L_0x561b2825fe20;  1 drivers
S_0x561b27d82af0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27d8db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282606c0 .functor AND 1, L_0x561b2825fa30, L_0x561b28260a10, C4<1>, C4<1>;
L_0x561b28260730 .functor NOT 1, L_0x561b282606c0, C4<0>, C4<0>, C4<0>;
L_0x561b28260840 .functor AND 1, L_0x561b2825fc60, L_0x561b28260a10, C4<1>, C4<1>;
L_0x561b28260900 .functor NOT 1, L_0x561b28260840, C4<0>, C4<0>, C4<0>;
v0x561b27d7a0b0_0 .net *"_ivl_0", 0 0, L_0x561b282606c0;  1 drivers
v0x561b27d7a190_0 .net *"_ivl_4", 0 0, L_0x561b28260840;  1 drivers
v0x561b27d78ee0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d78f80_0 .net "enable", 0 0, L_0x561b28260a10;  1 drivers
v0x561b27d78840_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d788e0_0 .net "q", 0 0, L_0x561b282602e0;  alias, 1 drivers
v0x561b27d77340_0 .net "q_bar", 0 0, L_0x561b28260580;  alias, 1 drivers
v0x561b27d77410_0 .net "reset", 0 0, L_0x561b2825fc60;  alias, 1 drivers
v0x561b27d77f50_0 .net "set", 0 0, L_0x561b2825fa30;  alias, 1 drivers
S_0x561b27d81280 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d82af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28260190 .functor AND 1, L_0x561b28260730, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b28260220 .functor AND 1, L_0x561b28260190, L_0x561b28260580, C4<1>, C4<1>;
L_0x561b282602e0 .functor NOT 1, L_0x561b28260220, C4<0>, C4<0>, C4<0>;
L_0x561b282603a0 .functor AND 1, L_0x561b28260900, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28260430 .functor AND 1, L_0x561b282603a0, L_0x561b282602e0, C4<1>, C4<1>;
L_0x561b28260580 .functor NOT 1, L_0x561b28260430, C4<0>, C4<0>, C4<0>;
v0x561b27d7fd80_0 .net *"_ivl_0", 0 0, L_0x561b28260190;  1 drivers
v0x561b27d7fe60_0 .net *"_ivl_2", 0 0, L_0x561b28260220;  1 drivers
v0x561b27d80990_0 .net *"_ivl_6", 0 0, L_0x561b282603a0;  1 drivers
v0x561b27d80a30_0 .net *"_ivl_8", 0 0, L_0x561b28260430;  1 drivers
v0x561b27d7ee90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d7ef30_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d7e7f0_0 .net "q", 0 0, L_0x561b282602e0;  alias, 1 drivers
v0x561b27d7e890_0 .net "q_bar", 0 0, L_0x561b28260580;  alias, 1 drivers
v0x561b27d7d2f0_0 .net "reset", 0 0, L_0x561b28260900;  1 drivers
v0x561b27d7df00_0 .net "set", 0 0, L_0x561b28260730;  1 drivers
S_0x561b27d731e0 .scope module, "dff[6]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28261300 .functor NOT 1, L_0x561b282636a0, C4<0>, C4<0>, C4<0>;
L_0x561b28261c40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d5cd00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d5cdc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d5b800_0 .net "d", 0 0, L_0x561b282636a0;  1 drivers
v0x561b27d5b8a0_0 .net "master_q", 0 0, L_0x561b28260c60;  1 drivers
v0x561b27d5c410_0 .net "master_q_bar", 0 0, L_0x561b28260e90;  1 drivers
v0x561b27d5c500_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d5a910_0 .net "q", 0 0, L_0x561b28261510;  1 drivers
v0x561b27d5aa00_0 .net "q_bar", 0 0, L_0x561b282617b0;  1 drivers
S_0x561b27d71970 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27d731e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28260f90 .functor AND 1, L_0x561b282636a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28261050 .functor NOT 1, L_0x561b28260f90, C4<0>, C4<0>, C4<0>;
L_0x561b28261160 .functor AND 1, L_0x561b28261300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282611f0 .functor NOT 1, L_0x561b28261160, C4<0>, C4<0>, C4<0>;
v0x561b27d6b140_0 .net *"_ivl_0", 0 0, L_0x561b28260f90;  1 drivers
v0x561b27d6b220_0 .net *"_ivl_4", 0 0, L_0x561b28261160;  1 drivers
v0x561b27d6aaa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d6ab40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d695a0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d69690_0 .net "q", 0 0, L_0x561b28260c60;  alias, 1 drivers
v0x561b27d6a1b0_0 .net "q_bar", 0 0, L_0x561b28260e90;  alias, 1 drivers
v0x561b27d6a250_0 .net "reset", 0 0, L_0x561b28261300;  1 drivers
v0x561b27d686b0_0 .net "set", 0 0, L_0x561b282636a0;  alias, 1 drivers
S_0x561b27d70470 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d71970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28260a80 .functor AND 1, L_0x561b28261050, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b28260b10 .functor AND 1, L_0x561b28260a80, L_0x561b28260e90, C4<1>, C4<1>;
L_0x561b28260c60 .functor NOT 1, L_0x561b28260b10, C4<0>, C4<0>, C4<0>;
L_0x561b28260d60 .functor AND 1, L_0x561b282611f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28260e20 .functor AND 1, L_0x561b28260d60, L_0x561b28260c60, C4<1>, C4<1>;
L_0x561b28260e90 .functor NOT 1, L_0x561b28260e20, C4<0>, C4<0>, C4<0>;
v0x561b27d71120_0 .net *"_ivl_0", 0 0, L_0x561b28260a80;  1 drivers
v0x561b27d6f580_0 .net *"_ivl_2", 0 0, L_0x561b28260b10;  1 drivers
v0x561b27d6f640_0 .net *"_ivl_6", 0 0, L_0x561b28260d60;  1 drivers
v0x561b27d6eee0_0 .net *"_ivl_8", 0 0, L_0x561b28260e20;  1 drivers
v0x561b27d6efa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d6d9e0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d6da80_0 .net "q", 0 0, L_0x561b28260c60;  alias, 1 drivers
v0x561b27d6e5f0_0 .net "q_bar", 0 0, L_0x561b28260e90;  alias, 1 drivers
v0x561b27d6e6b0_0 .net "reset", 0 0, L_0x561b282611f0;  1 drivers
v0x561b27d6c3c0_0 .net "set", 0 0, L_0x561b28261050;  1 drivers
S_0x561b27d68010 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27d731e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282618f0 .functor AND 1, L_0x561b28260c60, L_0x561b28261c40, C4<1>, C4<1>;
L_0x561b28261960 .functor NOT 1, L_0x561b282618f0, C4<0>, C4<0>, C4<0>;
L_0x561b28261a70 .functor AND 1, L_0x561b28260e90, L_0x561b28261c40, C4<1>, C4<1>;
L_0x561b28261b30 .functor NOT 1, L_0x561b28261a70, C4<0>, C4<0>, C4<0>;
v0x561b27d61140_0 .net *"_ivl_0", 0 0, L_0x561b282618f0;  1 drivers
v0x561b27d61220_0 .net *"_ivl_4", 0 0, L_0x561b28261a70;  1 drivers
v0x561b27d5fc40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d5fce0_0 .net "enable", 0 0, L_0x561b28261c40;  1 drivers
v0x561b27d60850_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d608f0_0 .net "q", 0 0, L_0x561b28261510;  alias, 1 drivers
v0x561b27d5e570_0 .net "q_bar", 0 0, L_0x561b282617b0;  alias, 1 drivers
v0x561b27d5e640_0 .net "reset", 0 0, L_0x561b28260e90;  alias, 1 drivers
v0x561b27d5d3a0_0 .net "set", 0 0, L_0x561b28260c60;  alias, 1 drivers
S_0x561b27d67720 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d68010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282613c0 .functor AND 1, L_0x561b28261960, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b28261450 .functor AND 1, L_0x561b282613c0, L_0x561b282617b0, C4<1>, C4<1>;
L_0x561b28261510 .functor NOT 1, L_0x561b28261450, C4<0>, C4<0>, C4<0>;
L_0x561b282615d0 .functor AND 1, L_0x561b28261b30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28261660 .functor AND 1, L_0x561b282615d0, L_0x561b28261510, C4<1>, C4<1>;
L_0x561b282617b0 .functor NOT 1, L_0x561b28261660, C4<0>, C4<0>, C4<0>;
v0x561b27d65440_0 .net *"_ivl_0", 0 0, L_0x561b282613c0;  1 drivers
v0x561b27d65520_0 .net *"_ivl_2", 0 0, L_0x561b28261450;  1 drivers
v0x561b27d64270_0 .net *"_ivl_6", 0 0, L_0x561b282615d0;  1 drivers
v0x561b27d64310_0 .net *"_ivl_8", 0 0, L_0x561b28261660;  1 drivers
v0x561b27d63bd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d63c70_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d626d0_0 .net "q", 0 0, L_0x561b28261510;  alias, 1 drivers
v0x561b27d62770_0 .net "q_bar", 0 0, L_0x561b282617b0;  alias, 1 drivers
v0x561b27d632e0_0 .net "reset", 0 0, L_0x561b28261b30;  1 drivers
v0x561b27d617e0_0 .net "set", 0 0, L_0x561b28261960;  1 drivers
S_0x561b27d5a270 .scope module, "dff[7]" "d_ff" 10 8, 5 2 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28262580 .functor NOT 1, L_0x561b282638e0, C4<0>, C4<0>, C4<0>;
L_0x561b28262ec0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27d40ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d40f60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d3fcf0_0 .net "d", 0 0, L_0x561b282638e0;  1 drivers
v0x561b27d3fd90_0 .net "master_q", 0 0, L_0x561b28261e90;  1 drivers
v0x561b27d3f650_0 .net "master_q_bar", 0 0, L_0x561b28262110;  1 drivers
v0x561b27d3f740_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d3e150_0 .net "q", 0 0, L_0x561b28262790;  1 drivers
v0x561b27d3e240_0 .net "q_bar", 0 0, L_0x561b28262a30;  1 drivers
S_0x561b27d59980 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27d5a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28262210 .functor AND 1, L_0x561b282638e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282622d0 .functor NOT 1, L_0x561b28262210, C4<0>, C4<0>, C4<0>;
L_0x561b282623e0 .functor AND 1, L_0x561b28262580, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28262470 .functor NOT 1, L_0x561b282623e0, C4<0>, C4<0>, C4<0>;
v0x561b27d52ab0_0 .net *"_ivl_0", 0 0, L_0x561b28262210;  1 drivers
v0x561b27d52bb0_0 .net *"_ivl_4", 0 0, L_0x561b282623e0;  1 drivers
v0x561b27d507d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d50870_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27d4f600_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d4f6a0_0 .net "q", 0 0, L_0x561b28261e90;  alias, 1 drivers
v0x561b27d4ef60_0 .net "q_bar", 0 0, L_0x561b28262110;  alias, 1 drivers
v0x561b27d4f000_0 .net "reset", 0 0, L_0x561b28262580;  1 drivers
v0x561b27d4da60_0 .net "set", 0 0, L_0x561b282638e0;  alias, 1 drivers
S_0x561b27d564d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d59980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28261cb0 .functor AND 1, L_0x561b282622d0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b28261d40 .functor AND 1, L_0x561b28261cb0, L_0x561b28262110, C4<1>, C4<1>;
L_0x561b28261e90 .functor NOT 1, L_0x561b28261d40, C4<0>, C4<0>, C4<0>;
L_0x561b28261f90 .functor AND 1, L_0x561b28262470, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28262050 .functor AND 1, L_0x561b28261f90, L_0x561b28261e90, C4<1>, C4<1>;
L_0x561b28262110 .functor NOT 1, L_0x561b28262050, C4<0>, C4<0>, C4<0>;
v0x561b27d55e30_0 .net *"_ivl_0", 0 0, L_0x561b28261cb0;  1 drivers
v0x561b27d55f10_0 .net *"_ivl_2", 0 0, L_0x561b28261d40;  1 drivers
v0x561b27d54930_0 .net *"_ivl_6", 0 0, L_0x561b28261f90;  1 drivers
v0x561b27d549d0_0 .net *"_ivl_8", 0 0, L_0x561b28262050;  1 drivers
v0x561b27d55540_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d555e0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d53a40_0 .net "q", 0 0, L_0x561b28261e90;  alias, 1 drivers
v0x561b27d53ae0_0 .net "q_bar", 0 0, L_0x561b28262110;  alias, 1 drivers
v0x561b27d533a0_0 .net "reset", 0 0, L_0x561b28262470;  1 drivers
v0x561b27d51ea0_0 .net "set", 0 0, L_0x561b282622d0;  1 drivers
S_0x561b27d4e670 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27d5a270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28262b70 .functor AND 1, L_0x561b28261e90, L_0x561b28262ec0, C4<1>, C4<1>;
L_0x561b28262be0 .functor NOT 1, L_0x561b28262b70, C4<0>, C4<0>, C4<0>;
L_0x561b28262cf0 .functor AND 1, L_0x561b28262110, L_0x561b28262ec0, C4<1>, C4<1>;
L_0x561b28262db0 .functor NOT 1, L_0x561b28262cf0, C4<0>, C4<0>, C4<0>;
v0x561b27d477a0_0 .net *"_ivl_0", 0 0, L_0x561b28262b70;  1 drivers
v0x561b27d47880_0 .net *"_ivl_4", 0 0, L_0x561b28262cf0;  1 drivers
v0x561b27d45ca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d45d40_0 .net "enable", 0 0, L_0x561b28262ec0;  1 drivers
v0x561b27d45600_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d456a0_0 .net "q", 0 0, L_0x561b28262790;  alias, 1 drivers
v0x561b27d44100_0 .net "q_bar", 0 0, L_0x561b28262a30;  alias, 1 drivers
v0x561b27d441d0_0 .net "reset", 0 0, L_0x561b28262110;  alias, 1 drivers
v0x561b27d44d10_0 .net "set", 0 0, L_0x561b28261e90;  alias, 1 drivers
S_0x561b27d4c4d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27d4e670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28262640 .functor AND 1, L_0x561b28262be0, L_0x7fcde057f330, C4<1>, C4<1>;
L_0x561b282626d0 .functor AND 1, L_0x561b28262640, L_0x561b28262a30, C4<1>, C4<1>;
L_0x561b28262790 .functor NOT 1, L_0x561b282626d0, C4<0>, C4<0>, C4<0>;
L_0x561b28262850 .functor AND 1, L_0x561b28262db0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282628e0 .functor AND 1, L_0x561b28262850, L_0x561b28262790, C4<1>, C4<1>;
L_0x561b28262a30 .functor NOT 1, L_0x561b282628e0, C4<0>, C4<0>, C4<0>;
v0x561b27d4afd0_0 .net *"_ivl_0", 0 0, L_0x561b28262640;  1 drivers
v0x561b27d4b0d0_0 .net *"_ivl_2", 0 0, L_0x561b282626d0;  1 drivers
v0x561b27d4bbe0_0 .net *"_ivl_6", 0 0, L_0x561b28262850;  1 drivers
v0x561b27d4bca0_0 .net *"_ivl_8", 0 0, L_0x561b282628e0;  1 drivers
v0x561b27d49900_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27d499a0_0 .net "preset", 0 0, L_0x7fcde057f330;  alias, 1 drivers
v0x561b27d48730_0 .net "q", 0 0, L_0x561b28262790;  alias, 1 drivers
v0x561b27d487f0_0 .net "q_bar", 0 0, L_0x561b28262a30;  alias, 1 drivers
v0x561b27d48090_0 .net "reset", 0 0, L_0x561b28262db0;  1 drivers
v0x561b27d46b90_0 .net "set", 0 0, L_0x561b28262be0;  1 drivers
S_0x561b27d3ed60 .scope module, "mux0" "byte_mux" 10 24, 11 5 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
L_0x7fcde057f408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b27d20790_0 .net "a", 7 0, L_0x7fcde057f408;  1 drivers
v0x561b27d20890_0 .net "b", 7 0, L_0x561b28267c30;  alias, 1 drivers
v0x561b27d1e4b0_0 .net "out", 7 0, L_0x561b2826aca0;  alias, 1 drivers
v0x561b27d1e580_0 .net "sel", 0 0, L_0x561b2826b010;  1 drivers
L_0x561b28269af0 .part L_0x7fcde057f408, 0, 1;
L_0x561b28269be0 .part L_0x7fcde057f408, 1, 1;
L_0x561b28269d20 .part L_0x7fcde057f408, 2, 1;
L_0x561b28269e10 .part L_0x7fcde057f408, 3, 1;
L_0x561b28269f30 .part L_0x7fcde057f408, 4, 1;
L_0x561b28269fd0 .part L_0x7fcde057f408, 5, 1;
L_0x561b2826a100 .part L_0x7fcde057f408, 6, 1;
L_0x561b2826a1f0 .part L_0x7fcde057f408, 7, 1;
L_0x561b2826a330 .part L_0x561b28267c30, 0, 1;
L_0x561b2826a420 .part L_0x561b28267c30, 1, 1;
L_0x561b2826a4c0 .part L_0x561b28267c30, 2, 1;
L_0x561b2826a560 .part L_0x561b28267c30, 3, 1;
L_0x561b2826a6c0 .part L_0x561b28267c30, 4, 1;
L_0x561b2826a8c0 .part L_0x561b28267c30, 5, 1;
L_0x561b2826aa30 .part L_0x561b28267c30, 6, 1;
L_0x561b2826ab20 .part L_0x561b28267c30, 7, 1;
LS_0x561b2826aca0_0_0 .concat [ 1 1 1 1], L_0x561b28268170, L_0x561b28268420, L_0x561b282686d0, L_0x561b28268c20;
LS_0x561b2826aca0_0_4 .concat [ 1 1 1 1], L_0x561b28268f90, L_0x561b28269300, L_0x561b28269640, L_0x561b28269980;
L_0x561b2826aca0 .concat [ 4 4 0 0], LS_0x561b2826aca0_0_0, LS_0x561b2826aca0_0_4;
S_0x561b27d3d260 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28267fd0 .functor AND 1, L_0x561b2826b010, L_0x561b28269af0, C4<1>, C4<1>;
L_0x561b28268040 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b282680b0 .functor AND 1, L_0x561b28268040, L_0x561b2826a330, C4<1>, C4<1>;
L_0x561b28268170 .functor OR 1, L_0x561b28267fd0, L_0x561b282680b0, C4<0>, C4<0>;
v0x561b27d3cbc0_0 .net *"_ivl_0", 0 0, L_0x561b28267fd0;  1 drivers
v0x561b27d3ccc0_0 .net *"_ivl_2", 0 0, L_0x561b28268040;  1 drivers
v0x561b27d3b6c0_0 .net *"_ivl_4", 0 0, L_0x561b282680b0;  1 drivers
v0x561b27d3b780_0 .net "a", 0 0, L_0x561b28269af0;  1 drivers
v0x561b27d3c2d0_0 .net "b", 0 0, L_0x561b2826a330;  1 drivers
v0x561b27d3c3c0_0 .net "out", 0 0, L_0x561b28268170;  1 drivers
v0x561b27d39ff0_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d38e20 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28268280 .functor AND 1, L_0x561b2826b010, L_0x561b28269be0, C4<1>, C4<1>;
L_0x561b282682f0 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28268360 .functor AND 1, L_0x561b282682f0, L_0x561b2826a420, C4<1>, C4<1>;
L_0x561b28268420 .functor OR 1, L_0x561b28268280, L_0x561b28268360, C4<0>, C4<0>;
v0x561b27d38780_0 .net *"_ivl_0", 0 0, L_0x561b28268280;  1 drivers
v0x561b27d38860_0 .net *"_ivl_2", 0 0, L_0x561b282682f0;  1 drivers
v0x561b27d37280_0 .net *"_ivl_4", 0 0, L_0x561b28268360;  1 drivers
v0x561b27d37340_0 .net "a", 0 0, L_0x561b28269be0;  1 drivers
v0x561b27d37e90_0 .net "b", 0 0, L_0x561b2826a420;  1 drivers
v0x561b27d37f80_0 .net "out", 0 0, L_0x561b28268420;  1 drivers
v0x561b27d36390_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d35cf0 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28268530 .functor AND 1, L_0x561b2826b010, L_0x561b28269d20, C4<1>, C4<1>;
L_0x561b282685a0 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28268610 .functor AND 1, L_0x561b282685a0, L_0x561b2826a4c0, C4<1>, C4<1>;
L_0x561b282686d0 .functor OR 1, L_0x561b28268530, L_0x561b28268610, C4<0>, C4<0>;
v0x561b27d347f0_0 .net *"_ivl_0", 0 0, L_0x561b28268530;  1 drivers
v0x561b27d348d0_0 .net *"_ivl_2", 0 0, L_0x561b282685a0;  1 drivers
v0x561b27d35400_0 .net *"_ivl_4", 0 0, L_0x561b28268610;  1 drivers
v0x561b27d354f0_0 .net "a", 0 0, L_0x561b28269d20;  1 drivers
v0x561b27d33120_0 .net "b", 0 0, L_0x561b2826a4c0;  1 drivers
v0x561b27d31f50_0 .net "out", 0 0, L_0x561b282686d0;  1 drivers
v0x561b27d32010_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d318b0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28268810 .functor AND 1, L_0x561b2826b010, L_0x561b28269e10, C4<1>, C4<1>;
L_0x561b28268880 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28268b30 .functor AND 1, L_0x561b28268880, L_0x561b2826a560, C4<1>, C4<1>;
L_0x561b28268c20 .functor OR 1, L_0x561b28268810, L_0x561b28268b30, C4<0>, C4<0>;
v0x561b27d303b0_0 .net *"_ivl_0", 0 0, L_0x561b28268810;  1 drivers
v0x561b27d304b0_0 .net *"_ivl_2", 0 0, L_0x561b28268880;  1 drivers
v0x561b27d30fc0_0 .net *"_ivl_4", 0 0, L_0x561b28268b30;  1 drivers
v0x561b27d2f4c0_0 .net "a", 0 0, L_0x561b28269e10;  1 drivers
v0x561b27d2f580_0 .net "b", 0 0, L_0x561b2826a560;  1 drivers
v0x561b27d2ee20_0 .net "out", 0 0, L_0x561b28268c20;  1 drivers
v0x561b27d2eec0_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d2d920 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28268d90 .functor AND 1, L_0x561b2826b010, L_0x561b28269f30, C4<1>, C4<1>;
L_0x561b28268e00 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28268ea0 .functor AND 1, L_0x561b28268e00, L_0x561b2826a6c0, C4<1>, C4<1>;
L_0x561b28268f90 .functor OR 1, L_0x561b28268d90, L_0x561b28268ea0, C4<0>, C4<0>;
v0x561b27d2e530_0 .net *"_ivl_0", 0 0, L_0x561b28268d90;  1 drivers
v0x561b27d2e630_0 .net *"_ivl_2", 0 0, L_0x561b28268e00;  1 drivers
v0x561b27d2c250_0 .net *"_ivl_4", 0 0, L_0x561b28268ea0;  1 drivers
v0x561b27d2c310_0 .net "a", 0 0, L_0x561b28269f30;  1 drivers
v0x561b27d2b080_0 .net "b", 0 0, L_0x561b2826a6c0;  1 drivers
v0x561b27d2b170_0 .net "out", 0 0, L_0x561b28268f90;  1 drivers
v0x561b27d2a9e0_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d294e0 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28269100 .functor AND 1, L_0x561b2826b010, L_0x561b28269fd0, C4<1>, C4<1>;
L_0x561b28269170 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28269210 .functor AND 1, L_0x561b28269170, L_0x561b2826a8c0, C4<1>, C4<1>;
L_0x561b28269300 .functor OR 1, L_0x561b28269100, L_0x561b28269210, C4<0>, C4<0>;
v0x561b27d2aae0_0 .net *"_ivl_0", 0 0, L_0x561b28269100;  1 drivers
v0x561b27d2a0f0_0 .net *"_ivl_2", 0 0, L_0x561b28269170;  1 drivers
v0x561b27d2a1d0_0 .net *"_ivl_4", 0 0, L_0x561b28269210;  1 drivers
v0x561b27d285f0_0 .net "a", 0 0, L_0x561b28269fd0;  1 drivers
v0x561b27d286b0_0 .net "b", 0 0, L_0x561b2826a8c0;  1 drivers
v0x561b27d27f50_0 .net "out", 0 0, L_0x561b28269300;  1 drivers
v0x561b27d28010_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d26a50 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28269440 .functor AND 1, L_0x561b2826b010, L_0x561b2826a100, C4<1>, C4<1>;
L_0x561b282694b0 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28269550 .functor AND 1, L_0x561b282694b0, L_0x561b2826aa30, C4<1>, C4<1>;
L_0x561b28269640 .functor OR 1, L_0x561b28269440, L_0x561b28269550, C4<0>, C4<0>;
v0x561b27d27660_0 .net *"_ivl_0", 0 0, L_0x561b28269440;  1 drivers
v0x561b27d27760_0 .net *"_ivl_2", 0 0, L_0x561b282694b0;  1 drivers
v0x561b27d25380_0 .net *"_ivl_4", 0 0, L_0x561b28269550;  1 drivers
v0x561b27d25470_0 .net "a", 0 0, L_0x561b2826a100;  1 drivers
v0x561b27d241b0_0 .net "b", 0 0, L_0x561b2826aa30;  1 drivers
v0x561b27d242a0_0 .net "out", 0 0, L_0x561b28269640;  1 drivers
v0x561b27d23b10_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d22610 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b27d3ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b282697b0 .functor AND 1, L_0x561b2826b010, L_0x561b2826a1f0, C4<1>, C4<1>;
L_0x561b28269820 .functor NOT 1, L_0x561b2826b010, C4<0>, C4<0>, C4<0>;
L_0x561b28269890 .functor AND 1, L_0x561b28269820, L_0x561b2826ab20, C4<1>, C4<1>;
L_0x561b28269980 .functor OR 1, L_0x561b282697b0, L_0x561b28269890, C4<0>, C4<0>;
v0x561b27d23220_0 .net *"_ivl_0", 0 0, L_0x561b282697b0;  1 drivers
v0x561b27d23320_0 .net *"_ivl_2", 0 0, L_0x561b28269820;  1 drivers
v0x561b27d21720_0 .net *"_ivl_4", 0 0, L_0x561b28269890;  1 drivers
v0x561b27d217f0_0 .net "a", 0 0, L_0x561b2826a1f0;  1 drivers
v0x561b27d21080_0 .net "b", 0 0, L_0x561b2826ab20;  1 drivers
v0x561b27d1fb80_0 .net "out", 0 0, L_0x561b28269980;  1 drivers
v0x561b27d1fc40_0 .net "sel", 0 0, L_0x561b2826b010;  alias, 1 drivers
S_0x561b27d1d2e0 .scope module, "mux1" "byte_mux" 10 31, 11 5 0, S_0x561b27e3e140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b27cfd1a0_0 .net "a", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27cfd280_0 .net "b", 7 0, L_0x561b2826aca0;  alias, 1 drivers
v0x561b27cfcb00_0 .net "out", 7 0, L_0x561b2826dab0;  alias, 1 drivers
v0x561b27cfcbd0_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
L_0x561b2826c8f0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b2826c9e0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b2826cee0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b2826cf80 .part v0x561b28256fd0_0, 3, 1;
L_0x561b2826d020 .part v0x561b28256fd0_0, 4, 1;
L_0x561b2826d0c0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b2826d160 .part v0x561b28256fd0_0, 6, 1;
L_0x561b2826d200 .part v0x561b28256fd0_0, 7, 1;
L_0x561b2826d2a0 .part L_0x561b2826aca0, 0, 1;
L_0x561b2826d340 .part L_0x561b2826aca0, 1, 1;
L_0x561b2826d3e0 .part L_0x561b2826aca0, 2, 1;
L_0x561b2826d480 .part L_0x561b2826aca0, 3, 1;
L_0x561b2826d5e0 .part L_0x561b2826aca0, 4, 1;
L_0x561b2826d6d0 .part L_0x561b2826aca0, 5, 1;
L_0x561b2826d840 .part L_0x561b2826aca0, 6, 1;
L_0x561b2826d930 .part L_0x561b2826aca0, 7, 1;
LS_0x561b2826dab0_0_0 .concat [ 1 1 1 1], L_0x561b2826b1e0, L_0x561b2826b490, L_0x561b2826b950, L_0x561b2826bc00;
LS_0x561b2826dab0_0_4 .concat [ 1 1 1 1], L_0x561b2826beb0, L_0x561b2826c160, L_0x561b2826c440, L_0x561b2826c780;
L_0x561b2826dab0 .concat [ 4 4 0 0], LS_0x561b2826dab0_0_0, LS_0x561b2826dab0_0_4;
S_0x561b27d1cc40 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826a650 .functor AND 1, v0x561b28256f30_0, L_0x561b2826c8f0, C4<1>, C4<1>;
L_0x561b2826b0b0 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826b120 .functor AND 1, L_0x561b2826b0b0, L_0x561b2826d2a0, C4<1>, C4<1>;
L_0x561b2826b1e0 .functor OR 1, L_0x561b2826a650, L_0x561b2826b120, C4<0>, C4<0>;
v0x561b27d1b740_0 .net *"_ivl_0", 0 0, L_0x561b2826a650;  1 drivers
v0x561b27d1b840_0 .net *"_ivl_2", 0 0, L_0x561b2826b0b0;  1 drivers
v0x561b27d1c350_0 .net *"_ivl_4", 0 0, L_0x561b2826b120;  1 drivers
v0x561b27d1c440_0 .net "a", 0 0, L_0x561b2826c8f0;  1 drivers
v0x561b27d1a850_0 .net "b", 0 0, L_0x561b2826d2a0;  1 drivers
v0x561b27d1a940_0 .net "out", 0 0, L_0x561b2826b1e0;  1 drivers
v0x561b27d1a1b0_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d18cb0 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826b2f0 .functor AND 1, v0x561b28256f30_0, L_0x561b2826c9e0, C4<1>, C4<1>;
L_0x561b2826b360 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826b3d0 .functor AND 1, L_0x561b2826b360, L_0x561b2826d340, C4<1>, C4<1>;
L_0x561b2826b490 .functor OR 1, L_0x561b2826b2f0, L_0x561b2826b3d0, C4<0>, C4<0>;
v0x561b27d198c0_0 .net *"_ivl_0", 0 0, L_0x561b2826b2f0;  1 drivers
v0x561b27d199a0_0 .net *"_ivl_2", 0 0, L_0x561b2826b360;  1 drivers
v0x561b27d175e0_0 .net *"_ivl_4", 0 0, L_0x561b2826b3d0;  1 drivers
v0x561b27d176a0_0 .net "a", 0 0, L_0x561b2826c9e0;  1 drivers
v0x561b27d16410_0 .net "b", 0 0, L_0x561b2826d340;  1 drivers
v0x561b27d16500_0 .net "out", 0 0, L_0x561b2826b490;  1 drivers
v0x561b27d15d70_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d14870 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826b5a0 .functor AND 1, v0x561b28256f30_0, L_0x561b2826cee0, C4<1>, C4<1>;
L_0x561b2826b610 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826b890 .functor AND 1, L_0x561b2826b610, L_0x561b2826d3e0, C4<1>, C4<1>;
L_0x561b2826b950 .functor OR 1, L_0x561b2826b5a0, L_0x561b2826b890, C4<0>, C4<0>;
v0x561b27d15480_0 .net *"_ivl_0", 0 0, L_0x561b2826b5a0;  1 drivers
v0x561b27d15560_0 .net *"_ivl_2", 0 0, L_0x561b2826b610;  1 drivers
v0x561b27d13980_0 .net *"_ivl_4", 0 0, L_0x561b2826b890;  1 drivers
v0x561b27d13a70_0 .net "a", 0 0, L_0x561b2826cee0;  1 drivers
v0x561b27d132e0_0 .net "b", 0 0, L_0x561b2826d3e0;  1 drivers
v0x561b27d11de0_0 .net "out", 0 0, L_0x561b2826b950;  1 drivers
v0x561b27d11ea0_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d129f0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826ba60 .functor AND 1, v0x561b28256f30_0, L_0x561b2826cf80, C4<1>, C4<1>;
L_0x561b2826bad0 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826bb40 .functor AND 1, L_0x561b2826bad0, L_0x561b2826d480, C4<1>, C4<1>;
L_0x561b2826bc00 .functor OR 1, L_0x561b2826ba60, L_0x561b2826bb40, C4<0>, C4<0>;
v0x561b27d10710_0 .net *"_ivl_0", 0 0, L_0x561b2826ba60;  1 drivers
v0x561b27d10810_0 .net *"_ivl_2", 0 0, L_0x561b2826bad0;  1 drivers
v0x561b27d0f540_0 .net *"_ivl_4", 0 0, L_0x561b2826bb40;  1 drivers
v0x561b27d0eea0_0 .net "a", 0 0, L_0x561b2826cf80;  1 drivers
v0x561b27d0ef60_0 .net "b", 0 0, L_0x561b2826d480;  1 drivers
v0x561b27d0d9a0_0 .net "out", 0 0, L_0x561b2826bc00;  1 drivers
v0x561b27d0da40_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d0e5b0 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826bd10 .functor AND 1, v0x561b28256f30_0, L_0x561b2826d020, C4<1>, C4<1>;
L_0x561b2826bd80 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826bdf0 .functor AND 1, L_0x561b2826bd80, L_0x561b2826d5e0, C4<1>, C4<1>;
L_0x561b2826beb0 .functor OR 1, L_0x561b2826bd10, L_0x561b2826bdf0, C4<0>, C4<0>;
v0x561b27d0cab0_0 .net *"_ivl_0", 0 0, L_0x561b2826bd10;  1 drivers
v0x561b27d0cbb0_0 .net *"_ivl_2", 0 0, L_0x561b2826bd80;  1 drivers
v0x561b27d0c410_0 .net *"_ivl_4", 0 0, L_0x561b2826bdf0;  1 drivers
v0x561b27d0c4d0_0 .net "a", 0 0, L_0x561b2826d020;  1 drivers
v0x561b27d0af10_0 .net "b", 0 0, L_0x561b2826d5e0;  1 drivers
v0x561b27d0b000_0 .net "out", 0 0, L_0x561b2826beb0;  1 drivers
v0x561b27d0bb20_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d07cd0 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826bfc0 .functor AND 1, v0x561b28256f30_0, L_0x561b2826d0c0, C4<1>, C4<1>;
L_0x561b2826c030 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826c0a0 .functor AND 1, L_0x561b2826c030, L_0x561b2826d6d0, C4<1>, C4<1>;
L_0x561b2826c160 .functor OR 1, L_0x561b2826bfc0, L_0x561b2826c0a0, C4<0>, C4<0>;
v0x561b27d0bc20_0 .net *"_ivl_0", 0 0, L_0x561b2826bfc0;  1 drivers
v0x561b27d06b00_0 .net *"_ivl_2", 0 0, L_0x561b2826c030;  1 drivers
v0x561b27d06be0_0 .net *"_ivl_4", 0 0, L_0x561b2826c0a0;  1 drivers
v0x561b27d06460_0 .net "a", 0 0, L_0x561b2826d0c0;  1 drivers
v0x561b27d06520_0 .net "b", 0 0, L_0x561b2826d6d0;  1 drivers
v0x561b27d04f60_0 .net "out", 0 0, L_0x561b2826c160;  1 drivers
v0x561b27d05020_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d05b70 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826c2a0 .functor AND 1, v0x561b28256f30_0, L_0x561b2826d160, C4<1>, C4<1>;
L_0x561b2826c310 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826c380 .functor AND 1, L_0x561b2826c310, L_0x561b2826d840, C4<1>, C4<1>;
L_0x561b2826c440 .functor OR 1, L_0x561b2826c2a0, L_0x561b2826c380, C4<0>, C4<0>;
v0x561b27d04070_0 .net *"_ivl_0", 0 0, L_0x561b2826c2a0;  1 drivers
v0x561b27d04170_0 .net *"_ivl_2", 0 0, L_0x561b2826c310;  1 drivers
v0x561b27d039d0_0 .net *"_ivl_4", 0 0, L_0x561b2826c380;  1 drivers
v0x561b27d03ac0_0 .net "a", 0 0, L_0x561b2826d160;  1 drivers
v0x561b27d024d0_0 .net "b", 0 0, L_0x561b2826d840;  1 drivers
v0x561b27d025c0_0 .net "out", 0 0, L_0x561b2826c440;  1 drivers
v0x561b27d030e0_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27d00e00 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b27d1d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2826c5b0 .functor AND 1, v0x561b28256f30_0, L_0x561b2826d200, C4<1>, C4<1>;
L_0x561b2826c620 .functor NOT 1, v0x561b28256f30_0, C4<0>, C4<0>, C4<0>;
L_0x561b2826c690 .functor AND 1, L_0x561b2826c620, L_0x561b2826d930, C4<1>, C4<1>;
L_0x561b2826c780 .functor OR 1, L_0x561b2826c5b0, L_0x561b2826c690, C4<0>, C4<0>;
v0x561b27cffc30_0 .net *"_ivl_0", 0 0, L_0x561b2826c5b0;  1 drivers
v0x561b27cffd30_0 .net *"_ivl_2", 0 0, L_0x561b2826c620;  1 drivers
v0x561b27cff590_0 .net *"_ivl_4", 0 0, L_0x561b2826c690;  1 drivers
v0x561b27cff660_0 .net "a", 0 0, L_0x561b2826d200;  1 drivers
v0x561b27cfe090_0 .net "b", 0 0, L_0x561b2826d930;  1 drivers
v0x561b27cfeca0_0 .net "out", 0 0, L_0x561b2826c780;  1 drivers
v0x561b27cfed60_0 .net "sel", 0 0, v0x561b28256f30_0;  alias, 1 drivers
S_0x561b27cf62d0 .scope module, "d_reg" "byte_register" 3 409, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b276f5210_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276f52d0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b276f3670_0 .net "enable_in", 0 0, v0x561b28257570_0;  1 drivers
v0x561b276f3710_0 .net "enable_out", 0 0, v0x561b28257610_0;  1 drivers
v0x561b276f20e0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b276f2180_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282dc010 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282dc100 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282dca00 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282dcaa0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282dcb40 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282dcbe0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282dcc80 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282dcd20 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282dcdc0_0_0 .concat [ 1 1 1 1], L_0x561b282d1590, L_0x561b282d2740, L_0x561b282d3610, L_0x561b282d4c40;
LS_0x561b282dcdc0_0_4 .concat [ 1 1 1 1], L_0x561b282d6420, L_0x561b282d7ab0, L_0x561b282d9160, L_0x561b282da940;
L_0x561b282dcdc0 .concat [ 4 4 0 0], LS_0x561b282dcdc0_0_0, LS_0x561b282dcdc0_0_4;
S_0x561b27cf4730 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d24f0 .functor AND 1, v0x561b28257570_0, L_0x561b282dc010, C4<1>, C4<1>;
L_0x561b282d2560 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d25d0 .functor AND 1, L_0x561b282d2560, L_0x561b282d2070, C4<1>, C4<1>;
L_0x561b282d2640 .functor OR 1, L_0x561b282d24f0, L_0x561b282d25d0, C4<0>, C4<0>;
o0x7fcde065e5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27cdc290_0 name=_ivl_0
v0x561b27cdc370_0 .net *"_ivl_4", 0 0, L_0x561b282d24f0;  1 drivers
v0x561b27cda790_0 .net *"_ivl_6", 0 0, L_0x561b282d2560;  1 drivers
v0x561b27cda850_0 .net *"_ivl_8", 0 0, L_0x561b282d25d0;  1 drivers
v0x561b27cda0f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cda1e0_0 .net "data", 0 0, L_0x561b282dc010;  1 drivers
v0x561b27cd8bf0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b27cd8c90_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b27cd9800_0 .net "out", 0 0, L_0x561b282d1590;  1 drivers
v0x561b27cd98c0_0 .net "q", 0 0, L_0x561b282d2070;  1 drivers
v0x561b27cd7520_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d1590 .functor MUXZ 1, o0x7fcde065e5b8, L_0x561b282d2070, v0x561b28257610_0, C4<>;
S_0x561b27cf5340 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27cf4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d1ed0 .functor NOT 1, L_0x561b282d2640, C4<0>, C4<0>, C4<0>;
L_0x561b282d2480 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27cde3f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cde4b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cdd220_0 .net "d", 0 0, L_0x561b282d2640;  1 drivers
v0x561b27cdd2c0_0 .net "master_q", 0 0, L_0x561b282d1830;  1 drivers
v0x561b27cdcb80_0 .net "master_q_bar", 0 0, L_0x561b282d1a80;  1 drivers
L_0x7fcde0580728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27cdcc70_0 .net "preset", 0 0, L_0x7fcde0580728;  1 drivers
v0x561b27cdb680_0 .net "q", 0 0, L_0x561b282d2070;  alias, 1 drivers
v0x561b27cdb770_0 .net "q_bar", 0 0, L_0x561b282d21c0;  1 drivers
S_0x561b27cf1e90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27cf5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d1b40 .functor AND 1, L_0x561b282d2640, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d1c00 .functor NOT 1, L_0x561b282d1b40, C4<0>, C4<0>, C4<0>;
L_0x561b282d1d30 .functor AND 1, L_0x561b282d1ed0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d1dc0 .functor NOT 1, L_0x561b282d1d30, C4<0>, C4<0>, C4<0>;
v0x561b27cec190_0 .net *"_ivl_0", 0 0, L_0x561b282d1b40;  1 drivers
v0x561b27cec270_0 .net *"_ivl_4", 0 0, L_0x561b282d1d30;  1 drivers
v0x561b27ceafc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ceb060_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cea920_0 .net "preset", 0 0, L_0x7fcde0580728;  alias, 1 drivers
v0x561b27cea9c0_0 .net "q", 0 0, L_0x561b282d1830;  alias, 1 drivers
v0x561b27ce9420_0 .net "q_bar", 0 0, L_0x561b282d1a80;  alias, 1 drivers
v0x561b27ce94f0_0 .net "reset", 0 0, L_0x561b282d1ed0;  1 drivers
v0x561b27cea030_0 .net "set", 0 0, L_0x561b282d2640;  alias, 1 drivers
S_0x561b27cf17f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27cf1e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d16c0 .functor AND 1, L_0x561b282d1c00, L_0x7fcde0580728, C4<1>, C4<1>;
L_0x561b282d1730 .functor AND 1, L_0x561b282d16c0, L_0x561b282d1a80, C4<1>, C4<1>;
L_0x561b282d1830 .functor NOT 1, L_0x561b282d1730, C4<0>, C4<0>, C4<0>;
L_0x561b282d1930 .functor AND 1, L_0x561b282d1dc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d19c0 .functor AND 1, L_0x561b282d1930, L_0x561b282d1830, C4<1>, C4<1>;
L_0x561b282d1a80 .functor NOT 1, L_0x561b282d19c0, C4<0>, C4<0>, C4<0>;
v0x561b27cf0390_0 .net *"_ivl_0", 0 0, L_0x561b282d16c0;  1 drivers
v0x561b27cf0f00_0 .net *"_ivl_2", 0 0, L_0x561b282d1730;  1 drivers
v0x561b27cf0fe0_0 .net *"_ivl_6", 0 0, L_0x561b282d1930;  1 drivers
v0x561b27cef400_0 .net *"_ivl_8", 0 0, L_0x561b282d19c0;  1 drivers
v0x561b27cef4e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ceed60_0 .net "preset", 0 0, L_0x7fcde0580728;  alias, 1 drivers
v0x561b27ceee00_0 .net "q", 0 0, L_0x561b282d1830;  alias, 1 drivers
v0x561b27ced860_0 .net "q_bar", 0 0, L_0x561b282d1a80;  alias, 1 drivers
v0x561b27ced920_0 .net "reset", 0 0, L_0x561b282d1dc0;  1 drivers
v0x561b27cee470_0 .net "set", 0 0, L_0x561b282d1c00;  1 drivers
S_0x561b27ce8530 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27cf5340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d22c0 .functor AND 1, L_0x561b282d1830, L_0x561b282d2480, C4<1>, C4<1>;
L_0x561b282d2330 .functor NOT 1, L_0x561b282d22c0, C4<0>, C4<0>, C4<0>;
L_0x561b282d23a0 .functor AND 1, L_0x561b282d1a80, L_0x561b282d2480, C4<1>, C4<1>;
L_0x561b282d2410 .functor NOT 1, L_0x561b282d23a0, C4<0>, C4<0>, C4<0>;
v0x561b27ce3160_0 .net *"_ivl_0", 0 0, L_0x561b282d22c0;  1 drivers
v0x561b27ce3240_0 .net *"_ivl_4", 0 0, L_0x561b282d23a0;  1 drivers
v0x561b27ce1660_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ce1700_0 .net "enable", 0 0, L_0x561b282d2480;  1 drivers
v0x561b27ce0fc0_0 .net "preset", 0 0, L_0x7fcde0580728;  alias, 1 drivers
v0x561b27ce1060_0 .net "q", 0 0, L_0x561b282d2070;  alias, 1 drivers
v0x561b27cdfac0_0 .net "q_bar", 0 0, L_0x561b282d21c0;  alias, 1 drivers
v0x561b27cdfb60_0 .net "reset", 0 0, L_0x561b282d1a80;  alias, 1 drivers
v0x561b27ce06d0_0 .net "set", 0 0, L_0x561b282d1830;  alias, 1 drivers
S_0x561b27ce6990 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ce8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d1f90 .functor AND 1, L_0x561b282d2330, L_0x7fcde0580728, C4<1>, C4<1>;
L_0x561b282d2000 .functor AND 1, L_0x561b282d1f90, L_0x561b282d21c0, C4<1>, C4<1>;
L_0x561b282d2070 .functor NOT 1, L_0x561b282d2000, C4<0>, C4<0>, C4<0>;
L_0x561b282d20e0 .functor AND 1, L_0x561b282d2410, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d2150 .functor AND 1, L_0x561b282d20e0, L_0x561b282d2070, C4<1>, C4<1>;
L_0x561b282d21c0 .functor NOT 1, L_0x561b282d2150, C4<0>, C4<0>, C4<0>;
v0x561b27ce75a0_0 .net *"_ivl_0", 0 0, L_0x561b282d1f90;  1 drivers
v0x561b27ce76a0_0 .net *"_ivl_2", 0 0, L_0x561b282d2000;  1 drivers
v0x561b27ce52c0_0 .net *"_ivl_6", 0 0, L_0x561b282d20e0;  1 drivers
v0x561b27ce53b0_0 .net *"_ivl_8", 0 0, L_0x561b282d2150;  1 drivers
v0x561b27ce40f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ce4190_0 .net "preset", 0 0, L_0x7fcde0580728;  alias, 1 drivers
v0x561b27ce3a50_0 .net "q", 0 0, L_0x561b282d2070;  alias, 1 drivers
v0x561b27ce3b10_0 .net "q_bar", 0 0, L_0x561b282d21c0;  alias, 1 drivers
v0x561b27ce2550_0 .net "reset", 0 0, L_0x561b282d2410;  1 drivers
v0x561b27ce25f0_0 .net "set", 0 0, L_0x561b282d2330;  1 drivers
S_0x561b27cd6350 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d33c0 .functor AND 1, v0x561b28257570_0, L_0x561b282dc100, C4<1>, C4<1>;
L_0x561b282d3430 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d34a0 .functor AND 1, L_0x561b282d3430, L_0x561b282d2f40, C4<1>, C4<1>;
L_0x561b282d3510 .functor OR 1, L_0x561b282d33c0, L_0x561b282d34a0, C4<0>, C4<0>;
o0x7fcde065f2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27cb8b50_0 name=_ivl_0
v0x561b27cb8c50_0 .net *"_ivl_4", 0 0, L_0x561b282d33c0;  1 drivers
v0x561b27cb84b0_0 .net *"_ivl_6", 0 0, L_0x561b282d3430;  1 drivers
v0x561b27cb8570_0 .net *"_ivl_8", 0 0, L_0x561b282d34a0;  1 drivers
v0x561b27cb6fb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cb7050_0 .net "data", 0 0, L_0x561b282dc100;  1 drivers
v0x561b27cb7bc0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b27cb7c60_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b27cb60c0_0 .net "out", 0 0, L_0x561b282d2740;  1 drivers
v0x561b27cb5a20_0 .net "q", 0 0, L_0x561b282d2f40;  1 drivers
v0x561b27cb5ac0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d2740 .functor MUXZ 1, o0x7fcde065f2d8, L_0x561b282d2f40, v0x561b28257610_0, C4<>;
S_0x561b27cd47b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27cd6350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d2df0 .functor NOT 1, L_0x561b282d3510, C4<0>, C4<0>, C4<0>;
L_0x561b282d3350 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27cbcf90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cbd030_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cbc8f0_0 .net "d", 0 0, L_0x561b282d3510;  1 drivers
v0x561b27cbc990_0 .net "master_q", 0 0, L_0x561b282d29e0;  1 drivers
v0x561b27cbb3f0_0 .net "master_q_bar", 0 0, L_0x561b282d2bc0;  1 drivers
L_0x7fcde0580770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27cbb4e0_0 .net "preset", 0 0, L_0x7fcde0580770;  1 drivers
v0x561b27cbc090_0 .net "q", 0 0, L_0x561b282d2f40;  alias, 1 drivers
v0x561b27cb9d20_0 .net "q_bar", 0 0, L_0x561b282d3090;  1 drivers
S_0x561b27cd53c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27cd47b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d2c30 .functor AND 1, L_0x561b282d3510, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d2ca0 .functor NOT 1, L_0x561b282d2c30, C4<0>, C4<0>, C4<0>;
L_0x561b282d2d10 .functor AND 1, L_0x561b282d2df0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d2d80 .functor NOT 1, L_0x561b282d2d10, C4<0>, C4<0>, C4<0>;
v0x561b27ccc830_0 .net *"_ivl_0", 0 0, L_0x561b282d2c30;  1 drivers
v0x561b27ccc910_0 .net *"_ivl_4", 0 0, L_0x561b282d2d10;  1 drivers
v0x561b27ccad30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ccadd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27cca690_0 .net "preset", 0 0, L_0x7fcde0580770;  alias, 1 drivers
v0x561b27cca730_0 .net "q", 0 0, L_0x561b282d29e0;  alias, 1 drivers
v0x561b27cc9190_0 .net "q_bar", 0 0, L_0x561b282d2bc0;  alias, 1 drivers
v0x561b27cc9230_0 .net "reset", 0 0, L_0x561b282d2df0;  1 drivers
v0x561b27cc9da0_0 .net "set", 0 0, L_0x561b282d3510;  alias, 1 drivers
S_0x561b27cd3220 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27cd53c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d2870 .functor AND 1, L_0x561b282d2ca0, L_0x7fcde0580770, C4<1>, C4<1>;
L_0x561b282d28e0 .functor AND 1, L_0x561b282d2870, L_0x561b282d2bc0, C4<1>, C4<1>;
L_0x561b282d29e0 .functor NOT 1, L_0x561b282d28e0, C4<0>, C4<0>, C4<0>;
L_0x561b282d2ae0 .functor AND 1, L_0x561b282d2d80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d2b50 .functor AND 1, L_0x561b282d2ae0, L_0x561b282d29e0, C4<1>, C4<1>;
L_0x561b282d2bc0 .functor NOT 1, L_0x561b282d2b50, C4<0>, C4<0>, C4<0>;
v0x561b27cd1d20_0 .net *"_ivl_0", 0 0, L_0x561b282d2870;  1 drivers
v0x561b27cd1e20_0 .net *"_ivl_2", 0 0, L_0x561b282d28e0;  1 drivers
v0x561b27cd2930_0 .net *"_ivl_6", 0 0, L_0x561b282d2ae0;  1 drivers
v0x561b27cd29f0_0 .net *"_ivl_8", 0 0, L_0x561b282d2b50;  1 drivers
v0x561b27cce990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ccea30_0 .net "preset", 0 0, L_0x7fcde0580770;  alias, 1 drivers
v0x561b27ccd7c0_0 .net "q", 0 0, L_0x561b282d29e0;  alias, 1 drivers
v0x561b27ccd880_0 .net "q_bar", 0 0, L_0x561b282d2bc0;  alias, 1 drivers
v0x561b27ccd120_0 .net "reset", 0 0, L_0x561b282d2d80;  1 drivers
v0x561b27ccbc20_0 .net "set", 0 0, L_0x561b282d2ca0;  1 drivers
S_0x561b27cc7ac0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27cd47b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d3190 .functor AND 1, L_0x561b282d29e0, L_0x561b282d3350, C4<1>, C4<1>;
L_0x561b282d3200 .functor NOT 1, L_0x561b282d3190, C4<0>, C4<0>, C4<0>;
L_0x561b282d3270 .functor AND 1, L_0x561b282d2bc0, L_0x561b282d3350, C4<1>, C4<1>;
L_0x561b282d32e0 .functor NOT 1, L_0x561b282d3270, C4<0>, C4<0>, C4<0>;
v0x561b27cc0bf0_0 .net *"_ivl_0", 0 0, L_0x561b282d3190;  1 drivers
v0x561b27cc0cf0_0 .net *"_ivl_4", 0 0, L_0x561b282d3270;  1 drivers
v0x561b27cbfa20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cbfac0_0 .net "enable", 0 0, L_0x561b282d3350;  1 drivers
v0x561b27cbf380_0 .net "preset", 0 0, L_0x7fcde0580770;  alias, 1 drivers
v0x561b27cbf420_0 .net "q", 0 0, L_0x561b282d2f40;  alias, 1 drivers
v0x561b27cbde80_0 .net "q_bar", 0 0, L_0x561b282d3090;  alias, 1 drivers
v0x561b27cbdf20_0 .net "reset", 0 0, L_0x561b282d2bc0;  alias, 1 drivers
v0x561b27cbea90_0 .net "set", 0 0, L_0x561b282d29e0;  alias, 1 drivers
S_0x561b27cc6250 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27cc7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d2e60 .functor AND 1, L_0x561b282d3200, L_0x7fcde0580770, C4<1>, C4<1>;
L_0x561b282d2ed0 .functor AND 1, L_0x561b282d2e60, L_0x561b282d3090, C4<1>, C4<1>;
L_0x561b282d2f40 .functor NOT 1, L_0x561b282d2ed0, C4<0>, C4<0>, C4<0>;
L_0x561b282d2fb0 .functor AND 1, L_0x561b282d32e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d3020 .functor AND 1, L_0x561b282d2fb0, L_0x561b282d2f40, C4<1>, C4<1>;
L_0x561b282d3090 .functor NOT 1, L_0x561b282d3020, C4<0>, C4<0>, C4<0>;
v0x561b27cc4d50_0 .net *"_ivl_0", 0 0, L_0x561b282d2e60;  1 drivers
v0x561b27cc4e50_0 .net *"_ivl_2", 0 0, L_0x561b282d2ed0;  1 drivers
v0x561b27cc5960_0 .net *"_ivl_6", 0 0, L_0x561b282d2fb0;  1 drivers
v0x561b27cc5a20_0 .net *"_ivl_8", 0 0, L_0x561b282d3020;  1 drivers
v0x561b27cc3e60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27cc3f50_0 .net "preset", 0 0, L_0x7fcde0580770;  alias, 1 drivers
v0x561b27cc37c0_0 .net "q", 0 0, L_0x561b282d2f40;  alias, 1 drivers
v0x561b27cc3880_0 .net "q_bar", 0 0, L_0x561b282d3090;  alias, 1 drivers
v0x561b27cc22c0_0 .net "reset", 0 0, L_0x561b282d32e0;  1 drivers
v0x561b27cc2ed0_0 .net "set", 0 0, L_0x561b282d3200;  1 drivers
S_0x561b27cb4520 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d4900 .functor AND 1, v0x561b28257570_0, L_0x561b282dca00, C4<1>, C4<1>;
L_0x561b282d4990 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d4a00 .functor AND 1, L_0x561b282d4990, L_0x561b282d41c0, C4<1>, C4<1>;
L_0x561b282d4ac0 .functor OR 1, L_0x561b282d4900, L_0x561b282d4a00, C4<0>, C4<0>;
o0x7fcde065ff98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27c995f0_0 name=_ivl_0
v0x561b27c996f0_0 .net *"_ivl_4", 0 0, L_0x561b282d4900;  1 drivers
v0x561b2777be50_0 .net *"_ivl_6", 0 0, L_0x561b282d4990;  1 drivers
v0x561b2777bf10_0 .net *"_ivl_8", 0 0, L_0x561b282d4a00;  1 drivers
v0x561b2777ac80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2777ad20_0 .net "data", 0 0, L_0x561b282dca00;  1 drivers
v0x561b2777a5e0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b2777a6d0_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b277790e0_0 .net "out", 0 0, L_0x561b282d3610;  1 drivers
v0x561b27779cf0_0 .net "q", 0 0, L_0x561b282d41c0;  1 drivers
v0x561b27779d90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d3610 .functor MUXZ 1, o0x7fcde065ff98, L_0x561b282d41c0, v0x561b28257610_0, C4<>;
S_0x561b27cb2e50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27cb4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d3fb0 .functor NOT 1, L_0x561b282d4ac0, C4<0>, C4<0>, C4<0>;
L_0x561b282d4890 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c9c970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c9ca10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c9b470_0 .net "d", 0 0, L_0x561b282d4ac0;  1 drivers
v0x561b27c9b510_0 .net "master_q", 0 0, L_0x561b282d38b0;  1 drivers
v0x561b27c9c080_0 .net "master_q_bar", 0 0, L_0x561b282d3b10;  1 drivers
L_0x7fcde05807b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c9c170_0 .net "preset", 0 0, L_0x7fcde05807b8;  1 drivers
v0x561b27c9a610_0 .net "q", 0 0, L_0x561b282d41c0;  alias, 1 drivers
v0x561b27c99ee0_0 .net "q_bar", 0 0, L_0x561b282d4400;  1 drivers
S_0x561b27cb1c80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27cb2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d3c10 .functor AND 1, L_0x561b282d4ac0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d3cd0 .functor NOT 1, L_0x561b282d3c10, C4<0>, C4<0>, C4<0>;
L_0x561b282d3de0 .functor AND 1, L_0x561b282d3fb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d3e70 .functor NOT 1, L_0x561b282d3de0, C4<0>, C4<0>, C4<0>;
v0x561b27caadb0_0 .net *"_ivl_0", 0 0, L_0x561b282d3c10;  1 drivers
v0x561b27caae90_0 .net *"_ivl_4", 0 0, L_0x561b282d3de0;  1 drivers
v0x561b27caa710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27caa7b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ca9210_0 .net "preset", 0 0, L_0x7fcde05807b8;  alias, 1 drivers
v0x561b27ca92b0_0 .net "q", 0 0, L_0x561b282d38b0;  alias, 1 drivers
v0x561b27ca9e20_0 .net "q_bar", 0 0, L_0x561b282d3b10;  alias, 1 drivers
v0x561b27ca9ec0_0 .net "reset", 0 0, L_0x561b282d3fb0;  1 drivers
v0x561b27ca8320_0 .net "set", 0 0, L_0x561b282d4ac0;  alias, 1 drivers
S_0x561b27cb00e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27cb1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d3740 .functor AND 1, L_0x561b282d3cd0, L_0x7fcde05807b8, C4<1>, C4<1>;
L_0x561b282d37b0 .functor AND 1, L_0x561b282d3740, L_0x561b282d3b10, C4<1>, C4<1>;
L_0x561b282d38b0 .functor NOT 1, L_0x561b282d37b0, C4<0>, C4<0>, C4<0>;
L_0x561b282d39b0 .functor AND 1, L_0x561b282d3e70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d3a50 .functor AND 1, L_0x561b282d39b0, L_0x561b282d38b0, C4<1>, C4<1>;
L_0x561b282d3b10 .functor NOT 1, L_0x561b282d3a50, C4<0>, C4<0>, C4<0>;
v0x561b27cb0cf0_0 .net *"_ivl_0", 0 0, L_0x561b282d3740;  1 drivers
v0x561b27cb0df0_0 .net *"_ivl_2", 0 0, L_0x561b282d37b0;  1 drivers
v0x561b27caf1f0_0 .net *"_ivl_6", 0 0, L_0x561b282d39b0;  1 drivers
v0x561b27caf2b0_0 .net *"_ivl_8", 0 0, L_0x561b282d3a50;  1 drivers
v0x561b27caeb50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27caebf0_0 .net "preset", 0 0, L_0x7fcde05807b8;  alias, 1 drivers
v0x561b27cad650_0 .net "q", 0 0, L_0x561b282d38b0;  alias, 1 drivers
v0x561b27cad710_0 .net "q_bar", 0 0, L_0x561b282d3b10;  alias, 1 drivers
v0x561b27cae260_0 .net "reset", 0 0, L_0x561b282d3e70;  1 drivers
v0x561b27cabf80_0 .net "set", 0 0, L_0x561b282d3cd0;  1 drivers
S_0x561b27ca7c80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27cb2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d4540 .functor AND 1, L_0x561b282d38b0, L_0x561b282d4890, C4<1>, C4<1>;
L_0x561b282d45b0 .functor NOT 1, L_0x561b282d4540, C4<0>, C4<0>, C4<0>;
L_0x561b282d46c0 .functor AND 1, L_0x561b282d3b10, L_0x561b282d4890, C4<1>, C4<1>;
L_0x561b282d4780 .functor NOT 1, L_0x561b282d46c0, C4<0>, C4<0>, C4<0>;
v0x561b27ca0db0_0 .net *"_ivl_0", 0 0, L_0x561b282d4540;  1 drivers
v0x561b27ca0e90_0 .net *"_ivl_4", 0 0, L_0x561b282d46c0;  1 drivers
v0x561b27c9f8b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c9f950_0 .net "enable", 0 0, L_0x561b282d4890;  1 drivers
v0x561b27ca04c0_0 .net "preset", 0 0, L_0x7fcde05807b8;  alias, 1 drivers
v0x561b27ca0560_0 .net "q", 0 0, L_0x561b282d41c0;  alias, 1 drivers
v0x561b27c9e1e0_0 .net "q_bar", 0 0, L_0x561b282d4400;  alias, 1 drivers
v0x561b27c9e280_0 .net "reset", 0 0, L_0x561b282d3b10;  alias, 1 drivers
v0x561b27c9d010_0 .net "set", 0 0, L_0x561b282d38b0;  alias, 1 drivers
S_0x561b27ca7390 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ca7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d4070 .functor AND 1, L_0x561b282d45b0, L_0x7fcde05807b8, C4<1>, C4<1>;
L_0x561b282d4100 .functor AND 1, L_0x561b282d4070, L_0x561b282d4400, C4<1>, C4<1>;
L_0x561b282d41c0 .functor NOT 1, L_0x561b282d4100, C4<0>, C4<0>, C4<0>;
L_0x561b282d4280 .functor AND 1, L_0x561b282d4780, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d4340 .functor AND 1, L_0x561b282d4280, L_0x561b282d41c0, C4<1>, C4<1>;
L_0x561b282d4400 .functor NOT 1, L_0x561b282d4340, C4<0>, C4<0>, C4<0>;
v0x561b27ca50b0_0 .net *"_ivl_0", 0 0, L_0x561b282d4070;  1 drivers
v0x561b27ca5190_0 .net *"_ivl_2", 0 0, L_0x561b282d4100;  1 drivers
v0x561b27ca3ee0_0 .net *"_ivl_6", 0 0, L_0x561b282d4280;  1 drivers
v0x561b27ca3fa0_0 .net *"_ivl_8", 0 0, L_0x561b282d4340;  1 drivers
v0x561b27ca3840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ca3930_0 .net "preset", 0 0, L_0x7fcde05807b8;  alias, 1 drivers
v0x561b27ca2340_0 .net "q", 0 0, L_0x561b282d41c0;  alias, 1 drivers
v0x561b27ca2400_0 .net "q_bar", 0 0, L_0x561b282d4400;  alias, 1 drivers
v0x561b27ca2f50_0 .net "reset", 0 0, L_0x561b282d4780;  1 drivers
v0x561b27ca1450_0 .net "set", 0 0, L_0x561b282d45b0;  1 drivers
S_0x561b277781f0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d5fe0 .functor AND 1, v0x561b28257570_0, L_0x561b282dcaa0, C4<1>, C4<1>;
L_0x561b276f4280 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b276f42f0 .functor AND 1, L_0x561b276f4280, L_0x561b282d5860, C4<1>, C4<1>;
L_0x561b282d62d0 .functor OR 1, L_0x561b282d5fe0, L_0x561b276f42f0, C4<0>, C4<0>;
o0x7fcde0660c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2775c6b0_0 name=_ivl_0
v0x561b2775c7b0_0 .net *"_ivl_4", 0 0, L_0x561b282d5fe0;  1 drivers
v0x561b2775c010_0 .net *"_ivl_6", 0 0, L_0x561b276f4280;  1 drivers
v0x561b2775c0d0_0 .net *"_ivl_8", 0 0, L_0x561b276f42f0;  1 drivers
v0x561b2775ab10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2775abb0_0 .net "data", 0 0, L_0x561b282dcaa0;  1 drivers
v0x561b2775b720_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b2775b7c0_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b27759440_0 .net "out", 0 0, L_0x561b282d4c40;  1 drivers
v0x561b27758270_0 .net "q", 0 0, L_0x561b282d5860;  1 drivers
v0x561b27758310_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d4c40 .functor MUXZ 1, o0x7fcde0660c58, L_0x561b282d5860, v0x561b28257610_0, C4<>;
S_0x561b27776650 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277781f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d5650 .functor NOT 1, L_0x561b282d62d0, C4<0>, C4<0>, C4<0>;
L_0x561b282d5f70 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27760310_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277603b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2775f140_0 .net "d", 0 0, L_0x561b282d62d0;  1 drivers
v0x561b2775f1e0_0 .net "master_q", 0 0, L_0x561b282d4f30;  1 drivers
v0x561b2775eaa0_0 .net "master_q_bar", 0 0, L_0x561b282d51b0;  1 drivers
L_0x7fcde0580800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2775eb90_0 .net "preset", 0 0, L_0x7fcde0580800;  1 drivers
v0x561b2775d630_0 .net "q", 0 0, L_0x561b282d5860;  alias, 1 drivers
v0x561b2775e1b0_0 .net "q_bar", 0 0, L_0x561b282d5ac0;  1 drivers
S_0x561b27777260 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27776650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d52b0 .functor AND 1, L_0x561b282d62d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d5370 .functor NOT 1, L_0x561b282d52b0, C4<0>, C4<0>, C4<0>;
L_0x561b282d5480 .functor AND 1, L_0x561b282d5650, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d5510 .functor NOT 1, L_0x561b282d5480, C4<0>, C4<0>, C4<0>;
v0x561b27770390_0 .net *"_ivl_0", 0 0, L_0x561b282d52b0;  1 drivers
v0x561b27770470_0 .net *"_ivl_4", 0 0, L_0x561b282d5480;  1 drivers
v0x561b2776e0b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2776e150_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2776cee0_0 .net "preset", 0 0, L_0x7fcde0580800;  alias, 1 drivers
v0x561b2776cf80_0 .net "q", 0 0, L_0x561b282d4f30;  alias, 1 drivers
v0x561b2776c840_0 .net "q_bar", 0 0, L_0x561b282d51b0;  alias, 1 drivers
v0x561b2776c8e0_0 .net "reset", 0 0, L_0x561b282d5650;  1 drivers
v0x561b2776b340_0 .net "set", 0 0, L_0x561b282d62d0;  alias, 1 drivers
S_0x561b27773db0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27777260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d4d70 .functor AND 1, L_0x561b282d5370, L_0x7fcde0580800, C4<1>, C4<1>;
L_0x561b282d4de0 .functor AND 1, L_0x561b282d4d70, L_0x561b282d51b0, C4<1>, C4<1>;
L_0x561b282d4f30 .functor NOT 1, L_0x561b282d4de0, C4<0>, C4<0>, C4<0>;
L_0x561b282d5030 .functor AND 1, L_0x561b282d5510, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d50f0 .functor AND 1, L_0x561b282d5030, L_0x561b282d4f30, C4<1>, C4<1>;
L_0x561b282d51b0 .functor NOT 1, L_0x561b282d50f0, C4<0>, C4<0>, C4<0>;
v0x561b27773710_0 .net *"_ivl_0", 0 0, L_0x561b282d4d70;  1 drivers
v0x561b27773810_0 .net *"_ivl_2", 0 0, L_0x561b282d4de0;  1 drivers
v0x561b27772210_0 .net *"_ivl_6", 0 0, L_0x561b282d5030;  1 drivers
v0x561b277722d0_0 .net *"_ivl_8", 0 0, L_0x561b282d50f0;  1 drivers
v0x561b27772e20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27772ec0_0 .net "preset", 0 0, L_0x7fcde0580800;  alias, 1 drivers
v0x561b27771320_0 .net "q", 0 0, L_0x561b282d4f30;  alias, 1 drivers
v0x561b277713e0_0 .net "q_bar", 0 0, L_0x561b282d51b0;  alias, 1 drivers
v0x561b27770c80_0 .net "reset", 0 0, L_0x561b282d5510;  1 drivers
v0x561b2776f780_0 .net "set", 0 0, L_0x561b282d5370;  1 drivers
S_0x561b2776bf50 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27776650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d5c00 .functor AND 1, L_0x561b282d4f30, L_0x561b282d5f70, C4<1>, C4<1>;
L_0x561b282d5c70 .functor NOT 1, L_0x561b282d5c00, C4<0>, C4<0>, C4<0>;
L_0x561b282d5d80 .functor AND 1, L_0x561b282d51b0, L_0x561b282d5f70, C4<1>, C4<1>;
L_0x561b282d5e40 .functor NOT 1, L_0x561b282d5d80, C4<0>, C4<0>, C4<0>;
v0x561b27765080_0 .net *"_ivl_0", 0 0, L_0x561b282d5c00;  1 drivers
v0x561b27765180_0 .net *"_ivl_4", 0 0, L_0x561b282d5d80;  1 drivers
v0x561b27763580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27763620_0 .net "enable", 0 0, L_0x561b282d5f70;  1 drivers
v0x561b27762ee0_0 .net "preset", 0 0, L_0x7fcde0580800;  alias, 1 drivers
v0x561b27762f80_0 .net "q", 0 0, L_0x561b282d5860;  alias, 1 drivers
v0x561b277619e0_0 .net "q_bar", 0 0, L_0x561b282d5ac0;  alias, 1 drivers
v0x561b27761a80_0 .net "reset", 0 0, L_0x561b282d51b0;  alias, 1 drivers
v0x561b277625f0_0 .net "set", 0 0, L_0x561b282d4f30;  alias, 1 drivers
S_0x561b27769db0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2776bf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d5710 .functor AND 1, L_0x561b282d5c70, L_0x7fcde0580800, C4<1>, C4<1>;
L_0x561b282d57a0 .functor AND 1, L_0x561b282d5710, L_0x561b282d5ac0, C4<1>, C4<1>;
L_0x561b282d5860 .functor NOT 1, L_0x561b282d57a0, C4<0>, C4<0>, C4<0>;
L_0x561b282d5940 .functor AND 1, L_0x561b282d5e40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d5a00 .functor AND 1, L_0x561b282d5940, L_0x561b282d5860, C4<1>, C4<1>;
L_0x561b282d5ac0 .functor NOT 1, L_0x561b282d5a00, C4<0>, C4<0>, C4<0>;
v0x561b277688b0_0 .net *"_ivl_0", 0 0, L_0x561b282d5710;  1 drivers
v0x561b277689b0_0 .net *"_ivl_2", 0 0, L_0x561b282d57a0;  1 drivers
v0x561b277694c0_0 .net *"_ivl_6", 0 0, L_0x561b282d5940;  1 drivers
v0x561b27769580_0 .net *"_ivl_8", 0 0, L_0x561b282d5a00;  1 drivers
v0x561b277671e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277672d0_0 .net "preset", 0 0, L_0x7fcde0580800;  alias, 1 drivers
v0x561b27766010_0 .net "q", 0 0, L_0x561b282d5860;  alias, 1 drivers
v0x561b277660d0_0 .net "q_bar", 0 0, L_0x561b282d5ac0;  alias, 1 drivers
v0x561b27765970_0 .net "reset", 0 0, L_0x561b282d5e40;  1 drivers
v0x561b27764470_0 .net "set", 0 0, L_0x561b282d5c70;  1 drivers
S_0x561b27757bd0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d77a0 .functor AND 1, v0x561b28257570_0, L_0x561b282dcb40, C4<1>, C4<1>;
L_0x561b282d7830 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d78a0 .functor AND 1, L_0x561b282d7830, L_0x561b282d7020, C4<1>, C4<1>;
L_0x561b282d7960 .functor OR 1, L_0x561b282d77a0, L_0x561b282d78a0, C4<0>, C4<0>;
o0x7fcde0661918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b277ab7b0_0 name=_ivl_0
v0x561b277ab8b0_0 .net *"_ivl_4", 0 0, L_0x561b282d77a0;  1 drivers
v0x561b277aa2b0_0 .net *"_ivl_6", 0 0, L_0x561b282d7830;  1 drivers
v0x561b277aa370_0 .net *"_ivl_8", 0 0, L_0x561b282d78a0;  1 drivers
v0x561b277aaec0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277aaf60_0 .net "data", 0 0, L_0x561b282dcb40;  1 drivers
v0x561b277a93c0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b277a8d20_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b277a7820_0 .net "out", 0 0, L_0x561b282d6420;  1 drivers
v0x561b277a8430_0 .net "q", 0 0, L_0x561b282d7020;  1 drivers
v0x561b277a84d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d6420 .functor MUXZ 1, o0x7fcde0661918, L_0x561b282d7020, v0x561b28257610_0, C4<>;
S_0x561b277572e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27757bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d6e10 .functor NOT 1, L_0x561b282d7960, C4<0>, C4<0>, C4<0>;
L_0x561b282d7730 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b277afbf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277afc90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277ae6f0_0 .net "d", 0 0, L_0x561b282d7960;  1 drivers
v0x561b277ae790_0 .net "master_q", 0 0, L_0x561b282d6710;  1 drivers
v0x561b277af300_0 .net "master_q_bar", 0 0, L_0x561b282d6970;  1 drivers
L_0x7fcde0580848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b277af3f0_0 .net "preset", 0 0, L_0x7fcde0580848;  1 drivers
v0x561b277ad0b0_0 .net "q", 0 0, L_0x561b282d7020;  alias, 1 drivers
v0x561b277abe50_0 .net "q_bar", 0 0, L_0x561b282d7280;  1 drivers
S_0x561b277557e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b277572e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d6a70 .functor AND 1, L_0x561b282d7960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d6b30 .functor NOT 1, L_0x561b282d6a70, C4<0>, C4<0>, C4<0>;
L_0x561b282d6c40 .functor AND 1, L_0x561b282d6e10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d6cd0 .functor NOT 1, L_0x561b282d6c40, C4<0>, C4<0>, C4<0>;
v0x561b2774e910_0 .net *"_ivl_0", 0 0, L_0x561b282d6a70;  1 drivers
v0x561b2774e9f0_0 .net *"_ivl_4", 0 0, L_0x561b282d6c40;  1 drivers
v0x561b2774e270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2774e310_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2774cd70_0 .net "preset", 0 0, L_0x7fcde0580848;  alias, 1 drivers
v0x561b2774ce10_0 .net "q", 0 0, L_0x561b282d6710;  alias, 1 drivers
v0x561b2774d980_0 .net "q_bar", 0 0, L_0x561b282d6970;  alias, 1 drivers
v0x561b2774da20_0 .net "reset", 0 0, L_0x561b282d6e10;  1 drivers
v0x561b2774b6a0_0 .net "set", 0 0, L_0x561b282d7960;  alias, 1 drivers
S_0x561b27753c40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277557e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d6550 .functor AND 1, L_0x561b282d6b30, L_0x7fcde0580848, C4<1>, C4<1>;
L_0x561b282d65c0 .functor AND 1, L_0x561b282d6550, L_0x561b282d6970, C4<1>, C4<1>;
L_0x561b282d6710 .functor NOT 1, L_0x561b282d65c0, C4<0>, C4<0>, C4<0>;
L_0x561b282d6810 .functor AND 1, L_0x561b282d6cd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d68b0 .functor AND 1, L_0x561b282d6810, L_0x561b282d6710, C4<1>, C4<1>;
L_0x561b282d6970 .functor NOT 1, L_0x561b282d68b0, C4<0>, C4<0>, C4<0>;
v0x561b27754850_0 .net *"_ivl_0", 0 0, L_0x561b282d6550;  1 drivers
v0x561b27754950_0 .net *"_ivl_2", 0 0, L_0x561b282d65c0;  1 drivers
v0x561b27752570_0 .net *"_ivl_6", 0 0, L_0x561b282d6810;  1 drivers
v0x561b27752630_0 .net *"_ivl_8", 0 0, L_0x561b282d68b0;  1 drivers
v0x561b277513a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27751440_0 .net "preset", 0 0, L_0x7fcde0580848;  alias, 1 drivers
v0x561b27750d00_0 .net "q", 0 0, L_0x561b282d6710;  alias, 1 drivers
v0x561b27750dc0_0 .net "q_bar", 0 0, L_0x561b282d6970;  alias, 1 drivers
v0x561b2774f800_0 .net "reset", 0 0, L_0x561b282d6cd0;  1 drivers
v0x561b27750410_0 .net "set", 0 0, L_0x561b282d6b30;  1 drivers
S_0x561b2774a4d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b277572e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d73c0 .functor AND 1, L_0x561b282d6710, L_0x561b282d7730, C4<1>, C4<1>;
L_0x561b282d7430 .functor NOT 1, L_0x561b282d73c0, C4<0>, C4<0>, C4<0>;
L_0x561b282d7540 .functor AND 1, L_0x561b282d6970, L_0x561b282d7730, C4<1>, C4<1>;
L_0x561b282d7600 .functor NOT 1, L_0x561b282d7540, C4<0>, C4<0>, C4<0>;
v0x561b277b2d20_0 .net *"_ivl_0", 0 0, L_0x561b282d73c0;  1 drivers
v0x561b277b2e20_0 .net *"_ivl_4", 0 0, L_0x561b282d7540;  1 drivers
v0x561b277b2680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277b2720_0 .net "enable", 0 0, L_0x561b282d7730;  1 drivers
v0x561b277b1180_0 .net "preset", 0 0, L_0x7fcde0580848;  alias, 1 drivers
v0x561b277b1220_0 .net "q", 0 0, L_0x561b282d7020;  alias, 1 drivers
v0x561b277b1d90_0 .net "q_bar", 0 0, L_0x561b282d7280;  alias, 1 drivers
v0x561b277b1e30_0 .net "reset", 0 0, L_0x561b282d6970;  alias, 1 drivers
v0x561b277b0290_0 .net "set", 0 0, L_0x561b282d6710;  alias, 1 drivers
S_0x561b27748930 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2774a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d6ed0 .functor AND 1, L_0x561b282d7430, L_0x7fcde0580848, C4<1>, C4<1>;
L_0x561b282d6f60 .functor AND 1, L_0x561b282d6ed0, L_0x561b282d7280, C4<1>, C4<1>;
L_0x561b282d7020 .functor NOT 1, L_0x561b282d6f60, C4<0>, C4<0>, C4<0>;
L_0x561b282d7100 .functor AND 1, L_0x561b282d7600, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d71c0 .functor AND 1, L_0x561b282d7100, L_0x561b282d7020, C4<1>, C4<1>;
L_0x561b282d7280 .functor NOT 1, L_0x561b282d71c0, C4<0>, C4<0>, C4<0>;
v0x561b27749540_0 .net *"_ivl_0", 0 0, L_0x561b282d6ed0;  1 drivers
v0x561b27749640_0 .net *"_ivl_2", 0 0, L_0x561b282d6f60;  1 drivers
v0x561b27747a40_0 .net *"_ivl_6", 0 0, L_0x561b282d7100;  1 drivers
v0x561b27747b00_0 .net *"_ivl_8", 0 0, L_0x561b282d71c0;  1 drivers
v0x561b277473a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27747490_0 .net "preset", 0 0, L_0x7fcde0580848;  alias, 1 drivers
v0x561b27745ea0_0 .net "q", 0 0, L_0x561b282d7020;  alias, 1 drivers
v0x561b27745f60_0 .net "q_bar", 0 0, L_0x561b282d7280;  alias, 1 drivers
v0x561b27746ab0_0 .net "reset", 0 0, L_0x561b282d7600;  1 drivers
v0x561b277b3ef0_0 .net "set", 0 0, L_0x561b282d7430;  1 drivers
S_0x561b277a6150 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282d8e50 .functor AND 1, v0x561b28257570_0, L_0x561b282dcbe0, C4<1>, C4<1>;
L_0x561b282d8ee0 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282d8f50 .functor AND 1, L_0x561b282d8ee0, L_0x561b282d86f0, C4<1>, C4<1>;
L_0x561b282d9010 .functor OR 1, L_0x561b282d8e50, L_0x561b282d8f50, C4<0>, C4<0>;
o0x7fcde06625d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2778a610_0 name=_ivl_0
v0x561b2778a710_0 .net *"_ivl_4", 0 0, L_0x561b282d8e50;  1 drivers
v0x561b27789440_0 .net *"_ivl_6", 0 0, L_0x561b282d8ee0;  1 drivers
v0x561b27789500_0 .net *"_ivl_8", 0 0, L_0x561b282d8f50;  1 drivers
v0x561b27788da0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27788e40_0 .net "data", 0 0, L_0x561b282dcbe0;  1 drivers
v0x561b277878a0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b27787940_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b277884b0_0 .net "out", 0 0, L_0x561b282d7ab0;  1 drivers
v0x561b277869b0_0 .net "q", 0 0, L_0x561b282d86f0;  1 drivers
v0x561b27786a50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d7ab0 .functor MUXZ 1, o0x7fcde06625d8, L_0x561b282d86f0, v0x561b28257610_0, C4<>;
S_0x561b277a48e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277a6150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d84e0 .functor NOT 1, L_0x561b282d9010, C4<0>, C4<0>, C4<0>;
L_0x561b282d8de0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2778f380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2778f420_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2778d880_0 .net "d", 0 0, L_0x561b282d9010;  1 drivers
v0x561b2778d920_0 .net "master_q", 0 0, L_0x561b282d7da0;  1 drivers
v0x561b2778d1e0_0 .net "master_q_bar", 0 0, L_0x561b282d8020;  1 drivers
L_0x7fcde0580890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2778d2d0_0 .net "preset", 0 0, L_0x7fcde0580890;  1 drivers
v0x561b2778bd70_0 .net "q", 0 0, L_0x561b282d86f0;  alias, 1 drivers
v0x561b2778c8f0_0 .net "q_bar", 0 0, L_0x561b282d8930;  1 drivers
S_0x561b277a33e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b277a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d8120 .functor AND 1, L_0x561b282d9010, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d81e0 .functor NOT 1, L_0x561b282d8120, C4<0>, C4<0>, C4<0>;
L_0x561b282d8310 .functor AND 1, L_0x561b282d84e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d83a0 .functor NOT 1, L_0x561b282d8310, C4<0>, C4<0>, C4<0>;
v0x561b2779c510_0 .net *"_ivl_0", 0 0, L_0x561b282d8120;  1 drivers
v0x561b2779c610_0 .net *"_ivl_4", 0 0, L_0x561b282d8310;  1 drivers
v0x561b2779d120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2779d1c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2779b620_0 .net "preset", 0 0, L_0x7fcde0580890;  alias, 1 drivers
v0x561b2779b6c0_0 .net "q", 0 0, L_0x561b282d7da0;  alias, 1 drivers
v0x561b2779af80_0 .net "q_bar", 0 0, L_0x561b282d8020;  alias, 1 drivers
v0x561b2779b020_0 .net "reset", 0 0, L_0x561b282d84e0;  1 drivers
v0x561b27799a80_0 .net "set", 0 0, L_0x561b282d9010;  alias, 1 drivers
S_0x561b277a24f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277a33e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d7be0 .functor AND 1, L_0x561b282d81e0, L_0x7fcde0580890, C4<1>, C4<1>;
L_0x561b282d7c50 .functor AND 1, L_0x561b282d7be0, L_0x561b282d8020, C4<1>, C4<1>;
L_0x561b282d7da0 .functor NOT 1, L_0x561b282d7c50, C4<0>, C4<0>, C4<0>;
L_0x561b282d7ea0 .functor AND 1, L_0x561b282d83a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d7f60 .functor AND 1, L_0x561b282d7ea0, L_0x561b282d7da0, C4<1>, C4<1>;
L_0x561b282d8020 .functor NOT 1, L_0x561b282d7f60, C4<0>, C4<0>, C4<0>;
v0x561b277a1e50_0 .net *"_ivl_0", 0 0, L_0x561b282d7be0;  1 drivers
v0x561b277a1f50_0 .net *"_ivl_2", 0 0, L_0x561b282d7c50;  1 drivers
v0x561b277a0950_0 .net *"_ivl_6", 0 0, L_0x561b282d7ea0;  1 drivers
v0x561b277a0a30_0 .net *"_ivl_8", 0 0, L_0x561b282d7f60;  1 drivers
v0x561b277a1560_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277a1650_0 .net "preset", 0 0, L_0x7fcde0580890;  alias, 1 drivers
v0x561b2779f280_0 .net "q", 0 0, L_0x561b282d7da0;  alias, 1 drivers
v0x561b2779f340_0 .net "q_bar", 0 0, L_0x561b282d8020;  alias, 1 drivers
v0x561b2779e0b0_0 .net "reset", 0 0, L_0x561b282d83a0;  1 drivers
v0x561b2779da10_0 .net "set", 0 0, L_0x561b282d81e0;  1 drivers
S_0x561b2779a690 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b277a48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d8a70 .functor AND 1, L_0x561b282d7da0, L_0x561b282d8de0, C4<1>, C4<1>;
L_0x561b282d8ae0 .functor NOT 1, L_0x561b282d8a70, C4<0>, C4<0>, C4<0>;
L_0x561b282d8bf0 .functor AND 1, L_0x561b282d8020, L_0x561b282d8de0, C4<1>, C4<1>;
L_0x561b282d8cb0 .functor NOT 1, L_0x561b282d8bf0, C4<0>, C4<0>, C4<0>;
v0x561b277937c0_0 .net *"_ivl_0", 0 0, L_0x561b282d8a70;  1 drivers
v0x561b277938c0_0 .net *"_ivl_4", 0 0, L_0x561b282d8bf0;  1 drivers
v0x561b277914e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27791580_0 .net "enable", 0 0, L_0x561b282d8de0;  1 drivers
v0x561b27790310_0 .net "preset", 0 0, L_0x7fcde0580890;  alias, 1 drivers
v0x561b277903b0_0 .net "q", 0 0, L_0x561b282d86f0;  alias, 1 drivers
v0x561b2778fc70_0 .net "q_bar", 0 0, L_0x561b282d8930;  alias, 1 drivers
v0x561b2778fd10_0 .net "reset", 0 0, L_0x561b282d8020;  alias, 1 drivers
v0x561b2778e770_0 .net "set", 0 0, L_0x561b282d7da0;  alias, 1 drivers
S_0x561b277971e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2779a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d85a0 .functor AND 1, L_0x561b282d8ae0, L_0x7fcde0580890, C4<1>, C4<1>;
L_0x561b282d8630 .functor AND 1, L_0x561b282d85a0, L_0x561b282d8930, C4<1>, C4<1>;
L_0x561b282d86f0 .functor NOT 1, L_0x561b282d8630, C4<0>, C4<0>, C4<0>;
L_0x561b282d87b0 .functor AND 1, L_0x561b282d8cb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d8870 .functor AND 1, L_0x561b282d87b0, L_0x561b282d86f0, C4<1>, C4<1>;
L_0x561b282d8930 .functor NOT 1, L_0x561b282d8870, C4<0>, C4<0>, C4<0>;
v0x561b27796b40_0 .net *"_ivl_0", 0 0, L_0x561b282d85a0;  1 drivers
v0x561b27796c00_0 .net *"_ivl_2", 0 0, L_0x561b282d8630;  1 drivers
v0x561b27795640_0 .net *"_ivl_6", 0 0, L_0x561b282d87b0;  1 drivers
v0x561b27795700_0 .net *"_ivl_8", 0 0, L_0x561b282d8870;  1 drivers
v0x561b27796250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277962f0_0 .net "preset", 0 0, L_0x7fcde0580890;  alias, 1 drivers
v0x561b27794750_0 .net "q", 0 0, L_0x561b282d86f0;  alias, 1 drivers
v0x561b27794810_0 .net "q_bar", 0 0, L_0x561b282d8930;  alias, 1 drivers
v0x561b277940b0_0 .net "reset", 0 0, L_0x561b282d8cb0;  1 drivers
v0x561b27792bb0_0 .net "set", 0 0, L_0x561b282d8ae0;  1 drivers
S_0x561b27786310 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282da600 .functor AND 1, v0x561b28257570_0, L_0x561b282dcc80, C4<1>, C4<1>;
L_0x561b282da690 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282da700 .functor AND 1, L_0x561b282da690, L_0x561b282d9e90, C4<1>, C4<1>;
L_0x561b282da7c0 .functor OR 1, L_0x561b282da600, L_0x561b282da700, C4<0>, C4<0>;
o0x7fcde0663298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27715010_0 name=_ivl_0
v0x561b27715110_0 .net *"_ivl_4", 0 0, L_0x561b282da600;  1 drivers
v0x561b27714970_0 .net *"_ivl_6", 0 0, L_0x561b282da690;  1 drivers
v0x561b27714a30_0 .net *"_ivl_8", 0 0, L_0x561b282da700;  1 drivers
v0x561b27713470_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27713560_0 .net "data", 0 0, L_0x561b282dcc80;  1 drivers
v0x561b27714080_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b27714120_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b27712580_0 .net "out", 0 0, L_0x561b282d9160;  1 drivers
v0x561b27711ee0_0 .net "q", 0 0, L_0x561b282d9e90;  1 drivers
v0x561b27711f80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282d9160 .functor MUXZ 1, o0x7fcde0663298, L_0x561b282d9e90, v0x561b28257610_0, C4<>;
S_0x561b27785a20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27786310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d9c80 .functor NOT 1, L_0x561b282da7c0, C4<0>, C4<0>, C4<0>;
L_0x561b282da590 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27719580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27719640_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27717a80_0 .net "d", 0 0, L_0x561b282da7c0;  1 drivers
v0x561b27717b20_0 .net "master_q", 0 0, L_0x561b282d9560;  1 drivers
v0x561b277173e0_0 .net "master_q_bar", 0 0, L_0x561b282d97e0;  1 drivers
L_0x7fcde05808d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b277174d0_0 .net "preset", 0 0, L_0x7fcde05808d8;  1 drivers
v0x561b27715f70_0 .net "q", 0 0, L_0x561b282d9e90;  alias, 1 drivers
v0x561b27716af0_0 .net "q_bar", 0 0, L_0x561b282da0d0;  1 drivers
S_0x561b27783740 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27785a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282d98e0 .functor AND 1, L_0x561b282da7c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d99a0 .functor NOT 1, L_0x561b282d98e0, C4<0>, C4<0>, C4<0>;
L_0x561b282d9ab0 .functor AND 1, L_0x561b282d9c80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282d9b40 .functor NOT 1, L_0x561b282d9ab0, C4<0>, C4<0>, C4<0>;
v0x561b27742c10_0 .net *"_ivl_0", 0 0, L_0x561b282d98e0;  1 drivers
v0x561b27742cf0_0 .net *"_ivl_4", 0 0, L_0x561b282d9ab0;  1 drivers
v0x561b27741b70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27741c10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27740ad0_0 .net "preset", 0 0, L_0x7fcde05808d8;  alias, 1 drivers
v0x561b27740b70_0 .net "q", 0 0, L_0x561b282d9560;  alias, 1 drivers
v0x561b2773fa30_0 .net "q_bar", 0 0, L_0x561b282d97e0;  alias, 1 drivers
v0x561b2773fad0_0 .net "reset", 0 0, L_0x561b282d9c80;  1 drivers
v0x561b2773e990_0 .net "set", 0 0, L_0x561b282da7c0;  alias, 1 drivers
S_0x561b27781ed0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27783740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b276f2810 .functor AND 1, L_0x561b282d99a0, L_0x7fcde05808d8, C4<1>, C4<1>;
L_0x561b282d9410 .functor AND 1, L_0x561b276f2810, L_0x561b282d97e0, C4<1>, C4<1>;
L_0x561b282d9560 .functor NOT 1, L_0x561b282d9410, C4<0>, C4<0>, C4<0>;
L_0x561b282d9660 .functor AND 1, L_0x561b282d9b40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282d9720 .functor AND 1, L_0x561b282d9660, L_0x561b282d9560, C4<1>, C4<1>;
L_0x561b282d97e0 .functor NOT 1, L_0x561b282d9720, C4<0>, C4<0>, C4<0>;
v0x561b277809d0_0 .net *"_ivl_0", 0 0, L_0x561b276f2810;  1 drivers
v0x561b27780ad0_0 .net *"_ivl_2", 0 0, L_0x561b282d9410;  1 drivers
v0x561b277815e0_0 .net *"_ivl_6", 0 0, L_0x561b282d9660;  1 drivers
v0x561b277816a0_0 .net *"_ivl_8", 0 0, L_0x561b282d9720;  1 drivers
v0x561b2777fae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2777fb80_0 .net "preset", 0 0, L_0x7fcde05808d8;  alias, 1 drivers
v0x561b2777f440_0 .net "q", 0 0, L_0x561b282d9560;  alias, 1 drivers
v0x561b2777f500_0 .net "q_bar", 0 0, L_0x561b282d97e0;  alias, 1 drivers
v0x561b2777e150_0 .net "reset", 0 0, L_0x561b282d9b40;  1 drivers
v0x561b2777eb50_0 .net "set", 0 0, L_0x561b282d99a0;  1 drivers
S_0x561b2773d8f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27785a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282da210 .functor AND 1, L_0x561b282d9560, L_0x561b282da590, C4<1>, C4<1>;
L_0x561b282da280 .functor NOT 1, L_0x561b282da210, C4<0>, C4<0>, C4<0>;
L_0x561b282da390 .functor AND 1, L_0x561b282d97e0, L_0x561b282da590, C4<1>, C4<1>;
L_0x561b282da450 .functor NOT 1, L_0x561b282da390, C4<0>, C4<0>, C4<0>;
v0x561b27732b20_0 .net *"_ivl_0", 0 0, L_0x561b282da210;  1 drivers
v0x561b27732c00_0 .net *"_ivl_4", 0 0, L_0x561b282da390;  1 drivers
v0x561b27731d50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27731df0_0 .net "enable", 0 0, L_0x561b282da590;  1 drivers
v0x561b2771a510_0 .net "preset", 0 0, L_0x7fcde05808d8;  alias, 1 drivers
v0x561b2771a5b0_0 .net "q", 0 0, L_0x561b282d9e90;  alias, 1 drivers
v0x561b27719e70_0 .net "q_bar", 0 0, L_0x561b282da0d0;  alias, 1 drivers
v0x561b27719f10_0 .net "reset", 0 0, L_0x561b282d97e0;  alias, 1 drivers
v0x561b27718970_0 .net "set", 0 0, L_0x561b282d9560;  alias, 1 drivers
S_0x561b2773b7b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2773d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282d9d40 .functor AND 1, L_0x561b282da280, L_0x7fcde05808d8, C4<1>, C4<1>;
L_0x561b282d9dd0 .functor AND 1, L_0x561b282d9d40, L_0x561b282da0d0, C4<1>, C4<1>;
L_0x561b282d9e90 .functor NOT 1, L_0x561b282d9dd0, C4<0>, C4<0>, C4<0>;
L_0x561b282d9f50 .functor AND 1, L_0x561b282da450, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282da010 .functor AND 1, L_0x561b282d9f50, L_0x561b282d9e90, C4<1>, C4<1>;
L_0x561b282da0d0 .functor NOT 1, L_0x561b282da010, C4<0>, C4<0>, C4<0>;
v0x561b27738ee0_0 .net *"_ivl_0", 0 0, L_0x561b282d9d40;  1 drivers
v0x561b27738fc0_0 .net *"_ivl_2", 0 0, L_0x561b282d9dd0;  1 drivers
v0x561b27737e40_0 .net *"_ivl_6", 0 0, L_0x561b282d9f50;  1 drivers
v0x561b27737f00_0 .net *"_ivl_8", 0 0, L_0x561b282da010;  1 drivers
v0x561b27736da0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27736e90_0 .net "preset", 0 0, L_0x7fcde05808d8;  alias, 1 drivers
v0x561b27735d00_0 .net "q", 0 0, L_0x561b282d9e90;  alias, 1 drivers
v0x561b27735da0_0 .net "q_bar", 0 0, L_0x561b282da0d0;  alias, 1 drivers
v0x561b27734c60_0 .net "reset", 0 0, L_0x561b282da450;  1 drivers
v0x561b27733bc0_0 .net "set", 0 0, L_0x561b282da280;  1 drivers
S_0x561b277109e0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27cf62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282dbcd0 .functor AND 1, v0x561b28257570_0, L_0x561b282dcd20, C4<1>, C4<1>;
L_0x561b282dbd60 .functor NOT 1, v0x561b28257570_0, C4<0>, C4<0>, C4<0>;
L_0x561b282dbdd0 .functor AND 1, L_0x561b282dbd60, L_0x561b282db560, C4<1>, C4<1>;
L_0x561b282dbe90 .functor OR 1, L_0x561b282dbcd0, L_0x561b282dbdd0, C4<0>, C4<0>;
o0x7fcde0663f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b276f8b70_0 name=_ivl_0
v0x561b276f8c70_0 .net *"_ivl_4", 0 0, L_0x561b282dbcd0;  1 drivers
v0x561b276f9780_0 .net *"_ivl_6", 0 0, L_0x561b282dbd60;  1 drivers
v0x561b276f9840_0 .net *"_ivl_8", 0 0, L_0x561b282dbdd0;  1 drivers
v0x561b276f7c80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276f7d20_0 .net "data", 0 0, L_0x561b282dcd20;  1 drivers
v0x561b276f75e0_0 .net "enable_in", 0 0, v0x561b28257570_0;  alias, 1 drivers
v0x561b276f7680_0 .net "enable_out", 0 0, v0x561b28257610_0;  alias, 1 drivers
v0x561b276f60e0_0 .net "out", 0 0, L_0x561b282da940;  1 drivers
v0x561b276f6cf0_0 .net "q", 0 0, L_0x561b282db560;  1 drivers
v0x561b276f6d90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282da940 .functor MUXZ 1, o0x7fcde0663f58, L_0x561b282db560, v0x561b28257610_0, C4<>;
S_0x561b2770fb10 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b277109e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282db350 .functor NOT 1, L_0x561b282dbe90, C4<0>, C4<0>, C4<0>;
L_0x561b282dbc60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b276fcae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276fcba0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276fb5e0_0 .net "d", 0 0, L_0x561b282dbe90;  1 drivers
v0x561b276fb680_0 .net "master_q", 0 0, L_0x561b282dac30;  1 drivers
v0x561b276fc1f0_0 .net "master_q_bar", 0 0, L_0x561b282daeb0;  1 drivers
L_0x7fcde0580920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b276fc2e0_0 .net "preset", 0 0, L_0x7fcde0580920;  1 drivers
v0x561b276fa7a0_0 .net "q", 0 0, L_0x561b282db560;  alias, 1 drivers
v0x561b276fa070_0 .net "q_bar", 0 0, L_0x561b282db7a0;  1 drivers
S_0x561b2770f470 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2770fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282dafb0 .functor AND 1, L_0x561b282dbe90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282db070 .functor NOT 1, L_0x561b282dafb0, C4<0>, C4<0>, C4<0>;
L_0x561b282db180 .functor AND 1, L_0x561b282db350, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282db210 .functor NOT 1, L_0x561b282db180, C4<0>, C4<0>, C4<0>;
v0x561b27708a70_0 .net *"_ivl_0", 0 0, L_0x561b282dafb0;  1 drivers
v0x561b27708b50_0 .net *"_ivl_4", 0 0, L_0x561b282db180;  1 drivers
v0x561b27709680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27709720_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27707b80_0 .net "preset", 0 0, L_0x7fcde0580920;  alias, 1 drivers
v0x561b27707c20_0 .net "q", 0 0, L_0x561b282dac30;  alias, 1 drivers
v0x561b277074e0_0 .net "q_bar", 0 0, L_0x561b282daeb0;  alias, 1 drivers
v0x561b27707580_0 .net "reset", 0 0, L_0x561b282db350;  1 drivers
v0x561b27705fe0_0 .net "set", 0 0, L_0x561b282dbe90;  alias, 1 drivers
S_0x561b2770eb80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2770f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282daa70 .functor AND 1, L_0x561b282db070, L_0x7fcde0580920, C4<1>, C4<1>;
L_0x561b282daae0 .functor AND 1, L_0x561b282daa70, L_0x561b282daeb0, C4<1>, C4<1>;
L_0x561b282dac30 .functor NOT 1, L_0x561b282daae0, C4<0>, C4<0>, C4<0>;
L_0x561b282dad30 .functor AND 1, L_0x561b282db210, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282dadf0 .functor AND 1, L_0x561b282dad30, L_0x561b282dac30, C4<1>, C4<1>;
L_0x561b282daeb0 .functor NOT 1, L_0x561b282dadf0, C4<0>, C4<0>, C4<0>;
v0x561b2770d080_0 .net *"_ivl_0", 0 0, L_0x561b282daa70;  1 drivers
v0x561b2770d180_0 .net *"_ivl_2", 0 0, L_0x561b282daae0;  1 drivers
v0x561b2770c9e0_0 .net *"_ivl_6", 0 0, L_0x561b282dad30;  1 drivers
v0x561b2770caa0_0 .net *"_ivl_8", 0 0, L_0x561b282dadf0;  1 drivers
v0x561b2770b4e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2770b580_0 .net "preset", 0 0, L_0x7fcde0580920;  alias, 1 drivers
v0x561b2770c0f0_0 .net "q", 0 0, L_0x561b282dac30;  alias, 1 drivers
v0x561b2770c1b0_0 .net "q_bar", 0 0, L_0x561b282daeb0;  alias, 1 drivers
v0x561b2770a610_0 .net "reset", 0 0, L_0x561b282db210;  1 drivers
v0x561b27709f70_0 .net "set", 0 0, L_0x561b282db070;  1 drivers
S_0x561b27706bf0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2770fb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282db8e0 .functor AND 1, L_0x561b282dac30, L_0x561b282dbc60, C4<1>, C4<1>;
L_0x561b282db950 .functor NOT 1, L_0x561b282db8e0, C4<0>, C4<0>, C4<0>;
L_0x561b282dba60 .functor AND 1, L_0x561b282daeb0, L_0x561b282dbc60, C4<1>, C4<1>;
L_0x561b282dbb20 .functor NOT 1, L_0x561b282dba60, C4<0>, C4<0>, C4<0>;
v0x561b276ffc10_0 .net *"_ivl_0", 0 0, L_0x561b282db8e0;  1 drivers
v0x561b276ffcf0_0 .net *"_ivl_4", 0 0, L_0x561b282dba60;  1 drivers
v0x561b276ff570_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276ff610_0 .net "enable", 0 0, L_0x561b282dbc60;  1 drivers
v0x561b276fe070_0 .net "preset", 0 0, L_0x7fcde0580920;  alias, 1 drivers
v0x561b276fe110_0 .net "q", 0 0, L_0x561b282db560;  alias, 1 drivers
v0x561b276fec80_0 .net "q_bar", 0 0, L_0x561b282db7a0;  alias, 1 drivers
v0x561b276fed20_0 .net "reset", 0 0, L_0x561b282daeb0;  alias, 1 drivers
v0x561b276fd180_0 .net "set", 0 0, L_0x561b282dac30;  alias, 1 drivers
S_0x561b27704a70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27706bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282db410 .functor AND 1, L_0x561b282db950, L_0x7fcde0580920, C4<1>, C4<1>;
L_0x561b282db4a0 .functor AND 1, L_0x561b282db410, L_0x561b282db7a0, C4<1>, C4<1>;
L_0x561b282db560 .functor NOT 1, L_0x561b282db4a0, C4<0>, C4<0>, C4<0>;
L_0x561b282db620 .functor AND 1, L_0x561b282dbb20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282db6e0 .functor AND 1, L_0x561b282db620, L_0x561b282db560, C4<1>, C4<1>;
L_0x561b282db7a0 .functor NOT 1, L_0x561b282db6e0, C4<0>, C4<0>, C4<0>;
v0x561b27703570_0 .net *"_ivl_0", 0 0, L_0x561b282db410;  1 drivers
v0x561b27703650_0 .net *"_ivl_2", 0 0, L_0x561b282db4a0;  1 drivers
v0x561b27704180_0 .net *"_ivl_6", 0 0, L_0x561b282db620;  1 drivers
v0x561b27704240_0 .net *"_ivl_8", 0 0, L_0x561b282db6e0;  1 drivers
v0x561b27702680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27702770_0 .net "preset", 0 0, L_0x7fcde0580920;  alias, 1 drivers
v0x561b27701fe0_0 .net "q", 0 0, L_0x561b282db560;  alias, 1 drivers
v0x561b27702080_0 .net "q_bar", 0 0, L_0x561b282db7a0;  alias, 1 drivers
v0x561b27700ae0_0 .net "reset", 0 0, L_0x561b282dbb20;  1 drivers
v0x561b277016f0_0 .net "set", 0 0, L_0x561b282db950;  1 drivers
S_0x561b276f0be0 .scope module, "instruction_counter" "counter" 3 337, 10 1 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "limit";
    .port_info 4 /INPUT 8 "load_val";
    .port_info 5 /OUTPUT 8 "count";
v0x561b279cdf70_0 .net "carry", 0 0, L_0x561b2827af00;  1 drivers
v0x561b279cefb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279cf070_0 .net "count", 7 0, L_0x561b28277590;  alias, 1 drivers
v0x561b279cb4e0_0 .net "count_bar", 7 0, L_0x561b28277630;  1 drivers
v0x561b279cb580_0 .net "count_p", 7 0, L_0x561b2827b480;  1 drivers
v0x561b279cc340_0 .net "limit", 7 0, L_0x561b28281350;  1 drivers
L_0x7fcde057f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b279cc400_0 .net "load", 0 0, L_0x7fcde057f5b8;  1 drivers
L_0x7fcde057f600 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b27973ad0_0 .net "load_val", 7 0, L_0x7fcde057f600;  1 drivers
v0x561b27973b90_0 .net "m", 7 0, L_0x561b28280fe0;  1 drivers
v0x561b27972900_0 .net "n", 7 0, L_0x561b2827e220;  1 drivers
v0x561b279729f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282769b0 .part L_0x561b28280fe0, 0, 1;
L_0x561b28276ae0 .part L_0x561b28280fe0, 1, 1;
L_0x561b28276c10 .part L_0x561b28280fe0, 2, 1;
L_0x561b28276dd0 .part L_0x561b28280fe0, 3, 1;
L_0x561b28276f00 .part L_0x561b28280fe0, 4, 1;
L_0x561b28277030 .part L_0x561b28280fe0, 5, 1;
L_0x561b282771a0 .part L_0x561b28280fe0, 6, 1;
L_0x561b282773e0 .part L_0x561b28280fe0, 7, 1;
LS_0x561b28277590_0_0 .concat [ 1 1 1 1], L_0x561b2826e7a0, L_0x561b2826f860, L_0x561b28270a10, L_0x561b28271b70;
LS_0x561b28277590_0_4 .concat [ 1 1 1 1], L_0x561b28272d20, L_0x561b28273ed0, L_0x561b28275080, L_0x561b28276230;
L_0x561b28277590 .concat [ 4 4 0 0], LS_0x561b28277590_0_0, LS_0x561b28277590_0_4;
LS_0x561b28277630_0_0 .concat [ 1 1 1 1], L_0x561b2826ea20, L_0x561b2826fae0, L_0x561b28270c90, L_0x561b28271df0;
LS_0x561b28277630_0_4 .concat [ 1 1 1 1], L_0x561b28272fa0, L_0x561b28274150, L_0x561b28275300, L_0x561b282764b0;
L_0x561b28277630 .concat [ 4 4 0 0], LS_0x561b28277630_0_0, LS_0x561b28277630_0_4;
L_0x561b2827e590 .cmp/eq 8, L_0x561b2827b480, L_0x561b28281350;
S_0x561b2772ed50 .scope module, "a" "add" 10 17, 8 1 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06657b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b278eab30_0 name=_ivl_81
v0x561b278eac30_0 .net "a", 7 0, L_0x561b28277590;  alias, 1 drivers
L_0x7fcde057f528 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b278e9630_0 .net "b", 7 0, L_0x7fcde057f528;  1 drivers
v0x561b278e96d0_0 .net "c", 7 0, L_0x561b2827b480;  alias, 1 drivers
v0x561b278ea240_0 .net "carry", 0 0, L_0x561b2827af00;  alias, 1 drivers
v0x561b278ea2e0_0 .net "cout", 7 0, L_0x561b2840af00;  1 drivers
L_0x561b28277a00 .part L_0x561b28277590, 0, 1;
L_0x561b28277aa0 .part L_0x7fcde057f528, 0, 1;
L_0x561b28278040 .part L_0x561b28277590, 1, 1;
L_0x561b28278280 .part L_0x7fcde057f528, 1, 1;
L_0x561b28278320 .part L_0x561b2840af00, 0, 1;
L_0x561b28278880 .part L_0x561b28277590, 2, 1;
L_0x561b282789f0 .part L_0x7fcde057f528, 2, 1;
L_0x561b28278b20 .part L_0x561b2840af00, 1, 1;
L_0x561b28279090 .part L_0x561b28277590, 3, 1;
L_0x561b282791c0 .part L_0x7fcde057f528, 3, 1;
L_0x561b28279380 .part L_0x561b2840af00, 2, 1;
L_0x561b282797f0 .part L_0x561b28277590, 4, 1;
L_0x561b28279990 .part L_0x7fcde057f528, 4, 1;
L_0x561b28279ac0 .part L_0x561b2840af00, 3, 1;
L_0x561b2827a020 .part L_0x561b28277590, 5, 1;
L_0x561b2827a150 .part L_0x7fcde057f528, 5, 1;
L_0x561b2827a310 .part L_0x561b2840af00, 4, 1;
L_0x561b2827a820 .part L_0x561b28277590, 6, 1;
L_0x561b2827a9f0 .part L_0x7fcde057f528, 6, 1;
L_0x561b2827aa90 .part L_0x561b2840af00, 5, 1;
L_0x561b2827a950 .part L_0x561b28277590, 7, 1;
L_0x561b2827b0e0 .part L_0x7fcde057f528, 7, 1;
L_0x561b2827b3e0 .part L_0x561b2840af00, 6, 1;
LS_0x561b2827b480_0_0 .concat8 [ 1 1 1 1], L_0x561b28277740, L_0x561b28277c40, L_0x561b28278430, L_0x561b28278c80;
LS_0x561b2827b480_0_4 .concat8 [ 1 1 1 1], L_0x561b28279490, L_0x561b28279c70, L_0x561b2827a420, L_0x561b2827ac50;
L_0x561b2827b480 .concat8 [ 4 4 0 0], LS_0x561b2827b480_0_0, LS_0x561b2827b480_0_4;
LS_0x561b2840af00_0_0 .concat [ 1 1 1 1], L_0x561b28277900, L_0x561b28277ef0, L_0x561b28278730, L_0x561b28278f80;
LS_0x561b2840af00_0_4 .concat [ 1 1 1 1], L_0x561b282796a0, L_0x561b28279ed0, L_0x561b2827a6d0, o0x7fcde06657b8;
L_0x561b2840af00 .concat [ 4 4 0 0], LS_0x561b2840af00_0_0, LS_0x561b2840af00_0_4;
S_0x561b2772fd90 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282776d0 .functor XOR 1, L_0x561b28277a00, L_0x561b28277aa0, C4<0>, C4<0>;
L_0x7fcde057f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b28277740 .functor XOR 1, L_0x7fcde057f4e0, L_0x561b282776d0, C4<0>, C4<0>;
L_0x561b282777b0 .functor XOR 1, L_0x561b28277a00, L_0x561b28277aa0, C4<0>, C4<0>;
L_0x561b28277820 .functor AND 1, L_0x7fcde057f4e0, L_0x561b282777b0, C4<1>, C4<1>;
L_0x561b28277890 .functor AND 1, L_0x561b28277a00, L_0x561b28277aa0, C4<1>, C4<1>;
L_0x561b28277900 .functor OR 1, L_0x561b28277820, L_0x561b28277890, C4<0>, C4<0>;
v0x561b276f1890_0 .net *"_ivl_0", 0 0, L_0x561b282776d0;  1 drivers
v0x561b2772c1f0_0 .net *"_ivl_4", 0 0, L_0x561b282777b0;  1 drivers
v0x561b2772c2d0_0 .net *"_ivl_6", 0 0, L_0x561b28277820;  1 drivers
v0x561b2772d230_0 .net *"_ivl_8", 0 0, L_0x561b28277890;  1 drivers
v0x561b2772d310_0 .net "a", 0 0, L_0x561b28277a00;  1 drivers
v0x561b27729690_0 .net "b", 0 0, L_0x561b28277aa0;  1 drivers
v0x561b27729750_0 .net "c", 0 0, L_0x561b28277740;  1 drivers
v0x561b2772a6d0_0 .net "cin", 0 0, L_0x7fcde057f4e0;  1 drivers
v0x561b2772a790_0 .net "cout", 0 0, L_0x561b28277900;  1 drivers
S_0x561b27726b30 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28277bd0 .functor XOR 1, L_0x561b28278040, L_0x561b28278280, C4<0>, C4<0>;
L_0x561b28277c40 .functor XOR 1, L_0x561b28278320, L_0x561b28277bd0, C4<0>, C4<0>;
L_0x561b28277cb0 .functor XOR 1, L_0x561b28278040, L_0x561b28278280, C4<0>, C4<0>;
L_0x561b28277d70 .functor AND 1, L_0x561b28278320, L_0x561b28277cb0, C4<1>, C4<1>;
L_0x561b28277e80 .functor AND 1, L_0x561b28278040, L_0x561b28278280, C4<1>, C4<1>;
L_0x561b28277ef0 .functor OR 1, L_0x561b28277d70, L_0x561b28277e80, C4<0>, C4<0>;
v0x561b27727b70_0 .net *"_ivl_0", 0 0, L_0x561b28277bd0;  1 drivers
v0x561b27727c70_0 .net *"_ivl_4", 0 0, L_0x561b28277cb0;  1 drivers
v0x561b27723fd0_0 .net *"_ivl_6", 0 0, L_0x561b28277d70;  1 drivers
v0x561b27724070_0 .net *"_ivl_8", 0 0, L_0x561b28277e80;  1 drivers
v0x561b27725010_0 .net "a", 0 0, L_0x561b28278040;  1 drivers
v0x561b27725100_0 .net "b", 0 0, L_0x561b28278280;  1 drivers
v0x561b27721470_0 .net "c", 0 0, L_0x561b28277c40;  1 drivers
v0x561b27721530_0 .net "cin", 0 0, L_0x561b28278320;  1 drivers
v0x561b277224b0_0 .net "cout", 0 0, L_0x561b28277ef0;  1 drivers
S_0x561b2771e910 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b282783c0 .functor XOR 1, L_0x561b28278880, L_0x561b282789f0, C4<0>, C4<0>;
L_0x561b28278430 .functor XOR 1, L_0x561b28278b20, L_0x561b282783c0, C4<0>, C4<0>;
L_0x561b282784a0 .functor XOR 1, L_0x561b28278880, L_0x561b282789f0, C4<0>, C4<0>;
L_0x561b282785b0 .functor AND 1, L_0x561b28278b20, L_0x561b282784a0, C4<1>, C4<1>;
L_0x561b282786c0 .functor AND 1, L_0x561b28278880, L_0x561b282789f0, C4<1>, C4<1>;
L_0x561b28278730 .functor OR 1, L_0x561b282785b0, L_0x561b282786c0, C4<0>, C4<0>;
v0x561b2771f950_0 .net *"_ivl_0", 0 0, L_0x561b282783c0;  1 drivers
v0x561b2771fa30_0 .net *"_ivl_4", 0 0, L_0x561b282784a0;  1 drivers
v0x561b2771cce0_0 .net *"_ivl_6", 0 0, L_0x561b282785b0;  1 drivers
v0x561b2771cda0_0 .net *"_ivl_8", 0 0, L_0x561b282786c0;  1 drivers
v0x561b27903aa0_0 .net "a", 0 0, L_0x561b28278880;  1 drivers
v0x561b279028d0_0 .net "b", 0 0, L_0x561b282789f0;  1 drivers
v0x561b27902990_0 .net "c", 0 0, L_0x561b28278430;  1 drivers
v0x561b27902230_0 .net "cin", 0 0, L_0x561b28278b20;  1 drivers
v0x561b279022d0_0 .net "cout", 0 0, L_0x561b28278730;  1 drivers
S_0x561b27900d30 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28278c10 .functor XOR 1, L_0x561b28279090, L_0x561b282791c0, C4<0>, C4<0>;
L_0x561b28278c80 .functor XOR 1, L_0x561b28279380, L_0x561b28278c10, C4<0>, C4<0>;
L_0x561b28278cf0 .functor XOR 1, L_0x561b28279090, L_0x561b282791c0, C4<0>, C4<0>;
L_0x561b28278e00 .functor AND 1, L_0x561b28279380, L_0x561b28278cf0, C4<1>, C4<1>;
L_0x561b28278f10 .functor AND 1, L_0x561b28279090, L_0x561b282791c0, C4<1>, C4<1>;
L_0x561b28278f80 .functor OR 1, L_0x561b28278e00, L_0x561b28278f10, C4<0>, C4<0>;
v0x561b27901940_0 .net *"_ivl_0", 0 0, L_0x561b28278c10;  1 drivers
v0x561b27901a40_0 .net *"_ivl_4", 0 0, L_0x561b28278cf0;  1 drivers
v0x561b278ffe40_0 .net *"_ivl_6", 0 0, L_0x561b28278e00;  1 drivers
v0x561b278fff30_0 .net *"_ivl_8", 0 0, L_0x561b28278f10;  1 drivers
v0x561b278ff7a0_0 .net "a", 0 0, L_0x561b28279090;  1 drivers
v0x561b278fe2a0_0 .net "b", 0 0, L_0x561b282791c0;  1 drivers
v0x561b278fe360_0 .net "c", 0 0, L_0x561b28278c80;  1 drivers
v0x561b278feeb0_0 .net "cin", 0 0, L_0x561b28279380;  1 drivers
v0x561b278fef50_0 .net "cout", 0 0, L_0x561b28278f80;  1 drivers
S_0x561b278fcbd0 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28279420 .functor XOR 1, L_0x561b282797f0, L_0x561b28279990, C4<0>, C4<0>;
L_0x561b28279490 .functor XOR 1, L_0x561b28279ac0, L_0x561b28279420, C4<0>, C4<0>;
L_0x561b28279500 .functor XOR 1, L_0x561b282797f0, L_0x561b28279990, C4<0>, C4<0>;
L_0x561b28279570 .functor AND 1, L_0x561b28279ac0, L_0x561b28279500, C4<1>, C4<1>;
L_0x561b28279630 .functor AND 1, L_0x561b282797f0, L_0x561b28279990, C4<1>, C4<1>;
L_0x561b282796a0 .functor OR 1, L_0x561b28279570, L_0x561b28279630, C4<0>, C4<0>;
v0x561b278fba00_0 .net *"_ivl_0", 0 0, L_0x561b28279420;  1 drivers
v0x561b278fbb00_0 .net *"_ivl_4", 0 0, L_0x561b28279500;  1 drivers
v0x561b278fb360_0 .net *"_ivl_6", 0 0, L_0x561b28279570;  1 drivers
v0x561b278fb420_0 .net *"_ivl_8", 0 0, L_0x561b28279630;  1 drivers
v0x561b278f9e60_0 .net "a", 0 0, L_0x561b282797f0;  1 drivers
v0x561b278faa70_0 .net "b", 0 0, L_0x561b28279990;  1 drivers
v0x561b278fab30_0 .net "c", 0 0, L_0x561b28279490;  1 drivers
v0x561b278f8f70_0 .net "cin", 0 0, L_0x561b28279ac0;  1 drivers
v0x561b278f9010_0 .net "cout", 0 0, L_0x561b282796a0;  1 drivers
S_0x561b278f88d0 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28279920 .functor XOR 1, L_0x561b2827a020, L_0x561b2827a150, C4<0>, C4<0>;
L_0x561b28279c70 .functor XOR 1, L_0x561b2827a310, L_0x561b28279920, C4<0>, C4<0>;
L_0x561b28279ce0 .functor XOR 1, L_0x561b2827a020, L_0x561b2827a150, C4<0>, C4<0>;
L_0x561b28279d50 .functor AND 1, L_0x561b2827a310, L_0x561b28279ce0, C4<1>, C4<1>;
L_0x561b28279e60 .functor AND 1, L_0x561b2827a020, L_0x561b2827a150, C4<1>, C4<1>;
L_0x561b28279ed0 .functor OR 1, L_0x561b28279d50, L_0x561b28279e60, C4<0>, C4<0>;
v0x561b278f73d0_0 .net *"_ivl_0", 0 0, L_0x561b28279920;  1 drivers
v0x561b278f74d0_0 .net *"_ivl_4", 0 0, L_0x561b28279ce0;  1 drivers
v0x561b278f7fe0_0 .net *"_ivl_6", 0 0, L_0x561b28279d50;  1 drivers
v0x561b278f80b0_0 .net *"_ivl_8", 0 0, L_0x561b28279e60;  1 drivers
v0x561b278f5d00_0 .net "a", 0 0, L_0x561b2827a020;  1 drivers
v0x561b278f4b30_0 .net "b", 0 0, L_0x561b2827a150;  1 drivers
v0x561b278f4bf0_0 .net "c", 0 0, L_0x561b28279c70;  1 drivers
v0x561b278f4490_0 .net "cin", 0 0, L_0x561b2827a310;  1 drivers
v0x561b278f4530_0 .net "cout", 0 0, L_0x561b28279ed0;  1 drivers
S_0x561b278f2f90 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2827a3b0 .functor XOR 1, L_0x561b2827a820, L_0x561b2827a9f0, C4<0>, C4<0>;
L_0x561b2827a420 .functor XOR 1, L_0x561b2827aa90, L_0x561b2827a3b0, C4<0>, C4<0>;
L_0x561b2827a490 .functor XOR 1, L_0x561b2827a820, L_0x561b2827a9f0, C4<0>, C4<0>;
L_0x561b2827a550 .functor AND 1, L_0x561b2827aa90, L_0x561b2827a490, C4<1>, C4<1>;
L_0x561b2827a660 .functor AND 1, L_0x561b2827a820, L_0x561b2827a9f0, C4<1>, C4<1>;
L_0x561b2827a6d0 .functor OR 1, L_0x561b2827a550, L_0x561b2827a660, C4<0>, C4<0>;
v0x561b278f3ba0_0 .net *"_ivl_0", 0 0, L_0x561b2827a3b0;  1 drivers
v0x561b278f3ca0_0 .net *"_ivl_4", 0 0, L_0x561b2827a490;  1 drivers
v0x561b278f20a0_0 .net *"_ivl_6", 0 0, L_0x561b2827a550;  1 drivers
v0x561b278f2190_0 .net *"_ivl_8", 0 0, L_0x561b2827a660;  1 drivers
v0x561b278f1a00_0 .net "a", 0 0, L_0x561b2827a820;  1 drivers
v0x561b278f0500_0 .net "b", 0 0, L_0x561b2827a9f0;  1 drivers
v0x561b278f05c0_0 .net "c", 0 0, L_0x561b2827a420;  1 drivers
v0x561b278f1110_0 .net "cin", 0 0, L_0x561b2827aa90;  1 drivers
v0x561b278f11b0_0 .net "cout", 0 0, L_0x561b2827a6d0;  1 drivers
S_0x561b278eee30 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b2772ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2827abe0 .functor XOR 1, L_0x561b2827a950, L_0x561b2827b0e0, C4<0>, C4<0>;
L_0x561b2827ac50 .functor XOR 1, L_0x561b2827b3e0, L_0x561b2827abe0, C4<0>, C4<0>;
L_0x561b2827acc0 .functor XOR 1, L_0x561b2827a950, L_0x561b2827b0e0, C4<0>, C4<0>;
L_0x561b2827ad80 .functor AND 1, L_0x561b2827b3e0, L_0x561b2827acc0, C4<1>, C4<1>;
L_0x561b2827ae90 .functor AND 1, L_0x561b2827a950, L_0x561b2827b0e0, C4<1>, C4<1>;
L_0x561b2827af00 .functor OR 1, L_0x561b2827ad80, L_0x561b2827ae90, C4<0>, C4<0>;
v0x561b278edc60_0 .net *"_ivl_0", 0 0, L_0x561b2827abe0;  1 drivers
v0x561b278edd40_0 .net *"_ivl_4", 0 0, L_0x561b2827acc0;  1 drivers
v0x561b278ed5c0_0 .net *"_ivl_6", 0 0, L_0x561b2827ad80;  1 drivers
v0x561b278ed6b0_0 .net *"_ivl_8", 0 0, L_0x561b2827ae90;  1 drivers
v0x561b278ec0c0_0 .net "a", 0 0, L_0x561b2827a950;  1 drivers
v0x561b278ec1b0_0 .net "b", 0 0, L_0x561b2827b0e0;  1 drivers
v0x561b278eccd0_0 .net "c", 0 0, L_0x561b2827ac50;  1 drivers
v0x561b278ecd90_0 .net "cin", 0 0, L_0x561b2827b3e0;  1 drivers
v0x561b278eb1d0_0 .net "cout", 0 0, L_0x561b2827af00;  alias, 1 drivers
S_0x561b278e7f60 .scope module, "dff[0]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826e5b0 .functor NOT 1, L_0x561b282769b0, C4<0>, C4<0>, C4<0>;
L_0x561b2826eeb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278d1a80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278d1b20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278d0580_0 .net "d", 0 0, L_0x561b282769b0;  1 drivers
v0x561b278d0620_0 .net "master_q", 0 0, L_0x561b2826df30;  1 drivers
v0x561b278d1190_0 .net "master_q_bar", 0 0, L_0x561b2826e160;  1 drivers
L_0x7fcde057f498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b278d1280_0 .net "preset", 0 0, L_0x7fcde057f498;  1 drivers
v0x561b278cf720_0 .net "q", 0 0, L_0x561b2826e7a0;  1 drivers
v0x561b278ceff0_0 .net "q_bar", 0 0, L_0x561b2826ea20;  1 drivers
S_0x561b278e66f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b278e7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2826e260 .functor AND 1, L_0x561b282769b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2826e320 .functor NOT 1, L_0x561b2826e260, C4<0>, C4<0>, C4<0>;
L_0x561b2826e430 .functor AND 1, L_0x561b2826e5b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2826e4a0 .functor NOT 1, L_0x561b2826e430, C4<0>, C4<0>, C4<0>;
v0x561b278dfec0_0 .net *"_ivl_0", 0 0, L_0x561b2826e260;  1 drivers
v0x561b278dffc0_0 .net *"_ivl_4", 0 0, L_0x561b2826e430;  1 drivers
v0x561b278df820_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278df8c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278de320_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278de3c0_0 .net "q", 0 0, L_0x561b2826df30;  alias, 1 drivers
v0x561b278def30_0 .net "q_bar", 0 0, L_0x561b2826e160;  alias, 1 drivers
v0x561b278defd0_0 .net "reset", 0 0, L_0x561b2826e5b0;  1 drivers
v0x561b278dd430_0 .net "set", 0 0, L_0x561b282769b0;  alias, 1 drivers
S_0x561b278e51f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278e66f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826d570 .functor AND 1, L_0x561b2826e320, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b2826de70 .functor AND 1, L_0x561b2826d570, L_0x561b2826e160, C4<1>, C4<1>;
L_0x561b2826df30 .functor NOT 1, L_0x561b2826de70, C4<0>, C4<0>, C4<0>;
L_0x561b2826e030 .functor AND 1, L_0x561b2826e4a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2826e0a0 .functor AND 1, L_0x561b2826e030, L_0x561b2826df30, C4<1>, C4<1>;
L_0x561b2826e160 .functor NOT 1, L_0x561b2826e0a0, C4<0>, C4<0>, C4<0>;
v0x561b278e5ea0_0 .net *"_ivl_0", 0 0, L_0x561b2826d570;  1 drivers
v0x561b278e4300_0 .net *"_ivl_2", 0 0, L_0x561b2826de70;  1 drivers
v0x561b278e43c0_0 .net *"_ivl_6", 0 0, L_0x561b2826e030;  1 drivers
v0x561b278e3c60_0 .net *"_ivl_8", 0 0, L_0x561b2826e0a0;  1 drivers
v0x561b278e3d20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278e2760_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278e2820_0 .net "q", 0 0, L_0x561b2826df30;  alias, 1 drivers
v0x561b278e3370_0 .net "q_bar", 0 0, L_0x561b2826e160;  alias, 1 drivers
v0x561b278e3430_0 .net "reset", 0 0, L_0x561b2826e4a0;  1 drivers
v0x561b278e1090_0 .net "set", 0 0, L_0x561b2826e320;  1 drivers
S_0x561b278dcd90 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b278e7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2826eb60 .functor AND 1, L_0x561b2826df30, L_0x561b2826eeb0, C4<1>, C4<1>;
L_0x561b2826ebd0 .functor NOT 1, L_0x561b2826eb60, C4<0>, C4<0>, C4<0>;
L_0x561b2826ece0 .functor AND 1, L_0x561b2826e160, L_0x561b2826eeb0, C4<1>, C4<1>;
L_0x561b2826eda0 .functor NOT 1, L_0x561b2826ece0, C4<0>, C4<0>, C4<0>;
v0x561b278d5ec0_0 .net *"_ivl_0", 0 0, L_0x561b2826eb60;  1 drivers
v0x561b278d5fc0_0 .net *"_ivl_4", 0 0, L_0x561b2826ece0;  1 drivers
v0x561b278d49c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278d4a60_0 .net "enable", 0 0, L_0x561b2826eeb0;  1 drivers
v0x561b278d55d0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278d5670_0 .net "q", 0 0, L_0x561b2826e7a0;  alias, 1 drivers
v0x561b278d32f0_0 .net "q_bar", 0 0, L_0x561b2826ea20;  alias, 1 drivers
v0x561b278d3390_0 .net "reset", 0 0, L_0x561b2826e160;  alias, 1 drivers
v0x561b278d2120_0 .net "set", 0 0, L_0x561b2826df30;  alias, 1 drivers
S_0x561b278dc4a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278dcd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826e670 .functor AND 1, L_0x561b2826ebd0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b2826e6e0 .functor AND 1, L_0x561b2826e670, L_0x561b2826ea20, C4<1>, C4<1>;
L_0x561b2826e7a0 .functor NOT 1, L_0x561b2826e6e0, C4<0>, C4<0>, C4<0>;
L_0x561b2826e860 .functor AND 1, L_0x561b2826eda0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2826e8d0 .functor AND 1, L_0x561b2826e860, L_0x561b2826e7a0, C4<1>, C4<1>;
L_0x561b2826ea20 .functor NOT 1, L_0x561b2826e8d0, C4<0>, C4<0>, C4<0>;
v0x561b278da1c0_0 .net *"_ivl_0", 0 0, L_0x561b2826e670;  1 drivers
v0x561b278da2c0_0 .net *"_ivl_2", 0 0, L_0x561b2826e6e0;  1 drivers
v0x561b278d8ff0_0 .net *"_ivl_6", 0 0, L_0x561b2826e860;  1 drivers
v0x561b278d90e0_0 .net *"_ivl_8", 0 0, L_0x561b2826e8d0;  1 drivers
v0x561b278d8950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278d8a40_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278d7450_0 .net "q", 0 0, L_0x561b2826e7a0;  alias, 1 drivers
v0x561b278d7510_0 .net "q_bar", 0 0, L_0x561b2826ea20;  alias, 1 drivers
v0x561b278d8060_0 .net "reset", 0 0, L_0x561b2826eda0;  1 drivers
v0x561b278d6560_0 .net "set", 0 0, L_0x561b2826ebd0;  1 drivers
S_0x561b278cdd30 .scope module, "dff[1]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826f670 .functor NOT 1, L_0x561b28276ae0, C4<0>, C4<0>, C4<0>;
L_0x561b2826ff70 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b276be1e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276be2a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276bdb40_0 .net "d", 0 0, L_0x561b28276ae0;  1 drivers
v0x561b276bdbe0_0 .net "master_q", 0 0, L_0x561b2826f090;  1 drivers
v0x561b276bc640_0 .net "master_q_bar", 0 0, L_0x561b2826f270;  1 drivers
v0x561b276bc730_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276bd250_0 .net "q", 0 0, L_0x561b2826f860;  1 drivers
v0x561b276bd340_0 .net "q_bar", 0 0, L_0x561b2826fae0;  1 drivers
S_0x561b276ee870 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b278cdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2826f320 .functor AND 1, L_0x561b28276ae0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2826f3e0 .functor NOT 1, L_0x561b2826f320, C4<0>, C4<0>, C4<0>;
L_0x561b2826f4f0 .functor AND 1, L_0x561b2826f670, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2826f560 .functor NOT 1, L_0x561b2826f4f0, C4<0>, C4<0>, C4<0>;
v0x561b276e4b40_0 .net *"_ivl_0", 0 0, L_0x561b2826f320;  1 drivers
v0x561b276e4c40_0 .net *"_ivl_4", 0 0, L_0x561b2826f4f0;  1 drivers
v0x561b276e3aa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276e3b40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276e2a00_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276e2aa0_0 .net "q", 0 0, L_0x561b2826f090;  alias, 1 drivers
v0x561b276e1960_0 .net "q_bar", 0 0, L_0x561b2826f270;  alias, 1 drivers
v0x561b276e1a00_0 .net "reset", 0 0, L_0x561b2826f670;  1 drivers
v0x561b276e08c0_0 .net "set", 0 0, L_0x561b28276ae0;  alias, 1 drivers
S_0x561b276ed7d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826ef20 .functor AND 1, L_0x561b2826f3e0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b2826ef90 .functor AND 1, L_0x561b2826ef20, L_0x561b2826f270, C4<1>, C4<1>;
L_0x561b2826f090 .functor NOT 1, L_0x561b2826ef90, C4<0>, C4<0>, C4<0>;
L_0x561b2826f190 .functor AND 1, L_0x561b2826f560, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2826f200 .functor AND 1, L_0x561b2826f190, L_0x561b2826f090, C4<1>, C4<1>;
L_0x561b2826f270 .functor NOT 1, L_0x561b2826f200, C4<0>, C4<0>, C4<0>;
v0x561b276ec7d0_0 .net *"_ivl_0", 0 0, L_0x561b2826ef20;  1 drivers
v0x561b276eb690_0 .net *"_ivl_2", 0 0, L_0x561b2826ef90;  1 drivers
v0x561b276eb750_0 .net *"_ivl_6", 0 0, L_0x561b2826f190;  1 drivers
v0x561b276ea5f0_0 .net *"_ivl_8", 0 0, L_0x561b2826f200;  1 drivers
v0x561b276ea6b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276e9550_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276e95f0_0 .net "q", 0 0, L_0x561b2826f090;  alias, 1 drivers
v0x561b276e84b0_0 .net "q_bar", 0 0, L_0x561b2826f270;  alias, 1 drivers
v0x561b276e8570_0 .net "reset", 0 0, L_0x561b2826f560;  1 drivers
v0x561b276e74c0_0 .net "set", 0 0, L_0x561b2826f3e0;  1 drivers
S_0x561b276df820 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b278cdd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2826fc20 .functor AND 1, L_0x561b2826f090, L_0x561b2826ff70, C4<1>, C4<1>;
L_0x561b2826fc90 .functor NOT 1, L_0x561b2826fc20, C4<0>, C4<0>, C4<0>;
L_0x561b2826fda0 .functor AND 1, L_0x561b2826f270, L_0x561b2826ff70, C4<1>, C4<1>;
L_0x561b2826fe60 .functor NOT 1, L_0x561b2826fda0, C4<0>, C4<0>, C4<0>;
v0x561b276c1b40_0 .net *"_ivl_0", 0 0, L_0x561b2826fc20;  1 drivers
v0x561b276c1c20_0 .net *"_ivl_4", 0 0, L_0x561b2826fda0;  1 drivers
v0x561b276c2750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276c27f0_0 .net "enable", 0 0, L_0x561b2826ff70;  1 drivers
v0x561b276c0c70_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276c0d10_0 .net "q", 0 0, L_0x561b2826f860;  alias, 1 drivers
v0x561b276bf0d0_0 .net "q_bar", 0 0, L_0x561b2826fae0;  alias, 1 drivers
v0x561b276bf1a0_0 .net "reset", 0 0, L_0x561b2826f270;  alias, 1 drivers
v0x561b276bfce0_0 .net "set", 0 0, L_0x561b2826f090;  alias, 1 drivers
S_0x561b276dd9b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276df820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826f730 .functor AND 1, L_0x561b2826fc90, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b2826f7a0 .functor AND 1, L_0x561b2826f730, L_0x561b2826fae0, C4<1>, C4<1>;
L_0x561b2826f860 .functor NOT 1, L_0x561b2826f7a0, C4<0>, C4<0>, C4<0>;
L_0x561b2826f920 .functor AND 1, L_0x561b2826fe60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2826f990 .functor AND 1, L_0x561b2826f920, L_0x561b2826f860, C4<1>, C4<1>;
L_0x561b2826fae0 .functor NOT 1, L_0x561b2826f990, C4<0>, C4<0>, C4<0>;
v0x561b276c6170_0 .net *"_ivl_0", 0 0, L_0x561b2826f730;  1 drivers
v0x561b276c6250_0 .net *"_ivl_2", 0 0, L_0x561b2826f7a0;  1 drivers
v0x561b276c5ad0_0 .net *"_ivl_6", 0 0, L_0x561b2826f920;  1 drivers
v0x561b276c5b90_0 .net *"_ivl_8", 0 0, L_0x561b2826f990;  1 drivers
v0x561b276c45d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276c46c0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276c51e0_0 .net "q", 0 0, L_0x561b2826f860;  alias, 1 drivers
v0x561b276c52a0_0 .net "q_bar", 0 0, L_0x561b2826fae0;  alias, 1 drivers
v0x561b276c36e0_0 .net "reset", 0 0, L_0x561b2826fe60;  1 drivers
v0x561b276c3040_0 .net "set", 0 0, L_0x561b2826fc90;  1 drivers
S_0x561b276bb770 .scope module, "dff[2]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28270820 .functor NOT 1, L_0x561b28276c10, C4<0>, C4<0>, C4<0>;
L_0x561b28271120 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b276a8740_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276a8800_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276a7240_0 .net "d", 0 0, L_0x561b28276c10;  1 drivers
v0x561b276a72e0_0 .net "master_q", 0 0, L_0x561b282701a0;  1 drivers
v0x561b276a7e50_0 .net "master_q_bar", 0 0, L_0x561b282703d0;  1 drivers
v0x561b276a7f40_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276a6370_0 .net "q", 0 0, L_0x561b28270a10;  1 drivers
v0x561b276a6460_0 .net "q_bar", 0 0, L_0x561b28270c90;  1 drivers
S_0x561b276b9bd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b276bb770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282704d0 .functor AND 1, L_0x561b28276c10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28270590 .functor NOT 1, L_0x561b282704d0, C4<0>, C4<0>, C4<0>;
L_0x561b282706a0 .functor AND 1, L_0x561b28270820, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28270710 .functor NOT 1, L_0x561b282706a0, C4<0>, C4<0>, C4<0>;
v0x561b276b46d0_0 .net *"_ivl_0", 0 0, L_0x561b282704d0;  1 drivers
v0x561b276b47b0_0 .net *"_ivl_4", 0 0, L_0x561b282706a0;  1 drivers
v0x561b276b52e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276b5380_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276b37e0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276b3880_0 .net "q", 0 0, L_0x561b282701a0;  alias, 1 drivers
v0x561b276b3140_0 .net "q_bar", 0 0, L_0x561b282703d0;  alias, 1 drivers
v0x561b276b31e0_0 .net "reset", 0 0, L_0x561b28270820;  1 drivers
v0x561b276b1c40_0 .net "set", 0 0, L_0x561b28276c10;  alias, 1 drivers
S_0x561b276ba7e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276b9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2826ffe0 .functor AND 1, L_0x561b28270590, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28270050 .functor AND 1, L_0x561b2826ffe0, L_0x561b282703d0, C4<1>, C4<1>;
L_0x561b282701a0 .functor NOT 1, L_0x561b28270050, C4<0>, C4<0>, C4<0>;
L_0x561b282702a0 .functor AND 1, L_0x561b28270710, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28270310 .functor AND 1, L_0x561b282702a0, L_0x561b282701a0, C4<1>, C4<1>;
L_0x561b282703d0 .functor NOT 1, L_0x561b28270310, C4<0>, C4<0>, C4<0>;
v0x561b276b8d80_0 .net *"_ivl_0", 0 0, L_0x561b2826ffe0;  1 drivers
v0x561b276b8640_0 .net *"_ivl_2", 0 0, L_0x561b28270050;  1 drivers
v0x561b276b8700_0 .net *"_ivl_6", 0 0, L_0x561b282702a0;  1 drivers
v0x561b276b7140_0 .net *"_ivl_8", 0 0, L_0x561b28270310;  1 drivers
v0x561b276b7200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276b7d50_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276b7df0_0 .net "q", 0 0, L_0x561b282701a0;  alias, 1 drivers
v0x561b276b6270_0 .net "q_bar", 0 0, L_0x561b282703d0;  alias, 1 drivers
v0x561b276b6330_0 .net "reset", 0 0, L_0x561b28270710;  1 drivers
v0x561b276b5bd0_0 .net "set", 0 0, L_0x561b28270590;  1 drivers
S_0x561b276b2850 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b276bb770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28270dd0 .functor AND 1, L_0x561b282701a0, L_0x561b28271120, C4<1>, C4<1>;
L_0x561b28270e40 .functor NOT 1, L_0x561b28270dd0, C4<0>, C4<0>, C4<0>;
L_0x561b28270f50 .functor AND 1, L_0x561b282703d0, L_0x561b28271120, C4<1>, C4<1>;
L_0x561b28271010 .functor NOT 1, L_0x561b28270f50, C4<0>, C4<0>, C4<0>;
v0x561b276ab870_0 .net *"_ivl_0", 0 0, L_0x561b28270dd0;  1 drivers
v0x561b276ab950_0 .net *"_ivl_4", 0 0, L_0x561b28270f50;  1 drivers
v0x561b276ab1d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276ab270_0 .net "enable", 0 0, L_0x561b28271120;  1 drivers
v0x561b276a9cd0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276a9d70_0 .net "q", 0 0, L_0x561b28270a10;  alias, 1 drivers
v0x561b276aa8e0_0 .net "q_bar", 0 0, L_0x561b28270c90;  alias, 1 drivers
v0x561b276aa980_0 .net "reset", 0 0, L_0x561b282703d0;  alias, 1 drivers
v0x561b276a8de0_0 .net "set", 0 0, L_0x561b282701a0;  alias, 1 drivers
S_0x561b276b06d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276b2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282708e0 .functor AND 1, L_0x561b28270e40, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28270950 .functor AND 1, L_0x561b282708e0, L_0x561b28270c90, C4<1>, C4<1>;
L_0x561b28270a10 .functor NOT 1, L_0x561b28270950, C4<0>, C4<0>, C4<0>;
L_0x561b28270ad0 .functor AND 1, L_0x561b28271010, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28270b40 .functor AND 1, L_0x561b28270ad0, L_0x561b28270a10, C4<1>, C4<1>;
L_0x561b28270c90 .functor NOT 1, L_0x561b28270b40, C4<0>, C4<0>, C4<0>;
v0x561b276af1d0_0 .net *"_ivl_0", 0 0, L_0x561b282708e0;  1 drivers
v0x561b276af2d0_0 .net *"_ivl_2", 0 0, L_0x561b28270950;  1 drivers
v0x561b276afde0_0 .net *"_ivl_6", 0 0, L_0x561b28270ad0;  1 drivers
v0x561b276afea0_0 .net *"_ivl_8", 0 0, L_0x561b28270b40;  1 drivers
v0x561b276ae2e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276ae380_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276adc40_0 .net "q", 0 0, L_0x561b28270a10;  alias, 1 drivers
v0x561b276add00_0 .net "q_bar", 0 0, L_0x561b28270c90;  alias, 1 drivers
v0x561b276ac740_0 .net "reset", 0 0, L_0x561b28271010;  1 drivers
v0x561b276ad350_0 .net "set", 0 0, L_0x561b28270e40;  1 drivers
S_0x561b276a5cd0 .scope module, "dff[3]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28271980 .functor NOT 1, L_0x561b28276dd0, C4<0>, C4<0>, C4<0>;
L_0x561b28272280 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b276c8940_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276c8a00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278cbcb0_0 .net "d", 0 0, L_0x561b28276dd0;  1 drivers
v0x561b278cbd50_0 .net "master_q", 0 0, L_0x561b28271350;  1 drivers
v0x561b278caae0_0 .net "master_q_bar", 0 0, L_0x561b28271530;  1 drivers
v0x561b278cabd0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278ca440_0 .net "q", 0 0, L_0x561b28271b70;  1 drivers
v0x561b278ca530_0 .net "q_bar", 0 0, L_0x561b28271df0;  1 drivers
S_0x561b276a53e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b276a5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28271630 .functor AND 1, L_0x561b28276dd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282716f0 .functor NOT 1, L_0x561b28271630, C4<0>, C4<0>, C4<0>;
L_0x561b28271800 .functor AND 1, L_0x561b28271980, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28271870 .functor NOT 1, L_0x561b28271800, C4<0>, C4<0>, C4<0>;
v0x561b2769ff90_0 .net *"_ivl_0", 0 0, L_0x561b28271630;  1 drivers
v0x561b276a0090_0 .net *"_ivl_4", 0 0, L_0x561b28271800;  1 drivers
v0x561b2769e540_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2769e5e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2769dea0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2769df40_0 .net "q", 0 0, L_0x561b28271350;  alias, 1 drivers
v0x561b2769c9a0_0 .net "q_bar", 0 0, L_0x561b28271530;  alias, 1 drivers
v0x561b2769ca40_0 .net "reset", 0 0, L_0x561b28271980;  1 drivers
v0x561b2769d5b0_0 .net "set", 0 0, L_0x561b28276dd0;  alias, 1 drivers
S_0x561b276a38e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276a53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28271190 .functor AND 1, L_0x561b282716f0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28271200 .functor AND 1, L_0x561b28271190, L_0x561b28271530, C4<1>, C4<1>;
L_0x561b28271350 .functor NOT 1, L_0x561b28271200, C4<0>, C4<0>, C4<0>;
L_0x561b28271450 .functor AND 1, L_0x561b28271870, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282714c0 .functor AND 1, L_0x561b28271450, L_0x561b28271350, C4<1>, C4<1>;
L_0x561b28271530 .functor NOT 1, L_0x561b282714c0, C4<0>, C4<0>, C4<0>;
v0x561b276a32e0_0 .net *"_ivl_0", 0 0, L_0x561b28271190;  1 drivers
v0x561b276a1d40_0 .net *"_ivl_2", 0 0, L_0x561b28271200;  1 drivers
v0x561b276a1e00_0 .net *"_ivl_6", 0 0, L_0x561b28271450;  1 drivers
v0x561b276a2950_0 .net *"_ivl_8", 0 0, L_0x561b282714c0;  1 drivers
v0x561b276a2a10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276a0f20_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276a0fc0_0 .net "q", 0 0, L_0x561b28271350;  alias, 1 drivers
v0x561b276a0880_0 .net "q_bar", 0 0, L_0x561b28271530;  alias, 1 drivers
v0x561b276a0940_0 .net "reset", 0 0, L_0x561b28271870;  1 drivers
v0x561b2769f430_0 .net "set", 0 0, L_0x561b282716f0;  1 drivers
S_0x561b276da9b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b276a5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28271f30 .functor AND 1, L_0x561b28271350, L_0x561b28272280, C4<1>, C4<1>;
L_0x561b28271fa0 .functor NOT 1, L_0x561b28271f30, C4<0>, C4<0>, C4<0>;
L_0x561b282720b0 .functor AND 1, L_0x561b28271530, L_0x561b28272280, C4<1>, C4<1>;
L_0x561b28272170 .functor NOT 1, L_0x561b282720b0, C4<0>, C4<0>, C4<0>;
v0x561b276d0c70_0 .net *"_ivl_0", 0 0, L_0x561b28271f30;  1 drivers
v0x561b276d0d50_0 .net *"_ivl_4", 0 0, L_0x561b282720b0;  1 drivers
v0x561b276cd0d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276cd170_0 .net "enable", 0 0, L_0x561b28272280;  1 drivers
v0x561b276ce110_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276ce1b0_0 .net "q", 0 0, L_0x561b28271b70;  alias, 1 drivers
v0x561b276ca570_0 .net "q_bar", 0 0, L_0x561b28271df0;  alias, 1 drivers
v0x561b276ca610_0 .net "reset", 0 0, L_0x561b28271530;  alias, 1 drivers
v0x561b276cb5b0_0 .net "set", 0 0, L_0x561b28271350;  alias, 1 drivers
S_0x561b276d7e50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b276da9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28271a40 .functor AND 1, L_0x561b28271fa0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28271ab0 .functor AND 1, L_0x561b28271a40, L_0x561b28271df0, C4<1>, C4<1>;
L_0x561b28271b70 .functor NOT 1, L_0x561b28271ab0, C4<0>, C4<0>, C4<0>;
L_0x561b28271c30 .functor AND 1, L_0x561b28272170, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28271ca0 .functor AND 1, L_0x561b28271c30, L_0x561b28271b70, C4<1>, C4<1>;
L_0x561b28271df0 .functor NOT 1, L_0x561b28271ca0, C4<0>, C4<0>, C4<0>;
v0x561b276d8e90_0 .net *"_ivl_0", 0 0, L_0x561b28271a40;  1 drivers
v0x561b276d8f70_0 .net *"_ivl_2", 0 0, L_0x561b28271ab0;  1 drivers
v0x561b276d52f0_0 .net *"_ivl_6", 0 0, L_0x561b28271c30;  1 drivers
v0x561b276d53b0_0 .net *"_ivl_8", 0 0, L_0x561b28271ca0;  1 drivers
v0x561b276d6330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b276d6420_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b276d2790_0 .net "q", 0 0, L_0x561b28271b70;  alias, 1 drivers
v0x561b276d2830_0 .net "q_bar", 0 0, L_0x561b28271df0;  alias, 1 drivers
v0x561b276d37d0_0 .net "reset", 0 0, L_0x561b28272170;  1 drivers
v0x561b276cfc30_0 .net "set", 0 0, L_0x561b28271fa0;  1 drivers
S_0x561b278c8f40 .scope module, "dff[4]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28272b30 .functor NOT 1, L_0x561b28276f00, C4<0>, C4<0>, C4<0>;
L_0x561b28273430 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278b33e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278b3480_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278b2d40_0 .net "d", 0 0, L_0x561b28276f00;  1 drivers
v0x561b278b2de0_0 .net "master_q", 0 0, L_0x561b282724b0;  1 drivers
v0x561b278b1840_0 .net "master_q_bar", 0 0, L_0x561b282726e0;  1 drivers
v0x561b278b1930_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278b2450_0 .net "q", 0 0, L_0x561b28272d20;  1 drivers
v0x561b278b2540_0 .net "q_bar", 0 0, L_0x561b28272fa0;  1 drivers
S_0x561b278c8050 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b278c8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282727e0 .functor AND 1, L_0x561b28276f00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282728a0 .functor NOT 1, L_0x561b282727e0, C4<0>, C4<0>, C4<0>;
L_0x561b282729b0 .functor AND 1, L_0x561b28272b30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28272a20 .functor NOT 1, L_0x561b282729b0, C4<0>, C4<0>, C4<0>;
v0x561b278c2c80_0 .net *"_ivl_0", 0 0, L_0x561b282727e0;  1 drivers
v0x561b278c2d80_0 .net *"_ivl_4", 0 0, L_0x561b282729b0;  1 drivers
v0x561b278c1180_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278c1220_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278c0ae0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278c0b80_0 .net "q", 0 0, L_0x561b282724b0;  alias, 1 drivers
v0x561b278bf5e0_0 .net "q_bar", 0 0, L_0x561b282726e0;  alias, 1 drivers
v0x561b278bf680_0 .net "reset", 0 0, L_0x561b28272b30;  1 drivers
v0x561b278c01f0_0 .net "set", 0 0, L_0x561b28276f00;  alias, 1 drivers
S_0x561b278c79b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278c8050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282722f0 .functor AND 1, L_0x561b282728a0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28272360 .functor AND 1, L_0x561b282722f0, L_0x561b282726e0, C4<1>, C4<1>;
L_0x561b282724b0 .functor NOT 1, L_0x561b28272360, C4<0>, C4<0>, C4<0>;
L_0x561b282725b0 .functor AND 1, L_0x561b28272a20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28272620 .functor AND 1, L_0x561b282725b0, L_0x561b282724b0, C4<1>, C4<1>;
L_0x561b282726e0 .functor NOT 1, L_0x561b28272620, C4<0>, C4<0>, C4<0>;
v0x561b278c6550_0 .net *"_ivl_0", 0 0, L_0x561b282722f0;  1 drivers
v0x561b278c70c0_0 .net *"_ivl_2", 0 0, L_0x561b28272360;  1 drivers
v0x561b278c71a0_0 .net *"_ivl_6", 0 0, L_0x561b282725b0;  1 drivers
v0x561b278c4de0_0 .net *"_ivl_8", 0 0, L_0x561b28272620;  1 drivers
v0x561b278c4ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278c3c10_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278c3cb0_0 .net "q", 0 0, L_0x561b282724b0;  alias, 1 drivers
v0x561b278c3570_0 .net "q_bar", 0 0, L_0x561b282726e0;  alias, 1 drivers
v0x561b278c3630_0 .net "reset", 0 0, L_0x561b28272a20;  1 drivers
v0x561b278c2120_0 .net "set", 0 0, L_0x561b282728a0;  1 drivers
S_0x561b278bdf10 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b278c8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282730e0 .functor AND 1, L_0x561b282724b0, L_0x561b28273430, C4<1>, C4<1>;
L_0x561b28273150 .functor NOT 1, L_0x561b282730e0, C4<0>, C4<0>, C4<0>;
L_0x561b28273260 .functor AND 1, L_0x561b282726e0, L_0x561b28273430, C4<1>, C4<1>;
L_0x561b28273320 .functor NOT 1, L_0x561b28273260, C4<0>, C4<0>, C4<0>;
v0x561b278b7040_0 .net *"_ivl_0", 0 0, L_0x561b282730e0;  1 drivers
v0x561b278b7120_0 .net *"_ivl_4", 0 0, L_0x561b28273260;  1 drivers
v0x561b278b5e70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278b5f10_0 .net "enable", 0 0, L_0x561b28273430;  1 drivers
v0x561b278b57d0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278b5870_0 .net "q", 0 0, L_0x561b28272d20;  alias, 1 drivers
v0x561b278b42d0_0 .net "q_bar", 0 0, L_0x561b28272fa0;  alias, 1 drivers
v0x561b278b4370_0 .net "reset", 0 0, L_0x561b282726e0;  alias, 1 drivers
v0x561b278b4ee0_0 .net "set", 0 0, L_0x561b282724b0;  alias, 1 drivers
S_0x561b278bc6a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278bdf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28272bf0 .functor AND 1, L_0x561b28273150, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28272c60 .functor AND 1, L_0x561b28272bf0, L_0x561b28272fa0, C4<1>, C4<1>;
L_0x561b28272d20 .functor NOT 1, L_0x561b28272c60, C4<0>, C4<0>, C4<0>;
L_0x561b28272de0 .functor AND 1, L_0x561b28273320, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28272e50 .functor AND 1, L_0x561b28272de0, L_0x561b28272d20, C4<1>, C4<1>;
L_0x561b28272fa0 .functor NOT 1, L_0x561b28272e50, C4<0>, C4<0>, C4<0>;
v0x561b278bb1a0_0 .net *"_ivl_0", 0 0, L_0x561b28272bf0;  1 drivers
v0x561b278bb280_0 .net *"_ivl_2", 0 0, L_0x561b28272c60;  1 drivers
v0x561b278bbdb0_0 .net *"_ivl_6", 0 0, L_0x561b28272de0;  1 drivers
v0x561b278bbe70_0 .net *"_ivl_8", 0 0, L_0x561b28272e50;  1 drivers
v0x561b278ba2b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278ba3a0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278b9c10_0 .net "q", 0 0, L_0x561b28272d20;  alias, 1 drivers
v0x561b278b9cb0_0 .net "q_bar", 0 0, L_0x561b28272fa0;  alias, 1 drivers
v0x561b278b8710_0 .net "reset", 0 0, L_0x561b28273320;  1 drivers
v0x561b278b9320_0 .net "set", 0 0, L_0x561b28273150;  1 drivers
S_0x561b278b0170 .scope module, "dff[5]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28273ce0 .functor NOT 1, L_0x561b28277030, C4<0>, C4<0>, C4<0>;
L_0x561b282745e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27899c90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27899d50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27898790_0 .net "d", 0 0, L_0x561b28277030;  1 drivers
v0x561b27898830_0 .net "master_q", 0 0, L_0x561b28273660;  1 drivers
v0x561b278993a0_0 .net "master_q_bar", 0 0, L_0x561b28273890;  1 drivers
v0x561b27899490_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278978a0_0 .net "q", 0 0, L_0x561b28273ed0;  1 drivers
v0x561b27897990_0 .net "q_bar", 0 0, L_0x561b28274150;  1 drivers
S_0x561b278ae900 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b278b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28273990 .functor AND 1, L_0x561b28277030, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28273a50 .functor NOT 1, L_0x561b28273990, C4<0>, C4<0>, C4<0>;
L_0x561b28273b60 .functor AND 1, L_0x561b28273ce0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28273bd0 .functor NOT 1, L_0x561b28273b60, C4<0>, C4<0>, C4<0>;
v0x561b278a80d0_0 .net *"_ivl_0", 0 0, L_0x561b28273990;  1 drivers
v0x561b278a81d0_0 .net *"_ivl_4", 0 0, L_0x561b28273b60;  1 drivers
v0x561b278a7a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278a7ad0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278a6530_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278a65d0_0 .net "q", 0 0, L_0x561b28273660;  alias, 1 drivers
v0x561b278a7140_0 .net "q_bar", 0 0, L_0x561b28273890;  alias, 1 drivers
v0x561b278a71e0_0 .net "reset", 0 0, L_0x561b28273ce0;  1 drivers
v0x561b278a5640_0 .net "set", 0 0, L_0x561b28277030;  alias, 1 drivers
S_0x561b278ad400 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278ae900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282734a0 .functor AND 1, L_0x561b28273a50, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28273510 .functor AND 1, L_0x561b282734a0, L_0x561b28273890, C4<1>, C4<1>;
L_0x561b28273660 .functor NOT 1, L_0x561b28273510, C4<0>, C4<0>, C4<0>;
L_0x561b28273760 .functor AND 1, L_0x561b28273bd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282737d0 .functor AND 1, L_0x561b28273760, L_0x561b28273660, C4<1>, C4<1>;
L_0x561b28273890 .functor NOT 1, L_0x561b282737d0, C4<0>, C4<0>, C4<0>;
v0x561b278ae0b0_0 .net *"_ivl_0", 0 0, L_0x561b282734a0;  1 drivers
v0x561b278ac510_0 .net *"_ivl_2", 0 0, L_0x561b28273510;  1 drivers
v0x561b278ac5d0_0 .net *"_ivl_6", 0 0, L_0x561b28273760;  1 drivers
v0x561b278abe70_0 .net *"_ivl_8", 0 0, L_0x561b282737d0;  1 drivers
v0x561b278abf30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278aa970_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278aaa10_0 .net "q", 0 0, L_0x561b28273660;  alias, 1 drivers
v0x561b278ab580_0 .net "q_bar", 0 0, L_0x561b28273890;  alias, 1 drivers
v0x561b278ab640_0 .net "reset", 0 0, L_0x561b28273bd0;  1 drivers
v0x561b278a9350_0 .net "set", 0 0, L_0x561b28273a50;  1 drivers
S_0x561b278a4fa0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b278b0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28274290 .functor AND 1, L_0x561b28273660, L_0x561b282745e0, C4<1>, C4<1>;
L_0x561b28274300 .functor NOT 1, L_0x561b28274290, C4<0>, C4<0>, C4<0>;
L_0x561b28274410 .functor AND 1, L_0x561b28273890, L_0x561b282745e0, C4<1>, C4<1>;
L_0x561b282744d0 .functor NOT 1, L_0x561b28274410, C4<0>, C4<0>, C4<0>;
v0x561b2789e0d0_0 .net *"_ivl_0", 0 0, L_0x561b28274290;  1 drivers
v0x561b2789e1b0_0 .net *"_ivl_4", 0 0, L_0x561b28274410;  1 drivers
v0x561b2789cbd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2789cc70_0 .net "enable", 0 0, L_0x561b282745e0;  1 drivers
v0x561b2789d7e0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2789d880_0 .net "q", 0 0, L_0x561b28273ed0;  alias, 1 drivers
v0x561b2789b500_0 .net "q_bar", 0 0, L_0x561b28274150;  alias, 1 drivers
v0x561b2789b5a0_0 .net "reset", 0 0, L_0x561b28273890;  alias, 1 drivers
v0x561b2789a330_0 .net "set", 0 0, L_0x561b28273660;  alias, 1 drivers
S_0x561b278a46b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278a4fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28273da0 .functor AND 1, L_0x561b28274300, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28273e10 .functor AND 1, L_0x561b28273da0, L_0x561b28274150, C4<1>, C4<1>;
L_0x561b28273ed0 .functor NOT 1, L_0x561b28273e10, C4<0>, C4<0>, C4<0>;
L_0x561b28273f90 .functor AND 1, L_0x561b282744d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28274000 .functor AND 1, L_0x561b28273f90, L_0x561b28273ed0, C4<1>, C4<1>;
L_0x561b28274150 .functor NOT 1, L_0x561b28274000, C4<0>, C4<0>, C4<0>;
v0x561b278a23d0_0 .net *"_ivl_0", 0 0, L_0x561b28273da0;  1 drivers
v0x561b278a24d0_0 .net *"_ivl_2", 0 0, L_0x561b28273e10;  1 drivers
v0x561b278a1200_0 .net *"_ivl_6", 0 0, L_0x561b28273f90;  1 drivers
v0x561b278a12c0_0 .net *"_ivl_8", 0 0, L_0x561b28274000;  1 drivers
v0x561b278a0b60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278a0c50_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2789f660_0 .net "q", 0 0, L_0x561b28273ed0;  alias, 1 drivers
v0x561b2789f720_0 .net "q_bar", 0 0, L_0x561b28274150;  alias, 1 drivers
v0x561b278a0270_0 .net "reset", 0 0, L_0x561b282744d0;  1 drivers
v0x561b2789e770_0 .net "set", 0 0, L_0x561b28274300;  1 drivers
S_0x561b27897200 .scope module, "dff[6]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28274e90 .functor NOT 1, L_0x561b282771a0, C4<0>, C4<0>, C4<0>;
L_0x561b28275790 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27880920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278809e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27881530_0 .net "d", 0 0, L_0x561b282771a0;  1 drivers
v0x561b278815d0_0 .net "master_q", 0 0, L_0x561b28274810;  1 drivers
v0x561b2787f250_0 .net "master_q_bar", 0 0, L_0x561b28274a40;  1 drivers
v0x561b2787f340_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2787e080_0 .net "q", 0 0, L_0x561b28275080;  1 drivers
v0x561b2787e170_0 .net "q_bar", 0 0, L_0x561b28275300;  1 drivers
S_0x561b27896940 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27897200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28274b40 .functor AND 1, L_0x561b282771a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28274c00 .functor NOT 1, L_0x561b28274b40, C4<0>, C4<0>, C4<0>;
L_0x561b28274d10 .functor AND 1, L_0x561b28274e90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28274d80 .functor NOT 1, L_0x561b28274d10, C4<0>, C4<0>, C4<0>;
v0x561b2788e6c0_0 .net *"_ivl_0", 0 0, L_0x561b28274b40;  1 drivers
v0x561b2788e7c0_0 .net *"_ivl_4", 0 0, L_0x561b28274d10;  1 drivers
v0x561b2788f2d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2788f370_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2788cff0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2788d090_0 .net "q", 0 0, L_0x561b28274810;  alias, 1 drivers
v0x561b2788be20_0 .net "q_bar", 0 0, L_0x561b28274a40;  alias, 1 drivers
v0x561b2788bec0_0 .net "reset", 0 0, L_0x561b28274e90;  1 drivers
v0x561b2788b780_0 .net "set", 0 0, L_0x561b282771a0;  alias, 1 drivers
S_0x561b27893ec0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27896940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28274650 .functor AND 1, L_0x561b28274c00, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b282746c0 .functor AND 1, L_0x561b28274650, L_0x561b28274a40, C4<1>, C4<1>;
L_0x561b28274810 .functor NOT 1, L_0x561b282746c0, C4<0>, C4<0>, C4<0>;
L_0x561b28274910 .functor AND 1, L_0x561b28274d80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28274980 .functor AND 1, L_0x561b28274910, L_0x561b28274810, C4<1>, C4<1>;
L_0x561b28274a40 .functor NOT 1, L_0x561b28274980, C4<0>, C4<0>, C4<0>;
v0x561b27892d90_0 .net *"_ivl_0", 0 0, L_0x561b28274650;  1 drivers
v0x561b27892650_0 .net *"_ivl_2", 0 0, L_0x561b282746c0;  1 drivers
v0x561b27892710_0 .net *"_ivl_6", 0 0, L_0x561b28274910;  1 drivers
v0x561b27891150_0 .net *"_ivl_8", 0 0, L_0x561b28274980;  1 drivers
v0x561b27891210_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27891d60_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b27891e00_0 .net "q", 0 0, L_0x561b28274810;  alias, 1 drivers
v0x561b27890260_0 .net "q_bar", 0 0, L_0x561b28274a40;  alias, 1 drivers
v0x561b27890320_0 .net "reset", 0 0, L_0x561b28274d80;  1 drivers
v0x561b2788fc70_0 .net "set", 0 0, L_0x561b28274c00;  1 drivers
S_0x561b2788a280 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27897200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28275440 .functor AND 1, L_0x561b28274810, L_0x561b28275790, C4<1>, C4<1>;
L_0x561b282754b0 .functor NOT 1, L_0x561b28275440, C4<0>, C4<0>, C4<0>;
L_0x561b282755c0 .functor AND 1, L_0x561b28274a40, L_0x561b28275790, C4<1>, C4<1>;
L_0x561b28275680 .functor NOT 1, L_0x561b282755c0, C4<0>, C4<0>, C4<0>;
v0x561b278848b0_0 .net *"_ivl_0", 0 0, L_0x561b28275440;  1 drivers
v0x561b278849b0_0 .net *"_ivl_4", 0 0, L_0x561b282755c0;  1 drivers
v0x561b278833b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27883450_0 .net "enable", 0 0, L_0x561b28275790;  1 drivers
v0x561b27883fc0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b27884060_0 .net "q", 0 0, L_0x561b28275080;  alias, 1 drivers
v0x561b278824c0_0 .net "q_bar", 0 0, L_0x561b28275300;  alias, 1 drivers
v0x561b27882590_0 .net "reset", 0 0, L_0x561b28274a40;  alias, 1 drivers
v0x561b27881e20_0 .net "set", 0 0, L_0x561b28274810;  alias, 1 drivers
S_0x561b27889390 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2788a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28274f50 .functor AND 1, L_0x561b282754b0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28274fc0 .functor AND 1, L_0x561b28274f50, L_0x561b28275300, C4<1>, C4<1>;
L_0x561b28275080 .functor NOT 1, L_0x561b28274fc0, C4<0>, C4<0>, C4<0>;
L_0x561b28275140 .functor AND 1, L_0x561b28275680, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282751b0 .functor AND 1, L_0x561b28275140, L_0x561b28275080, C4<1>, C4<1>;
L_0x561b28275300 .functor NOT 1, L_0x561b282751b0, C4<0>, C4<0>, C4<0>;
v0x561b27888cf0_0 .net *"_ivl_0", 0 0, L_0x561b28274f50;  1 drivers
v0x561b27888dd0_0 .net *"_ivl_2", 0 0, L_0x561b28274fc0;  1 drivers
v0x561b278877f0_0 .net *"_ivl_6", 0 0, L_0x561b28275140;  1 drivers
v0x561b278878b0_0 .net *"_ivl_8", 0 0, L_0x561b282751b0;  1 drivers
v0x561b27888400_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278884f0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b26fa9df0_0 .net "q", 0 0, L_0x561b28275080;  alias, 1 drivers
v0x561b27886120_0 .net "q_bar", 0 0, L_0x561b28275300;  alias, 1 drivers
v0x561b278861e0_0 .net "reset", 0 0, L_0x561b28275680;  1 drivers
v0x561b27885000_0 .net "set", 0 0, L_0x561b282754b0;  1 drivers
S_0x561b2787d9e0 .scope module, "dff[7]" "d_ff" 10 8, 5 2 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28276040 .functor NOT 1, L_0x561b282773e0, C4<0>, C4<0>, C4<0>;
L_0x561b28276940 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27866980_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27866a40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b278662e0_0 .net "d", 0 0, L_0x561b282773e0;  1 drivers
v0x561b27866380_0 .net "master_q", 0 0, L_0x561b282759c0;  1 drivers
v0x561b27864de0_0 .net "master_q_bar", 0 0, L_0x561b28275bf0;  1 drivers
v0x561b27864ed0_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278659f0_0 .net "q", 0 0, L_0x561b28276230;  1 drivers
v0x561b27865ae0_0 .net "q_bar", 0 0, L_0x561b282764b0;  1 drivers
S_0x561b2787d0f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2787d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28275cf0 .functor AND 1, L_0x561b282773e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28275db0 .functor NOT 1, L_0x561b28275cf0, C4<0>, C4<0>, C4<0>;
L_0x561b28275ec0 .functor AND 1, L_0x561b28276040, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28275f30 .functor NOT 1, L_0x561b28275ec0, C4<0>, C4<0>, C4<0>;
v0x561b27876220_0 .net *"_ivl_0", 0 0, L_0x561b28275cf0;  1 drivers
v0x561b27876320_0 .net *"_ivl_4", 0 0, L_0x561b28275ec0;  1 drivers
v0x561b27874720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278747c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27874080_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b27874120_0 .net "q", 0 0, L_0x561b282759c0;  alias, 1 drivers
v0x561b27872b80_0 .net "q_bar", 0 0, L_0x561b28275bf0;  alias, 1 drivers
v0x561b27872c20_0 .net "reset", 0 0, L_0x561b28276040;  1 drivers
v0x561b27873790_0 .net "set", 0 0, L_0x561b282773e0;  alias, 1 drivers
S_0x561b2787af50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2787d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28275800 .functor AND 1, L_0x561b28275db0, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28275870 .functor AND 1, L_0x561b28275800, L_0x561b28275bf0, C4<1>, C4<1>;
L_0x561b282759c0 .functor NOT 1, L_0x561b28275870, C4<0>, C4<0>, C4<0>;
L_0x561b28275ac0 .functor AND 1, L_0x561b28275f30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28275b30 .functor AND 1, L_0x561b28275ac0, L_0x561b282759c0, C4<1>, C4<1>;
L_0x561b28275bf0 .functor NOT 1, L_0x561b28275b30, C4<0>, C4<0>, C4<0>;
v0x561b27879a50_0 .net *"_ivl_0", 0 0, L_0x561b28275800;  1 drivers
v0x561b27879b10_0 .net *"_ivl_2", 0 0, L_0x561b28275870;  1 drivers
v0x561b2787a660_0 .net *"_ivl_6", 0 0, L_0x561b28275ac0;  1 drivers
v0x561b2787a720_0 .net *"_ivl_8", 0 0, L_0x561b28275b30;  1 drivers
v0x561b27878380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27878420_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b278771b0_0 .net "q", 0 0, L_0x561b282759c0;  alias, 1 drivers
v0x561b27877270_0 .net "q_bar", 0 0, L_0x561b28275bf0;  alias, 1 drivers
v0x561b27876b10_0 .net "reset", 0 0, L_0x561b28275f30;  1 drivers
v0x561b27875610_0 .net "set", 0 0, L_0x561b28275db0;  1 drivers
S_0x561b278714b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2787d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282765f0 .functor AND 1, L_0x561b282759c0, L_0x561b28276940, C4<1>, C4<1>;
L_0x561b28276660 .functor NOT 1, L_0x561b282765f0, C4<0>, C4<0>, C4<0>;
L_0x561b28276770 .functor AND 1, L_0x561b28275bf0, L_0x561b28276940, C4<1>, C4<1>;
L_0x561b28276830 .functor NOT 1, L_0x561b28276770, C4<0>, C4<0>, C4<0>;
v0x561b2786a5e0_0 .net *"_ivl_0", 0 0, L_0x561b282765f0;  1 drivers
v0x561b2786a6e0_0 .net *"_ivl_4", 0 0, L_0x561b28276770;  1 drivers
v0x561b27869410_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b278694b0_0 .net "enable", 0 0, L_0x561b28276940;  1 drivers
v0x561b27868d70_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b27868e10_0 .net "q", 0 0, L_0x561b28276230;  alias, 1 drivers
v0x561b27867870_0 .net "q_bar", 0 0, L_0x561b282764b0;  alias, 1 drivers
v0x561b27867940_0 .net "reset", 0 0, L_0x561b28275bf0;  alias, 1 drivers
v0x561b27868480_0 .net "set", 0 0, L_0x561b282759c0;  alias, 1 drivers
S_0x561b2786fc40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278714b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28276100 .functor AND 1, L_0x561b28276660, L_0x7fcde057f498, C4<1>, C4<1>;
L_0x561b28276170 .functor AND 1, L_0x561b28276100, L_0x561b282764b0, C4<1>, C4<1>;
L_0x561b28276230 .functor NOT 1, L_0x561b28276170, C4<0>, C4<0>, C4<0>;
L_0x561b282762f0 .functor AND 1, L_0x561b28276830, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28276360 .functor AND 1, L_0x561b282762f0, L_0x561b28276230, C4<1>, C4<1>;
L_0x561b282764b0 .functor NOT 1, L_0x561b28276360, C4<0>, C4<0>, C4<0>;
v0x561b2786e740_0 .net *"_ivl_0", 0 0, L_0x561b28276100;  1 drivers
v0x561b2786e840_0 .net *"_ivl_2", 0 0, L_0x561b28276170;  1 drivers
v0x561b2786f350_0 .net *"_ivl_6", 0 0, L_0x561b282762f0;  1 drivers
v0x561b2786f410_0 .net *"_ivl_8", 0 0, L_0x561b28276360;  1 drivers
v0x561b2786d850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2786d940_0 .net "preset", 0 0, L_0x7fcde057f498;  alias, 1 drivers
v0x561b2786d1b0_0 .net "q", 0 0, L_0x561b28276230;  alias, 1 drivers
v0x561b2786d270_0 .net "q_bar", 0 0, L_0x561b282764b0;  alias, 1 drivers
v0x561b2786bcb0_0 .net "reset", 0 0, L_0x561b28276830;  1 drivers
v0x561b2786c8c0_0 .net "set", 0 0, L_0x561b28276660;  1 drivers
S_0x561b27863710 .scope module, "mux0" "byte_mux" 10 24, 11 5 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
L_0x7fcde057f570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b27986970_0 .net "a", 7 0, L_0x7fcde057f570;  1 drivers
v0x561b27986a70_0 .net "b", 7 0, L_0x561b2827b480;  alias, 1 drivers
v0x561b27987580_0 .net "out", 7 0, L_0x561b2827e220;  alias, 1 drivers
v0x561b27987650_0 .net "sel", 0 0, L_0x561b2827e590;  1 drivers
L_0x561b2827d070 .part L_0x7fcde057f570, 0, 1;
L_0x561b2827d160 .part L_0x7fcde057f570, 1, 1;
L_0x561b2827d2a0 .part L_0x7fcde057f570, 2, 1;
L_0x561b2827d390 .part L_0x7fcde057f570, 3, 1;
L_0x561b2827d4b0 .part L_0x7fcde057f570, 4, 1;
L_0x561b2827d550 .part L_0x7fcde057f570, 5, 1;
L_0x561b2827d680 .part L_0x7fcde057f570, 6, 1;
L_0x561b2827d770 .part L_0x7fcde057f570, 7, 1;
L_0x561b2827d8b0 .part L_0x561b2827b480, 0, 1;
L_0x561b2827d9a0 .part L_0x561b2827b480, 1, 1;
L_0x561b2827da40 .part L_0x561b2827b480, 2, 1;
L_0x561b2827dae0 .part L_0x561b2827b480, 3, 1;
L_0x561b2827dc40 .part L_0x561b2827b480, 4, 1;
L_0x561b2827de40 .part L_0x561b2827b480, 5, 1;
L_0x561b2827dfb0 .part L_0x561b2827b480, 6, 1;
L_0x561b2827e0a0 .part L_0x561b2827b480, 7, 1;
LS_0x561b2827e220_0_0 .concat [ 1 1 1 1], L_0x561b2827b9c0, L_0x561b2827bc70, L_0x561b2827bf20, L_0x561b2827c1d0;
LS_0x561b2827e220_0_4 .concat [ 1 1 1 1], L_0x561b2827c4b0, L_0x561b2827c820, L_0x561b2827cb90, L_0x561b2827cf00;
L_0x561b2827e220 .concat [ 4 4 0 0], LS_0x561b2827e220_0_0, LS_0x561b2827e220_0_4;
S_0x561b27862540 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827b820 .functor AND 1, L_0x561b2827e590, L_0x561b2827d070, C4<1>, C4<1>;
L_0x561b2827b890 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827b900 .functor AND 1, L_0x561b2827b890, L_0x561b2827d8b0, C4<1>, C4<1>;
L_0x561b2827b9c0 .functor OR 1, L_0x561b2827b820, L_0x561b2827b900, C4<0>, C4<0>;
v0x561b27861ea0_0 .net *"_ivl_0", 0 0, L_0x561b2827b820;  1 drivers
v0x561b27861f80_0 .net *"_ivl_2", 0 0, L_0x561b2827b890;  1 drivers
v0x561b278609a0_0 .net *"_ivl_4", 0 0, L_0x561b2827b900;  1 drivers
v0x561b27860a60_0 .net "a", 0 0, L_0x561b2827d070;  1 drivers
v0x561b278615b0_0 .net "b", 0 0, L_0x561b2827d8b0;  1 drivers
v0x561b278616a0_0 .net "out", 0 0, L_0x561b2827b9c0;  1 drivers
v0x561b2785fab0_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b2785f410 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827bad0 .functor AND 1, L_0x561b2827e590, L_0x561b2827d160, C4<1>, C4<1>;
L_0x561b2827bb40 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827bbb0 .functor AND 1, L_0x561b2827bb40, L_0x561b2827d9a0, C4<1>, C4<1>;
L_0x561b2827bc70 .functor OR 1, L_0x561b2827bad0, L_0x561b2827bbb0, C4<0>, C4<0>;
v0x561b2785e120_0 .net *"_ivl_0", 0 0, L_0x561b2827bad0;  1 drivers
v0x561b2785e200_0 .net *"_ivl_2", 0 0, L_0x561b2827bb40;  1 drivers
v0x561b2785eb20_0 .net *"_ivl_4", 0 0, L_0x561b2827bbb0;  1 drivers
v0x561b2785ec10_0 .net "a", 0 0, L_0x561b2827d160;  1 drivers
v0x561b279c7fc0_0 .net "b", 0 0, L_0x561b2827d9a0;  1 drivers
v0x561b279c9000_0 .net "out", 0 0, L_0x561b2827bc70;  1 drivers
v0x561b279c90c0_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279c5460 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827bd80 .functor AND 1, L_0x561b2827e590, L_0x561b2827d2a0, C4<1>, C4<1>;
L_0x561b2827bdf0 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827be60 .functor AND 1, L_0x561b2827bdf0, L_0x561b2827da40, C4<1>, C4<1>;
L_0x561b2827bf20 .functor OR 1, L_0x561b2827bd80, L_0x561b2827be60, C4<0>, C4<0>;
v0x561b279c64a0_0 .net *"_ivl_0", 0 0, L_0x561b2827bd80;  1 drivers
v0x561b279c6580_0 .net *"_ivl_2", 0 0, L_0x561b2827bdf0;  1 drivers
v0x561b279c2900_0 .net *"_ivl_4", 0 0, L_0x561b2827be60;  1 drivers
v0x561b279c29f0_0 .net "a", 0 0, L_0x561b2827d2a0;  1 drivers
v0x561b279c3940_0 .net "b", 0 0, L_0x561b2827da40;  1 drivers
v0x561b279bfda0_0 .net "out", 0 0, L_0x561b2827bf20;  1 drivers
v0x561b279bfe60_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279c0de0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827c030 .functor AND 1, L_0x561b2827e590, L_0x561b2827d390, C4<1>, C4<1>;
L_0x561b2827c0a0 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827c110 .functor AND 1, L_0x561b2827c0a0, L_0x561b2827dae0, C4<1>, C4<1>;
L_0x561b2827c1d0 .functor OR 1, L_0x561b2827c030, L_0x561b2827c110, C4<0>, C4<0>;
v0x561b279bd240_0 .net *"_ivl_0", 0 0, L_0x561b2827c030;  1 drivers
v0x561b279bd340_0 .net *"_ivl_2", 0 0, L_0x561b2827c0a0;  1 drivers
v0x561b279be2c0_0 .net *"_ivl_4", 0 0, L_0x561b2827c110;  1 drivers
v0x561b279be380_0 .net "a", 0 0, L_0x561b2827d390;  1 drivers
v0x561b279ba700_0 .net "b", 0 0, L_0x561b2827dae0;  1 drivers
v0x561b279bb720_0 .net "out", 0 0, L_0x561b2827c1d0;  1 drivers
v0x561b279bb7e0_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279b7b80 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827c2e0 .functor AND 1, L_0x561b2827e590, L_0x561b2827d4b0, C4<1>, C4<1>;
L_0x561b2827c350 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827c3c0 .functor AND 1, L_0x561b2827c350, L_0x561b2827dc40, C4<1>, C4<1>;
L_0x561b2827c4b0 .functor OR 1, L_0x561b2827c2e0, L_0x561b2827c3c0, C4<0>, C4<0>;
v0x561b279b5360_0 .net *"_ivl_0", 0 0, L_0x561b2827c2e0;  1 drivers
v0x561b279b5460_0 .net *"_ivl_2", 0 0, L_0x561b2827c350;  1 drivers
v0x561b279b5fe0_0 .net *"_ivl_4", 0 0, L_0x561b2827c3c0;  1 drivers
v0x561b279b60c0_0 .net "a", 0 0, L_0x561b2827d4b0;  1 drivers
v0x561b279b26a0_0 .net "b", 0 0, L_0x561b2827dc40;  1 drivers
v0x561b279b2760_0 .net "out", 0 0, L_0x561b2827c4b0;  1 drivers
v0x561b279b36e0_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279afb40 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827c620 .functor AND 1, L_0x561b2827e590, L_0x561b2827d550, C4<1>, C4<1>;
L_0x561b2827c690 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827c730 .functor AND 1, L_0x561b2827c690, L_0x561b2827de40, C4<1>, C4<1>;
L_0x561b2827c820 .functor OR 1, L_0x561b2827c620, L_0x561b2827c730, C4<0>, C4<0>;
v0x561b279b0c60_0 .net *"_ivl_0", 0 0, L_0x561b2827c620;  1 drivers
v0x561b279ad020_0 .net *"_ivl_2", 0 0, L_0x561b2827c690;  1 drivers
v0x561b279ae020_0 .net *"_ivl_4", 0 0, L_0x561b2827c730;  1 drivers
v0x561b279ae0e0_0 .net "a", 0 0, L_0x561b2827d550;  1 drivers
v0x561b279aa480_0 .net "b", 0 0, L_0x561b2827de40;  1 drivers
v0x561b279aa570_0 .net "out", 0 0, L_0x561b2827c820;  1 drivers
v0x561b279ab4c0_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279a7920 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827c990 .functor AND 1, L_0x561b2827e590, L_0x561b2827d680, C4<1>, C4<1>;
L_0x561b2827ca00 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827caa0 .functor AND 1, L_0x561b2827ca00, L_0x561b2827dfb0, C4<1>, C4<1>;
L_0x561b2827cb90 .functor OR 1, L_0x561b2827c990, L_0x561b2827caa0, C4<0>, C4<0>;
v0x561b279a89d0_0 .net *"_ivl_0", 0 0, L_0x561b2827c990;  1 drivers
v0x561b279a4dc0_0 .net *"_ivl_2", 0 0, L_0x561b2827ca00;  1 drivers
v0x561b279a4ea0_0 .net *"_ivl_4", 0 0, L_0x561b2827caa0;  1 drivers
v0x561b279a5e00_0 .net "a", 0 0, L_0x561b2827d680;  1 drivers
v0x561b279a5ec0_0 .net "b", 0 0, L_0x561b2827dfb0;  1 drivers
v0x561b279a2260_0 .net "out", 0 0, L_0x561b2827cb90;  1 drivers
v0x561b279a2300_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b2799fbd0 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b27863710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827cd00 .functor AND 1, L_0x561b2827e590, L_0x561b2827d770, C4<1>, C4<1>;
L_0x561b2827cd70 .functor NOT 1, L_0x561b2827e590, C4<0>, C4<0>, C4<0>;
L_0x561b2827ce10 .functor AND 1, L_0x561b2827cd70, L_0x561b2827e0a0, C4<1>, C4<1>;
L_0x561b2827cf00 .functor OR 1, L_0x561b2827cd00, L_0x561b2827ce10, C4<0>, C4<0>;
v0x561b279a33a0_0 .net *"_ivl_0", 0 0, L_0x561b2827cd00;  1 drivers
v0x561b279a0860_0 .net *"_ivl_2", 0 0, L_0x561b2827cd70;  1 drivers
v0x561b279896e0_0 .net *"_ivl_4", 0 0, L_0x561b2827ce10;  1 drivers
v0x561b279897d0_0 .net "a", 0 0, L_0x561b2827d770;  1 drivers
v0x561b27988510_0 .net "b", 0 0, L_0x561b2827e0a0;  1 drivers
v0x561b27987e70_0 .net "out", 0 0, L_0x561b2827cf00;  1 drivers
v0x561b27987f30_0 .net "sel", 0 0, L_0x561b2827e590;  alias, 1 drivers
S_0x561b279853e0 .scope module, "mux1" "byte_mux" 10 31, 11 5 0, S_0x561b276f0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b279d4670_0 .net "a", 7 0, L_0x7fcde057f600;  alias, 1 drivers
v0x561b279d4750_0 .net "b", 7 0, L_0x561b2827e220;  alias, 1 drivers
v0x561b279d0ad0_0 .net "out", 7 0, L_0x561b28280fe0;  alias, 1 drivers
v0x561b279d0ba0_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
L_0x561b2827fe70 .part L_0x7fcde057f600, 0, 1;
L_0x561b2827ffb0 .part L_0x7fcde057f600, 1, 1;
L_0x561b282800a0 .part L_0x7fcde057f600, 2, 1;
L_0x561b28280190 .part L_0x7fcde057f600, 3, 1;
L_0x561b28280260 .part L_0x7fcde057f600, 4, 1;
L_0x561b28280350 .part L_0x7fcde057f600, 5, 1;
L_0x561b28280440 .part L_0x7fcde057f600, 6, 1;
L_0x561b28280530 .part L_0x7fcde057f600, 7, 1;
L_0x561b28280670 .part L_0x561b2827e220, 0, 1;
L_0x561b28280760 .part L_0x561b2827e220, 1, 1;
L_0x561b28280800 .part L_0x561b2827e220, 2, 1;
L_0x561b282808a0 .part L_0x561b2827e220, 3, 1;
L_0x561b28280a00 .part L_0x561b2827e220, 4, 1;
L_0x561b28280c00 .part L_0x561b2827e220, 5, 1;
L_0x561b28280d70 .part L_0x561b2827e220, 6, 1;
L_0x561b28280e60 .part L_0x561b2827e220, 7, 1;
LS_0x561b28280fe0_0_0 .concat [ 1 1 1 1], L_0x561b2827e760, L_0x561b2827ea10, L_0x561b2827ecc0, L_0x561b2827f180;
LS_0x561b28280fe0_0_4 .concat [ 1 1 1 1], L_0x561b2827f430, L_0x561b2827f6e0, L_0x561b2827f9c0, L_0x561b2827fd00;
L_0x561b28280fe0 .concat [ 4 4 0 0], LS_0x561b28280fe0_0_0, LS_0x561b28280fe0_0_4;
S_0x561b27983ee0 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827dbd0 .functor AND 1, L_0x7fcde057f5b8, L_0x561b2827fe70, C4<1>, C4<1>;
L_0x561b2827e630 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827e6a0 .functor AND 1, L_0x561b2827e630, L_0x561b28280670, C4<1>, C4<1>;
L_0x561b2827e760 .functor OR 1, L_0x561b2827dbd0, L_0x561b2827e6a0, C4<0>, C4<0>;
v0x561b27984b60_0 .net *"_ivl_0", 0 0, L_0x561b2827dbd0;  1 drivers
v0x561b27982540_0 .net *"_ivl_2", 0 0, L_0x561b2827e630;  1 drivers
v0x561b27982620_0 .net *"_ivl_4", 0 0, L_0x561b2827e6a0;  1 drivers
v0x561b27981370_0 .net "a", 0 0, L_0x561b2827fe70;  1 drivers
v0x561b27981430_0 .net "b", 0 0, L_0x561b28280670;  1 drivers
v0x561b27980d40_0 .net "out", 0 0, L_0x561b2827e760;  1 drivers
v0x561b2797f7d0_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b279803e0 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827e870 .functor AND 1, L_0x7fcde057f5b8, L_0x561b2827ffb0, C4<1>, C4<1>;
L_0x561b2827e8e0 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827e950 .functor AND 1, L_0x561b2827e8e0, L_0x561b28280760, C4<1>, C4<1>;
L_0x561b2827ea10 .functor OR 1, L_0x561b2827e870, L_0x561b2827e950, C4<0>, C4<0>;
v0x561b2797e8e0_0 .net *"_ivl_0", 0 0, L_0x561b2827e870;  1 drivers
v0x561b2797e9c0_0 .net *"_ivl_2", 0 0, L_0x561b2827e8e0;  1 drivers
v0x561b2797e260_0 .net *"_ivl_4", 0 0, L_0x561b2827e950;  1 drivers
v0x561b2797cd40_0 .net "a", 0 0, L_0x561b2827ffb0;  1 drivers
v0x561b2797ce00_0 .net "b", 0 0, L_0x561b28280760;  1 drivers
v0x561b2797d950_0 .net "out", 0 0, L_0x561b2827ea10;  1 drivers
v0x561b2797d9f0_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b2797b370 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827eb20 .functor AND 1, L_0x7fcde057f5b8, L_0x561b282800a0, C4<1>, C4<1>;
L_0x561b2827eb90 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827ec00 .functor AND 1, L_0x561b2827eb90, L_0x561b28280800, C4<1>, C4<1>;
L_0x561b2827ecc0 .functor OR 1, L_0x561b2827eb20, L_0x561b2827ec00, C4<0>, C4<0>;
v0x561b27979b00_0 .net *"_ivl_0", 0 0, L_0x561b2827eb20;  1 drivers
v0x561b27979be0_0 .net *"_ivl_2", 0 0, L_0x561b2827eb90;  1 drivers
v0x561b27978600_0 .net *"_ivl_4", 0 0, L_0x561b2827ec00;  1 drivers
v0x561b279786f0_0 .net "a", 0 0, L_0x561b282800a0;  1 drivers
v0x561b27979210_0 .net "b", 0 0, L_0x561b28280800;  1 drivers
v0x561b279792d0_0 .net "out", 0 0, L_0x561b2827ecc0;  1 drivers
v0x561b27977710_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b27977070 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827edd0 .functor AND 1, L_0x7fcde057f5b8, L_0x561b28280190, C4<1>, C4<1>;
L_0x561b2827f050 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827f0c0 .functor AND 1, L_0x561b2827f050, L_0x561b282808a0, C4<1>, C4<1>;
L_0x561b2827f180 .functor OR 1, L_0x561b2827edd0, L_0x561b2827f0c0, C4<0>, C4<0>;
v0x561b27975de0_0 .net *"_ivl_0", 0 0, L_0x561b2827edd0;  1 drivers
v0x561b27976780_0 .net *"_ivl_2", 0 0, L_0x561b2827f050;  1 drivers
v0x561b27976860_0 .net *"_ivl_4", 0 0, L_0x561b2827f0c0;  1 drivers
v0x561b279f3cd0_0 .net "a", 0 0, L_0x561b28280190;  1 drivers
v0x561b279f3d90_0 .net "b", 0 0, L_0x561b282808a0;  1 drivers
v0x561b279f4d80_0 .net "out", 0 0, L_0x561b2827f180;  1 drivers
v0x561b279f1170_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b279f21b0 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827f290 .functor AND 1, L_0x7fcde057f5b8, L_0x561b28280260, C4<1>, C4<1>;
L_0x561b2827f300 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827f370 .functor AND 1, L_0x561b2827f300, L_0x561b28280a00, C4<1>, C4<1>;
L_0x561b2827f430 .functor OR 1, L_0x561b2827f290, L_0x561b2827f370, C4<0>, C4<0>;
v0x561b279ee680_0 .net *"_ivl_0", 0 0, L_0x561b2827f290;  1 drivers
v0x561b279ef650_0 .net *"_ivl_2", 0 0, L_0x561b2827f300;  1 drivers
v0x561b279ef730_0 .net *"_ivl_4", 0 0, L_0x561b2827f370;  1 drivers
v0x561b279ebab0_0 .net "a", 0 0, L_0x561b28280260;  1 drivers
v0x561b279ebb70_0 .net "b", 0 0, L_0x561b28280a00;  1 drivers
v0x561b279ecb60_0 .net "out", 0 0, L_0x561b2827f430;  1 drivers
v0x561b279e8f50_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b279e9f90 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827f540 .functor AND 1, L_0x7fcde057f5b8, L_0x561b28280350, C4<1>, C4<1>;
L_0x561b2827f5b0 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827f620 .functor AND 1, L_0x561b2827f5b0, L_0x561b28280c00, C4<1>, C4<1>;
L_0x561b2827f6e0 .functor OR 1, L_0x561b2827f540, L_0x561b2827f620, C4<0>, C4<0>;
v0x561b279e63f0_0 .net *"_ivl_0", 0 0, L_0x561b2827f540;  1 drivers
v0x561b279e64f0_0 .net *"_ivl_2", 0 0, L_0x561b2827f5b0;  1 drivers
v0x561b279e7430_0 .net *"_ivl_4", 0 0, L_0x561b2827f620;  1 drivers
v0x561b279e7520_0 .net "a", 0 0, L_0x561b28280350;  1 drivers
v0x561b279e3890_0 .net "b", 0 0, L_0x561b28280c00;  1 drivers
v0x561b279e3980_0 .net "out", 0 0, L_0x561b2827f6e0;  1 drivers
v0x561b279e48d0_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b279e1070 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827f820 .functor AND 1, L_0x7fcde057f5b8, L_0x561b28280440, C4<1>, C4<1>;
L_0x561b2827f890 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827f900 .functor AND 1, L_0x561b2827f890, L_0x561b28280d70, C4<1>, C4<1>;
L_0x561b2827f9c0 .functor OR 1, L_0x561b2827f820, L_0x561b2827f900, C4<0>, C4<0>;
v0x561b279e1d60_0 .net *"_ivl_0", 0 0, L_0x561b2827f820;  1 drivers
v0x561b279de3b0_0 .net *"_ivl_2", 0 0, L_0x561b2827f890;  1 drivers
v0x561b279de490_0 .net *"_ivl_4", 0 0, L_0x561b2827f900;  1 drivers
v0x561b279df3f0_0 .net "a", 0 0, L_0x561b28280440;  1 drivers
v0x561b279df4b0_0 .net "b", 0 0, L_0x561b28280d70;  1 drivers
v0x561b279db850_0 .net "out", 0 0, L_0x561b2827f9c0;  1 drivers
v0x561b279db910_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b279dc890 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b279853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2827fb00 .functor AND 1, L_0x7fcde057f5b8, L_0x561b28280530, C4<1>, C4<1>;
L_0x561b2827fb70 .functor NOT 1, L_0x7fcde057f5b8, C4<0>, C4<0>, C4<0>;
L_0x561b2827fc10 .functor AND 1, L_0x561b2827fb70, L_0x561b28280e60, C4<1>, C4<1>;
L_0x561b2827fd00 .functor OR 1, L_0x561b2827fb00, L_0x561b2827fc10, C4<0>, C4<0>;
v0x561b279d8dd0_0 .net *"_ivl_0", 0 0, L_0x561b2827fb00;  1 drivers
v0x561b279d9d70_0 .net *"_ivl_2", 0 0, L_0x561b2827fb70;  1 drivers
v0x561b279d6190_0 .net *"_ivl_4", 0 0, L_0x561b2827fc10;  1 drivers
v0x561b279d6280_0 .net "a", 0 0, L_0x561b28280530;  1 drivers
v0x561b279d71d0_0 .net "b", 0 0, L_0x561b28280e60;  1 drivers
v0x561b279d3630_0 .net "out", 0 0, L_0x561b2827fd00;  1 drivers
v0x561b279d36f0_0 .net "sel", 0 0, L_0x7fcde057f5b8;  alias, 1 drivers
S_0x561b27972260 .scope module, "instruction_limit_reg" "byte_register" 3 355, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b279663e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279664a0_0 .net "data", 7 0, v0x561b282574b0_0;  1 drivers
v0x561b2795f510_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
L_0x7fcde057fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27958640_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  1 drivers
v0x561b27951770_0 .net "out", 7 0, L_0x561b28296af0;  alias, 1 drivers
v0x561b27951830_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282962a0 .part v0x561b282574b0_0, 0, 1;
L_0x561b28296390 .part v0x561b282574b0_0, 1, 1;
L_0x561b28296510 .part v0x561b282574b0_0, 2, 1;
L_0x561b282965b0 .part v0x561b282574b0_0, 3, 1;
L_0x561b282966a0 .part v0x561b282574b0_0, 4, 1;
L_0x561b28296790 .part v0x561b282574b0_0, 5, 1;
L_0x561b282968c0 .part v0x561b282574b0_0, 6, 1;
L_0x561b282969b0 .part v0x561b282574b0_0, 7, 1;
LS_0x561b28296af0_0_0 .concat [ 1 1 1 1], L_0x561b2840b880, L_0x561b2840b960, L_0x561b2840ba40, L_0x561b2840bb20;
LS_0x561b28296af0_0_4 .concat [ 1 1 1 1], L_0x561b2840bc00, L_0x561b2840bce0, L_0x561b2840bdc0, L_0x561b2840bea0;
L_0x561b28296af0 .concat [ 4 4 0 0], LS_0x561b28296af0_0_0, LS_0x561b28296af0_0_4;
S_0x561b27971970 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2828cef0 .functor AND 1, L_0x561b28259cd0, L_0x561b282962a0, C4<1>, C4<1>;
L_0x561b2828cf60 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b2828cfd0 .functor AND 1, L_0x561b2828cf60, L_0x561b2828c770, C4<1>, C4<1>;
L_0x561b2828d090 .functor OR 1, L_0x561b2828cef0, L_0x561b2828cfd0, C4<0>, C4<0>;
L_0x561b2840b880 .functor BUFT 1, L_0x561b2828c770, C4<0>, C4<0>, C4<0>;
v0x561b27954330_0 .net *"_ivl_4", 0 0, L_0x561b2828cef0;  1 drivers
v0x561b27954430_0 .net *"_ivl_6", 0 0, L_0x561b2828cf60;  1 drivers
v0x561b27953c90_0 .net *"_ivl_8", 0 0, L_0x561b2828cfd0;  1 drivers
v0x561b27953d30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27952790_0 .net "data", 0 0, L_0x561b282962a0;  1 drivers
v0x561b279533a0_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27953460_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b279510c0_0 .net "out", 0 0, L_0x561b2840b880;  1 drivers
v0x561b27951160_0 .net "q", 0 0, L_0x561b2828c770;  1 drivers
v0x561b2794fef0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2796f7d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27971970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828c580 .functor NOT 1, L_0x561b2828d090, C4<0>, C4<0>, C4<0>;
L_0x561b2828ce80 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27956dc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27956e80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27956720_0 .net "d", 0 0, L_0x561b2828d090;  1 drivers
v0x561b279567c0_0 .net "master_q", 0 0, L_0x561b2828bf90;  1 drivers
v0x561b27955220_0 .net "master_q_bar", 0 0, L_0x561b2828c170;  1 drivers
L_0x7fcde057f8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27955310_0 .net "preset", 0 0, L_0x7fcde057f8d0;  1 drivers
v0x561b27955e30_0 .net "q", 0 0, L_0x561b2828c770;  alias, 1 drivers
v0x561b27955ed0_0 .net "q_bar", 0 0, L_0x561b2828c9a0;  1 drivers
S_0x561b2796e2d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2796f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828c230 .functor AND 1, L_0x561b2828d090, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828c2f0 .functor NOT 1, L_0x561b2828c230, C4<0>, C4<0>, C4<0>;
L_0x561b2828c400 .functor AND 1, L_0x561b2828c580, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828c470 .functor NOT 1, L_0x561b2828c400, C4<0>, C4<0>, C4<0>;
v0x561b27968010_0 .net *"_ivl_0", 0 0, L_0x561b2828c230;  1 drivers
v0x561b279680f0_0 .net *"_ivl_4", 0 0, L_0x561b2828c400;  1 drivers
v0x561b27965d30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27965dd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27964b60_0 .net "preset", 0 0, L_0x7fcde057f8d0;  alias, 1 drivers
v0x561b27964c00_0 .net "q", 0 0, L_0x561b2828bf90;  alias, 1 drivers
v0x561b279644c0_0 .net "q_bar", 0 0, L_0x561b2828c170;  alias, 1 drivers
v0x561b27964560_0 .net "reset", 0 0, L_0x561b2828c580;  1 drivers
v0x561b27962fc0_0 .net "set", 0 0, L_0x561b2828d090;  alias, 1 drivers
S_0x561b2796cc00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2796e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828be60 .functor AND 1, L_0x561b2828c2f0, L_0x7fcde057f8d0, C4<1>, C4<1>;
L_0x561b2828bed0 .functor AND 1, L_0x561b2828be60, L_0x561b2828c170, C4<1>, C4<1>;
L_0x561b2828bf90 .functor NOT 1, L_0x561b2828bed0, C4<0>, C4<0>, C4<0>;
L_0x561b2828c090 .functor AND 1, L_0x561b2828c470, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828c100 .functor AND 1, L_0x561b2828c090, L_0x561b2828bf90, C4<1>, C4<1>;
L_0x561b2828c170 .functor NOT 1, L_0x561b2828c100, C4<0>, C4<0>, C4<0>;
v0x561b2796bb30_0 .net *"_ivl_0", 0 0, L_0x561b2828be60;  1 drivers
v0x561b2796b3f0_0 .net *"_ivl_2", 0 0, L_0x561b2828bed0;  1 drivers
v0x561b27969e90_0 .net *"_ivl_6", 0 0, L_0x561b2828c090;  1 drivers
v0x561b27969f50_0 .net *"_ivl_8", 0 0, L_0x561b2828c100;  1 drivers
v0x561b2796aaa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2796ab90_0 .net "preset", 0 0, L_0x7fcde057f8d0;  alias, 1 drivers
v0x561b27968fa0_0 .net "q", 0 0, L_0x561b2828bf90;  alias, 1 drivers
v0x561b27969060_0 .net "q_bar", 0 0, L_0x561b2828c170;  alias, 1 drivers
v0x561b27968900_0 .net "reset", 0 0, L_0x561b2828c470;  1 drivers
v0x561b27967400_0 .net "set", 0 0, L_0x561b2828c2f0;  1 drivers
S_0x561b27963bd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2796f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828cb30 .functor AND 1, L_0x561b2828bf90, L_0x561b2828ce80, C4<1>, C4<1>;
L_0x561b2828cba0 .functor NOT 1, L_0x561b2828cb30, C4<0>, C4<0>, C4<0>;
L_0x561b2828ccb0 .functor AND 1, L_0x561b2828c170, L_0x561b2828ce80, C4<1>, C4<1>;
L_0x561b2828cd70 .functor NOT 1, L_0x561b2828ccb0, C4<0>, C4<0>, C4<0>;
v0x561b2795cd60_0 .net *"_ivl_0", 0 0, L_0x561b2828cb30;  1 drivers
v0x561b2795b200_0 .net *"_ivl_4", 0 0, L_0x561b2828ccb0;  1 drivers
v0x561b2795b2e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2795ab60_0 .net "enable", 0 0, L_0x561b2828ce80;  1 drivers
v0x561b2795ac00_0 .net "preset", 0 0, L_0x7fcde057f8d0;  alias, 1 drivers
v0x561b27959660_0 .net "q", 0 0, L_0x561b2828c770;  alias, 1 drivers
v0x561b27959700_0 .net "q_bar", 0 0, L_0x561b2828c9a0;  alias, 1 drivers
v0x561b2795a270_0 .net "reset", 0 0, L_0x561b2828c170;  alias, 1 drivers
v0x561b2795a360_0 .net "set", 0 0, L_0x561b2828bf90;  alias, 1 drivers
S_0x561b27961a30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27963bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828c640 .functor AND 1, L_0x561b2828cba0, L_0x7fcde057f8d0, C4<1>, C4<1>;
L_0x561b2828c6b0 .functor AND 1, L_0x561b2828c640, L_0x561b2828c9a0, C4<1>, C4<1>;
L_0x561b2828c770 .functor NOT 1, L_0x561b2828c6b0, C4<0>, C4<0>, C4<0>;
L_0x561b2828c870 .functor AND 1, L_0x561b2828cd70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828c8e0 .functor AND 1, L_0x561b2828c870, L_0x561b2828c770, C4<1>, C4<1>;
L_0x561b2828c9a0 .functor NOT 1, L_0x561b2828c8e0, C4<0>, C4<0>, C4<0>;
v0x561b27960530_0 .net *"_ivl_0", 0 0, L_0x561b2828c640;  1 drivers
v0x561b27960630_0 .net *"_ivl_2", 0 0, L_0x561b2828c6b0;  1 drivers
v0x561b27961140_0 .net *"_ivl_6", 0 0, L_0x561b2828c870;  1 drivers
v0x561b27961230_0 .net *"_ivl_8", 0 0, L_0x561b2828c8e0;  1 drivers
v0x561b2795eea0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2795dc90_0 .net "preset", 0 0, L_0x7fcde057f8d0;  alias, 1 drivers
v0x561b2795dd80_0 .net "q", 0 0, L_0x561b2828c770;  alias, 1 drivers
v0x561b2795d5f0_0 .net "q_bar", 0 0, L_0x561b2828c9a0;  alias, 1 drivers
v0x561b2795d6b0_0 .net "reset", 0 0, L_0x561b2828cd70;  1 drivers
v0x561b2795c1a0_0 .net "set", 0 0, L_0x561b2828cba0;  1 drivers
S_0x561b2794f850 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2828e2f0 .functor AND 1, L_0x561b28259cd0, L_0x561b28296390, C4<1>, C4<1>;
L_0x561b2828e360 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b2828e3d0 .functor AND 1, L_0x561b2828e360, L_0x561b2828dbc0, C4<1>, C4<1>;
L_0x561b2828e490 .functor OR 1, L_0x561b2828e2f0, L_0x561b2828e3d0, C4<0>, C4<0>;
L_0x561b2840b960 .functor BUFT 1, L_0x561b2828dbc0, C4<0>, C4<0>, C4<0>;
v0x561b2798cf90_0 .net *"_ivl_4", 0 0, L_0x561b2828e2f0;  1 drivers
v0x561b2798d090_0 .net *"_ivl_6", 0 0, L_0x561b2828e360;  1 drivers
v0x561b2798dfd0_0 .net *"_ivl_8", 0 0, L_0x561b2828e3d0;  1 drivers
v0x561b2798e070_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2798b360_0 .net "data", 0 0, L_0x561b28296390;  1 drivers
v0x561b2793b970_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b2793ba10_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b2793a7a0_0 .net "out", 0 0, L_0x561b2840b960;  1 drivers
v0x561b2793a840_0 .net "q", 0 0, L_0x561b2828dbc0;  1 drivers
v0x561b2793a100_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2794ef60 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2794f850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828d9d0 .functor NOT 1, L_0x561b2828e490, C4<0>, C4<0>, C4<0>;
L_0x561b2828e280 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b279961f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279962b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27992650_0 .net "d", 0 0, L_0x561b2828e490;  1 drivers
v0x561b279926f0_0 .net "master_q", 0 0, L_0x561b2828d3a0;  1 drivers
v0x561b27993690_0 .net "master_q_bar", 0 0, L_0x561b2828d580;  1 drivers
L_0x7fcde057f918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27993780_0 .net "preset", 0 0, L_0x7fcde057f918;  1 drivers
v0x561b2798fb80_0 .net "q", 0 0, L_0x561b2828dbc0;  alias, 1 drivers
v0x561b27990b30_0 .net "q_bar", 0 0, L_0x561b2828ddf0;  1 drivers
S_0x561b2794d460 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2794ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828d680 .functor AND 1, L_0x561b2828e490, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828d740 .functor NOT 1, L_0x561b2828d680, C4<0>, C4<0>, C4<0>;
L_0x561b2828d850 .functor AND 1, L_0x561b2828d9d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828d8c0 .functor NOT 1, L_0x561b2828d850, C4<0>, C4<0>, C4<0>;
v0x561b279465b0_0 .net *"_ivl_0", 0 0, L_0x561b2828d680;  1 drivers
v0x561b27945ef0_0 .net *"_ivl_4", 0 0, L_0x561b2828d850;  1 drivers
v0x561b27945fd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279449f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27944a90_0 .net "preset", 0 0, L_0x7fcde057f918;  alias, 1 drivers
v0x561b27945600_0 .net "q", 0 0, L_0x561b2828d3a0;  alias, 1 drivers
v0x561b279456a0_0 .net "q_bar", 0 0, L_0x561b2828d580;  alias, 1 drivers
v0x561b27943320_0 .net "reset", 0 0, L_0x561b2828d9d0;  1 drivers
v0x561b279433c0_0 .net "set", 0 0, L_0x561b2828e490;  alias, 1 drivers
S_0x561b2794b8c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2794d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828d1e0 .functor AND 1, L_0x561b2828d740, L_0x7fcde057f918, C4<1>, C4<1>;
L_0x561b2828d250 .functor AND 1, L_0x561b2828d1e0, L_0x561b2828d580, C4<1>, C4<1>;
L_0x561b2828d3a0 .functor NOT 1, L_0x561b2828d250, C4<0>, C4<0>, C4<0>;
L_0x561b2828d4a0 .functor AND 1, L_0x561b2828d8c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828d510 .functor AND 1, L_0x561b2828d4a0, L_0x561b2828d3a0, C4<1>, C4<1>;
L_0x561b2828d580 .functor NOT 1, L_0x561b2828d510, C4<0>, C4<0>, C4<0>;
v0x561b2794c4d0_0 .net *"_ivl_0", 0 0, L_0x561b2828d1e0;  1 drivers
v0x561b2794c5d0_0 .net *"_ivl_2", 0 0, L_0x561b2828d250;  1 drivers
v0x561b2794a230_0 .net *"_ivl_6", 0 0, L_0x561b2828d4a0;  1 drivers
v0x561b2794a2f0_0 .net *"_ivl_8", 0 0, L_0x561b2828d510;  1 drivers
v0x561b27949060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27948980_0 .net "preset", 0 0, L_0x7fcde057f918;  alias, 1 drivers
v0x561b27948a40_0 .net "q", 0 0, L_0x561b2828d3a0;  alias, 1 drivers
v0x561b27947480_0 .net "q_bar", 0 0, L_0x561b2828d580;  alias, 1 drivers
v0x561b27947520_0 .net "reset", 0 0, L_0x561b2828d8c0;  1 drivers
v0x561b27948140_0 .net "set", 0 0, L_0x561b2828d740;  1 drivers
S_0x561b27941ab0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2794ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828df30 .functor AND 1, L_0x561b2828d3a0, L_0x561b2828e280, C4<1>, C4<1>;
L_0x561b2828dfa0 .functor NOT 1, L_0x561b2828df30, C4<0>, C4<0>, C4<0>;
L_0x561b2828e0b0 .functor AND 1, L_0x561b2828d580, L_0x561b2828e280, C4<1>, C4<1>;
L_0x561b2828e170 .functor NOT 1, L_0x561b2828e0b0, C4<0>, C4<0>, C4<0>;
v0x561b2799e4d0_0 .net *"_ivl_0", 0 0, L_0x561b2828df30;  1 drivers
v0x561b2799a890_0 .net *"_ivl_4", 0 0, L_0x561b2828e0b0;  1 drivers
v0x561b2799a970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2799b8b0_0 .net "enable", 0 0, L_0x561b2828e280;  1 drivers
v0x561b2799b950_0 .net "preset", 0 0, L_0x7fcde057f918;  alias, 1 drivers
v0x561b27997d10_0 .net "q", 0 0, L_0x561b2828dbc0;  alias, 1 drivers
v0x561b27997db0_0 .net "q_bar", 0 0, L_0x561b2828ddf0;  alias, 1 drivers
v0x561b27998d50_0 .net "reset", 0 0, L_0x561b2828d580;  alias, 1 drivers
v0x561b27998e40_0 .net "set", 0 0, L_0x561b2828d3a0;  alias, 1 drivers
S_0x561b279411c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27941ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828da90 .functor AND 1, L_0x561b2828dfa0, L_0x7fcde057f918, C4<1>, C4<1>;
L_0x561b2828db00 .functor AND 1, L_0x561b2828da90, L_0x561b2828ddf0, C4<1>, C4<1>;
L_0x561b2828dbc0 .functor NOT 1, L_0x561b2828db00, C4<0>, C4<0>, C4<0>;
L_0x561b2828dcc0 .functor AND 1, L_0x561b2828e170, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828dd30 .functor AND 1, L_0x561b2828dcc0, L_0x561b2828dbc0, C4<1>, C4<1>;
L_0x561b2828ddf0 .functor NOT 1, L_0x561b2828dd30, C4<0>, C4<0>, C4<0>;
v0x561b2793f6c0_0 .net *"_ivl_0", 0 0, L_0x561b2828da90;  1 drivers
v0x561b2793f7c0_0 .net *"_ivl_2", 0 0, L_0x561b2828db00;  1 drivers
v0x561b2793f020_0 .net *"_ivl_6", 0 0, L_0x561b2828dcc0;  1 drivers
v0x561b2793f110_0 .net *"_ivl_8", 0 0, L_0x561b2828dd30;  1 drivers
v0x561b2793dc70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2793dd60_0 .net "preset", 0 0, L_0x7fcde057f918;  alias, 1 drivers
v0x561b2793e730_0 .net "q", 0 0, L_0x561b2828dbc0;  alias, 1 drivers
v0x561b2793e7d0_0 .net "q_bar", 0 0, L_0x561b2828ddf0;  alias, 1 drivers
v0x561b2799d3d0_0 .net "reset", 0 0, L_0x561b2828e170;  1 drivers
v0x561b2799d490_0 .net "set", 0 0, L_0x561b2828dfa0;  1 drivers
S_0x561b27938c00 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2828f6f0 .functor AND 1, L_0x561b28259cd0, L_0x561b28296510, C4<1>, C4<1>;
L_0x561b2828f760 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b2828f7d0 .functor AND 1, L_0x561b2828f760, L_0x561b2828efc0, C4<1>, C4<1>;
L_0x561b2828f890 .functor OR 1, L_0x561b2828f6f0, L_0x561b2828f7d0, C4<0>, C4<0>;
L_0x561b2840ba40 .functor BUFT 1, L_0x561b2828efc0, C4<0>, C4<0>, C4<0>;
v0x561b2791d0c0_0 .net *"_ivl_4", 0 0, L_0x561b2828f6f0;  1 drivers
v0x561b2791d1c0_0 .net *"_ivl_6", 0 0, L_0x561b2828f760;  1 drivers
v0x561b2791dcd0_0 .net *"_ivl_8", 0 0, L_0x561b2828f7d0;  1 drivers
v0x561b2791dd90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2791c1d0_0 .net "data", 0 0, L_0x561b28296510;  1 drivers
v0x561b2791c290_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b2791bb30_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b2791bc20_0 .net "out", 0 0, L_0x561b2840ba40;  1 drivers
v0x561b2791a630_0 .net "q", 0 0, L_0x561b2828efc0;  1 drivers
v0x561b2791b240_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27937d10 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27938c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828edd0 .functor NOT 1, L_0x561b2828f890, C4<0>, C4<0>, C4<0>;
L_0x561b2828f680 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27921500_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279215a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27922110_0 .net "d", 0 0, L_0x561b2828f890;  1 drivers
v0x561b279221b0_0 .net "master_q", 0 0, L_0x561b2828e7a0;  1 drivers
v0x561b2791fe30_0 .net "master_q_bar", 0 0, L_0x561b2828e980;  1 drivers
L_0x7fcde057f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2791ff20_0 .net "preset", 0 0, L_0x7fcde057f960;  1 drivers
v0x561b2791ecf0_0 .net "q", 0 0, L_0x561b2828efc0;  alias, 1 drivers
v0x561b2791e5c0_0 .net "q_bar", 0 0, L_0x561b2828f1f0;  1 drivers
S_0x561b27937670 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27937d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828ea80 .functor AND 1, L_0x561b2828f890, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828eb40 .functor NOT 1, L_0x561b2828ea80, C4<0>, C4<0>, C4<0>;
L_0x561b2828ec50 .functor AND 1, L_0x561b2828edd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828ecc0 .functor NOT 1, L_0x561b2828ec50, C4<0>, C4<0>, C4<0>;
v0x561b279307a0_0 .net *"_ivl_0", 0 0, L_0x561b2828ea80;  1 drivers
v0x561b27930880_0 .net *"_ivl_4", 0 0, L_0x561b2828ec50;  1 drivers
v0x561b2792f2a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2792f340_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2792feb0_0 .net "preset", 0 0, L_0x7fcde057f960;  alias, 1 drivers
v0x561b2792ff50_0 .net "q", 0 0, L_0x561b2828e7a0;  alias, 1 drivers
v0x561b2792dbd0_0 .net "q_bar", 0 0, L_0x561b2828e980;  alias, 1 drivers
v0x561b2792dc70_0 .net "reset", 0 0, L_0x561b2828edd0;  1 drivers
v0x561b2792ca00_0 .net "set", 0 0, L_0x561b2828f890;  alias, 1 drivers
S_0x561b27936d80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27937670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828e5e0 .functor AND 1, L_0x561b2828eb40, L_0x7fcde057f960, C4<1>, C4<1>;
L_0x561b2828e650 .functor AND 1, L_0x561b2828e5e0, L_0x561b2828e980, C4<1>, C4<1>;
L_0x561b2828e7a0 .functor NOT 1, L_0x561b2828e650, C4<0>, C4<0>, C4<0>;
L_0x561b2828e8a0 .functor AND 1, L_0x561b2828ecc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828e910 .functor AND 1, L_0x561b2828e8a0, L_0x561b2828e7a0, C4<1>, C4<1>;
L_0x561b2828e980 .functor NOT 1, L_0x561b2828e910, C4<0>, C4<0>, C4<0>;
v0x561b27934aa0_0 .net *"_ivl_0", 0 0, L_0x561b2828e5e0;  1 drivers
v0x561b27934b60_0 .net *"_ivl_2", 0 0, L_0x561b2828e650;  1 drivers
v0x561b279338d0_0 .net *"_ivl_6", 0 0, L_0x561b2828e8a0;  1 drivers
v0x561b279339c0_0 .net *"_ivl_8", 0 0, L_0x561b2828e910;  1 drivers
v0x561b27933230_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27933320_0 .net "preset", 0 0, L_0x7fcde057f960;  alias, 1 drivers
v0x561b27931d30_0 .net "q", 0 0, L_0x561b2828e7a0;  alias, 1 drivers
v0x561b27931df0_0 .net "q_bar", 0 0, L_0x561b2828e980;  alias, 1 drivers
v0x561b27932940_0 .net "reset", 0 0, L_0x561b2828ecc0;  1 drivers
v0x561b27930e40_0 .net "set", 0 0, L_0x561b2828eb40;  1 drivers
S_0x561b2792c360 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27937d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828f330 .functor AND 1, L_0x561b2828e7a0, L_0x561b2828f680, C4<1>, C4<1>;
L_0x561b2828f3a0 .functor NOT 1, L_0x561b2828f330, C4<0>, C4<0>, C4<0>;
L_0x561b2828f4b0 .functor AND 1, L_0x561b2828e980, L_0x561b2828f680, C4<1>, C4<1>;
L_0x561b2828f570 .functor NOT 1, L_0x561b2828f4b0, C4<0>, C4<0>, C4<0>;
v0x561b27925490_0 .net *"_ivl_0", 0 0, L_0x561b2828f330;  1 drivers
v0x561b27925590_0 .net *"_ivl_4", 0 0, L_0x561b2828f4b0;  1 drivers
v0x561b27923f90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27924030_0 .net "enable", 0 0, L_0x561b2828f680;  1 drivers
v0x561b27924ba0_0 .net "preset", 0 0, L_0x7fcde057f960;  alias, 1 drivers
v0x561b27924c40_0 .net "q", 0 0, L_0x561b2828efc0;  alias, 1 drivers
v0x561b279230a0_0 .net "q_bar", 0 0, L_0x561b2828f1f0;  alias, 1 drivers
v0x561b27923140_0 .net "reset", 0 0, L_0x561b2828e980;  alias, 1 drivers
v0x561b27922a00_0 .net "set", 0 0, L_0x561b2828e7a0;  alias, 1 drivers
S_0x561b2792ba70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2792c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828ee90 .functor AND 1, L_0x561b2828f3a0, L_0x7fcde057f960, C4<1>, C4<1>;
L_0x561b2828ef00 .functor AND 1, L_0x561b2828ee90, L_0x561b2828f1f0, C4<1>, C4<1>;
L_0x561b2828efc0 .functor NOT 1, L_0x561b2828ef00, C4<0>, C4<0>, C4<0>;
L_0x561b2828f0c0 .functor AND 1, L_0x561b2828f570, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828f130 .functor AND 1, L_0x561b2828f0c0, L_0x561b2828efc0, C4<1>, C4<1>;
L_0x561b2828f1f0 .functor NOT 1, L_0x561b2828f130, C4<0>, C4<0>, C4<0>;
v0x561b27929f70_0 .net *"_ivl_0", 0 0, L_0x561b2828ee90;  1 drivers
v0x561b2792a070_0 .net *"_ivl_2", 0 0, L_0x561b2828ef00;  1 drivers
v0x561b279298d0_0 .net *"_ivl_6", 0 0, L_0x561b2828f0c0;  1 drivers
v0x561b279299c0_0 .net *"_ivl_8", 0 0, L_0x561b2828f130;  1 drivers
v0x561b279283d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279284c0_0 .net "preset", 0 0, L_0x7fcde057f960;  alias, 1 drivers
v0x561b27928fe0_0 .net "q", 0 0, L_0x561b2828efc0;  alias, 1 drivers
v0x561b27929080_0 .net "q_bar", 0 0, L_0x561b2828f1f0;  alias, 1 drivers
v0x561b27926d00_0 .net "reset", 0 0, L_0x561b2828f570;  1 drivers
v0x561b27925b30_0 .net "set", 0 0, L_0x561b2828f3a0;  1 drivers
S_0x561b27918f60 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28290aa0 .functor AND 1, L_0x561b28259cd0, L_0x561b282965b0, C4<1>, C4<1>;
L_0x561b28290b10 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28290b80 .functor AND 1, L_0x561b28290b10, L_0x561b28290320, C4<1>, C4<1>;
L_0x561b28290c40 .functor OR 1, L_0x561b28290aa0, L_0x561b28290b80, C4<0>, C4<0>;
L_0x561b2840bb20 .functor BUFT 1, L_0x561b28290320, C4<0>, C4<0>, C4<0>;
v0x561b278551d0_0 .net *"_ivl_4", 0 0, L_0x561b28290aa0;  1 drivers
v0x561b278552d0_0 .net *"_ivl_6", 0 0, L_0x561b28290b10;  1 drivers
v0x561b27854000_0 .net *"_ivl_8", 0 0, L_0x561b28290b80;  1 drivers
v0x561b278540c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27853960_0 .net "data", 0 0, L_0x561b282965b0;  1 drivers
v0x561b27853a20_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27852460_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b27852500_0 .net "out", 0 0, L_0x561b2840bb20;  1 drivers
v0x561b27853070_0 .net "q", 0 0, L_0x561b28290320;  1 drivers
v0x561b27851570_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b279176f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27918f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28290130 .functor NOT 1, L_0x561b28290c40, C4<0>, C4<0>, C4<0>;
L_0x561b28290a30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27859f40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27859fe0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27858440_0 .net "d", 0 0, L_0x561b28290c40;  1 drivers
v0x561b278584e0_0 .net "master_q", 0 0, L_0x561b2828fba0;  1 drivers
v0x561b27857da0_0 .net "master_q_bar", 0 0, L_0x561b2828fdd0;  1 drivers
L_0x7fcde057f9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27857e90_0 .net "preset", 0 0, L_0x7fcde057f9a8;  1 drivers
v0x561b27856930_0 .net "q", 0 0, L_0x561b28290320;  alias, 1 drivers
v0x561b278574b0_0 .net "q_bar", 0 0, L_0x561b282905a0;  1 drivers
S_0x561b279161f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b279176f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828fed0 .functor AND 1, L_0x561b28290c40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828ff90 .functor NOT 1, L_0x561b2828fed0, C4<0>, C4<0>, C4<0>;
L_0x561b28290000 .functor AND 1, L_0x561b28290130, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28290070 .functor NOT 1, L_0x561b28290000, C4<0>, C4<0>, C4<0>;
v0x561b2790f320_0 .net *"_ivl_0", 0 0, L_0x561b2828fed0;  1 drivers
v0x561b2790f400_0 .net *"_ivl_4", 0 0, L_0x561b28290000;  1 drivers
v0x561b2790ff30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2790ffd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2790e430_0 .net "preset", 0 0, L_0x7fcde057f9a8;  alias, 1 drivers
v0x561b2790e4d0_0 .net "q", 0 0, L_0x561b2828fba0;  alias, 1 drivers
v0x561b2790dd90_0 .net "q_bar", 0 0, L_0x561b2828fdd0;  alias, 1 drivers
v0x561b2790de30_0 .net "reset", 0 0, L_0x561b28290130;  1 drivers
v0x561b2790c890_0 .net "set", 0 0, L_0x561b28290c40;  alias, 1 drivers
S_0x561b27915300 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279161f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828f9e0 .functor AND 1, L_0x561b2828ff90, L_0x7fcde057f9a8, C4<1>, C4<1>;
L_0x561b2828fa50 .functor AND 1, L_0x561b2828f9e0, L_0x561b2828fdd0, C4<1>, C4<1>;
L_0x561b2828fba0 .functor NOT 1, L_0x561b2828fa50, C4<0>, C4<0>, C4<0>;
L_0x561b2828fca0 .functor AND 1, L_0x561b28290070, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828fd10 .functor AND 1, L_0x561b2828fca0, L_0x561b2828fba0, C4<1>, C4<1>;
L_0x561b2828fdd0 .functor NOT 1, L_0x561b2828fd10, C4<0>, C4<0>, C4<0>;
v0x561b27914c60_0 .net *"_ivl_0", 0 0, L_0x561b2828f9e0;  1 drivers
v0x561b27914d40_0 .net *"_ivl_2", 0 0, L_0x561b2828fa50;  1 drivers
v0x561b27913760_0 .net *"_ivl_6", 0 0, L_0x561b2828fca0;  1 drivers
v0x561b27913820_0 .net *"_ivl_8", 0 0, L_0x561b2828fd10;  1 drivers
v0x561b27914370_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27914410_0 .net "preset", 0 0, L_0x7fcde057f9a8;  alias, 1 drivers
v0x561b27912090_0 .net "q", 0 0, L_0x561b2828fba0;  alias, 1 drivers
v0x561b27912150_0 .net "q_bar", 0 0, L_0x561b2828fdd0;  alias, 1 drivers
v0x561b27910ec0_0 .net "reset", 0 0, L_0x561b28290070;  1 drivers
v0x561b27910820_0 .net "set", 0 0, L_0x561b2828ff90;  1 drivers
S_0x561b2790d4a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b279176f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282906e0 .functor AND 1, L_0x561b2828fba0, L_0x561b28290a30, C4<1>, C4<1>;
L_0x561b28290750 .functor NOT 1, L_0x561b282906e0, C4<0>, C4<0>, C4<0>;
L_0x561b28290860 .functor AND 1, L_0x561b2828fdd0, L_0x561b28290a30, C4<1>, C4<1>;
L_0x561b28290920 .functor NOT 1, L_0x561b28290860, C4<0>, C4<0>, C4<0>;
v0x561b279065d0_0 .net *"_ivl_0", 0 0, L_0x561b282906e0;  1 drivers
v0x561b279066d0_0 .net *"_ivl_4", 0 0, L_0x561b28290860;  1 drivers
v0x561b2785c0a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2785c140_0 .net "enable", 0 0, L_0x561b28290a30;  1 drivers
v0x561b2785aed0_0 .net "preset", 0 0, L_0x7fcde057f9a8;  alias, 1 drivers
v0x561b2785af70_0 .net "q", 0 0, L_0x561b28290320;  alias, 1 drivers
v0x561b2785a830_0 .net "q_bar", 0 0, L_0x561b282905a0;  alias, 1 drivers
v0x561b2785a8d0_0 .net "reset", 0 0, L_0x561b2828fdd0;  alias, 1 drivers
v0x561b27859330_0 .net "set", 0 0, L_0x561b2828fba0;  alias, 1 drivers
S_0x561b27909ff0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2790d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282901f0 .functor AND 1, L_0x561b28290750, L_0x7fcde057f9a8, C4<1>, C4<1>;
L_0x561b28290260 .functor AND 1, L_0x561b282901f0, L_0x561b282905a0, C4<1>, C4<1>;
L_0x561b28290320 .functor NOT 1, L_0x561b28290260, C4<0>, C4<0>, C4<0>;
L_0x561b28290470 .functor AND 1, L_0x561b28290920, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282904e0 .functor AND 1, L_0x561b28290470, L_0x561b28290320, C4<1>, C4<1>;
L_0x561b282905a0 .functor NOT 1, L_0x561b282904e0, C4<0>, C4<0>, C4<0>;
v0x561b27909950_0 .net *"_ivl_0", 0 0, L_0x561b282901f0;  1 drivers
v0x561b27909a50_0 .net *"_ivl_2", 0 0, L_0x561b28290260;  1 drivers
v0x561b27908450_0 .net *"_ivl_6", 0 0, L_0x561b28290470;  1 drivers
v0x561b27908510_0 .net *"_ivl_8", 0 0, L_0x561b282904e0;  1 drivers
v0x561b27909060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27909150_0 .net "preset", 0 0, L_0x7fcde057f9a8;  alias, 1 drivers
v0x561b27907560_0 .net "q", 0 0, L_0x561b28290320;  alias, 1 drivers
v0x561b27907620_0 .net "q_bar", 0 0, L_0x561b282905a0;  alias, 1 drivers
v0x561b27906ec0_0 .net "reset", 0 0, L_0x561b28290920;  1 drivers
v0x561b27905bd0_0 .net "set", 0 0, L_0x561b28290750;  1 drivers
S_0x561b27850ed0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28291fa0 .functor AND 1, L_0x561b28259cd0, L_0x561b282966a0, C4<1>, C4<1>;
L_0x561b28292030 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b282920a0 .functor AND 1, L_0x561b28292030, L_0x561b282917e0, C4<1>, C4<1>;
L_0x561b28292160 .functor OR 1, L_0x561b28291fa0, L_0x561b282920a0, C4<0>, C4<0>;
L_0x561b2840bc00 .functor BUFT 1, L_0x561b282917e0, C4<0>, C4<0>, C4<0>;
v0x561b27835390_0 .net *"_ivl_4", 0 0, L_0x561b28291fa0;  1 drivers
v0x561b27835490_0 .net *"_ivl_6", 0 0, L_0x561b28292030;  1 drivers
v0x561b27833e90_0 .net *"_ivl_8", 0 0, L_0x561b282920a0;  1 drivers
v0x561b27833f50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27834aa0_0 .net "data", 0 0, L_0x561b282966a0;  1 drivers
v0x561b27834b60_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27832850_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b27831680_0 .net "out", 0 0, L_0x561b2840bc00;  1 drivers
v0x561b27830f50_0 .net "q", 0 0, L_0x561b282917e0;  1 drivers
v0x561b2782fa50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b278505e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27850ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282915d0 .functor NOT 1, L_0x561b28292160, C4<0>, C4<0>, C4<0>;
L_0x561b28291f30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b278384c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27838560_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27837e20_0 .net "d", 0 0, L_0x561b28292160;  1 drivers
v0x561b27837ec0_0 .net "master_q", 0 0, L_0x561b28290f50;  1 drivers
v0x561b27836920_0 .net "master_q_bar", 0 0, L_0x561b28291180;  1 drivers
L_0x7fcde057f9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27836a10_0 .net "preset", 0 0, L_0x7fcde057f9f0;  1 drivers
v0x561b278375c0_0 .net "q", 0 0, L_0x561b282917e0;  alias, 1 drivers
v0x561b27835a30_0 .net "q_bar", 0 0, L_0x561b28291a80;  1 drivers
S_0x561b2784e300 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b278505e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28291280 .functor AND 1, L_0x561b28292160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28291340 .functor NOT 1, L_0x561b28291280, C4<0>, C4<0>, C4<0>;
L_0x561b28291450 .functor AND 1, L_0x561b282915d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282914c0 .functor NOT 1, L_0x561b28291450, C4<0>, C4<0>, C4<0>;
v0x561b27847430_0 .net *"_ivl_0", 0 0, L_0x561b28291280;  1 drivers
v0x561b27847530_0 .net *"_ivl_4", 0 0, L_0x561b28291450;  1 drivers
v0x561b27846260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27846300_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27845bc0_0 .net "preset", 0 0, L_0x7fcde057f9f0;  alias, 1 drivers
v0x561b27845c60_0 .net "q", 0 0, L_0x561b28290f50;  alias, 1 drivers
v0x561b278446c0_0 .net "q_bar", 0 0, L_0x561b28291180;  alias, 1 drivers
v0x561b27844760_0 .net "reset", 0 0, L_0x561b282915d0;  1 drivers
v0x561b278452d0_0 .net "set", 0 0, L_0x561b28292160;  alias, 1 drivers
S_0x561b2784ca90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2784e300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28290d90 .functor AND 1, L_0x561b28291340, L_0x7fcde057f9f0, C4<1>, C4<1>;
L_0x561b28290e00 .functor AND 1, L_0x561b28290d90, L_0x561b28291180, C4<1>, C4<1>;
L_0x561b28290f50 .functor NOT 1, L_0x561b28290e00, C4<0>, C4<0>, C4<0>;
L_0x561b28291050 .functor AND 1, L_0x561b282914c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282910c0 .functor AND 1, L_0x561b28291050, L_0x561b28290f50, C4<1>, C4<1>;
L_0x561b28291180 .functor NOT 1, L_0x561b282910c0, C4<0>, C4<0>, C4<0>;
v0x561b2784b590_0 .net *"_ivl_0", 0 0, L_0x561b28290d90;  1 drivers
v0x561b2784b690_0 .net *"_ivl_2", 0 0, L_0x561b28290e00;  1 drivers
v0x561b2784c1a0_0 .net *"_ivl_6", 0 0, L_0x561b28291050;  1 drivers
v0x561b2784c260_0 .net *"_ivl_8", 0 0, L_0x561b282910c0;  1 drivers
v0x561b2784a6a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2784a790_0 .net "preset", 0 0, L_0x7fcde057f9f0;  alias, 1 drivers
v0x561b2784a000_0 .net "q", 0 0, L_0x561b28290f50;  alias, 1 drivers
v0x561b2784a0c0_0 .net "q_bar", 0 0, L_0x561b28291180;  alias, 1 drivers
v0x561b27848b00_0 .net "reset", 0 0, L_0x561b282914c0;  1 drivers
v0x561b27849710_0 .net "set", 0 0, L_0x561b28291340;  1 drivers
S_0x561b278437d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b278505e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28291bc0 .functor AND 1, L_0x561b28290f50, L_0x561b28291f30, C4<1>, C4<1>;
L_0x561b28291c30 .functor NOT 1, L_0x561b28291bc0, C4<0>, C4<0>, C4<0>;
L_0x561b28291d40 .functor AND 1, L_0x561b28291180, L_0x561b28291f30, C4<1>, C4<1>;
L_0x561b28291e00 .functor NOT 1, L_0x561b28291d40, C4<0>, C4<0>, C4<0>;
v0x561b2783c900_0 .net *"_ivl_0", 0 0, L_0x561b28291bc0;  1 drivers
v0x561b2783ca00_0 .net *"_ivl_4", 0 0, L_0x561b28291d40;  1 drivers
v0x561b2783c260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2783c300_0 .net "enable", 0 0, L_0x561b28291f30;  1 drivers
v0x561b2783ad60_0 .net "preset", 0 0, L_0x7fcde057f9f0;  alias, 1 drivers
v0x561b2783ae00_0 .net "q", 0 0, L_0x561b282917e0;  alias, 1 drivers
v0x561b2783b970_0 .net "q_bar", 0 0, L_0x561b28291a80;  alias, 1 drivers
v0x561b2783ba10_0 .net "reset", 0 0, L_0x561b28291180;  alias, 1 drivers
v0x561b27839690_0 .net "set", 0 0, L_0x561b28290f50;  alias, 1 drivers
S_0x561b27841c30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b278437d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28291690 .functor AND 1, L_0x561b28291c30, L_0x7fcde057f9f0, C4<1>, C4<1>;
L_0x561b28291720 .functor AND 1, L_0x561b28291690, L_0x561b28291a80, C4<1>, C4<1>;
L_0x561b282917e0 .functor NOT 1, L_0x561b28291720, C4<0>, C4<0>, C4<0>;
L_0x561b28291930 .functor AND 1, L_0x561b28291e00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282919c0 .functor AND 1, L_0x561b28291930, L_0x561b282917e0, C4<1>, C4<1>;
L_0x561b28291a80 .functor NOT 1, L_0x561b282919c0, C4<0>, C4<0>, C4<0>;
v0x561b27842840_0 .net *"_ivl_0", 0 0, L_0x561b28291690;  1 drivers
v0x561b27842900_0 .net *"_ivl_2", 0 0, L_0x561b28291720;  1 drivers
v0x561b27840560_0 .net *"_ivl_6", 0 0, L_0x561b28291930;  1 drivers
v0x561b27840620_0 .net *"_ivl_8", 0 0, L_0x561b282919c0;  1 drivers
v0x561b2783f390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2783f430_0 .net "preset", 0 0, L_0x7fcde057f9f0;  alias, 1 drivers
v0x561b2783ecf0_0 .net "q", 0 0, L_0x561b282917e0;  alias, 1 drivers
v0x561b2783edb0_0 .net "q_bar", 0 0, L_0x561b28291a80;  alias, 1 drivers
v0x561b2783d7f0_0 .net "reset", 0 0, L_0x561b28291e00;  1 drivers
v0x561b2783e400_0 .net "set", 0 0, L_0x561b28291c30;  1 drivers
S_0x561b27830660 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282934b0 .functor AND 1, L_0x561b28259cd0, L_0x561b28296790, C4<1>, C4<1>;
L_0x561b28293540 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b282935b0 .functor AND 1, L_0x561b28293540, L_0x561b28292d40, C4<1>, C4<1>;
L_0x561b28293670 .functor OR 1, L_0x561b282934b0, L_0x561b282935b0, C4<0>, C4<0>;
L_0x561b2840bce0 .functor BUFT 1, L_0x561b28292d40, C4<0>, C4<0>, C4<0>;
v0x561b27720880_0 .net *"_ivl_4", 0 0, L_0x561b282934b0;  1 drivers
v0x561b27720980_0 .net *"_ivl_6", 0 0, L_0x561b28293540;  1 drivers
v0x561b276d9dc0_0 .net *"_ivl_8", 0 0, L_0x561b282935b0;  1 drivers
v0x561b276d9e80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b276d7260_0 .net "data", 0 0, L_0x561b28296790;  1 drivers
v0x561b276d7370_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b276d4700_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b276d47a0_0 .net "out", 0 0, L_0x561b2840bce0;  1 drivers
v0x561b276d1ba0_0 .net "q", 0 0, L_0x561b28292d40;  1 drivers
v0x561b276d1c40_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2782e4c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27830660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28292b30 .functor NOT 1, L_0x561b28293670, C4<0>, C4<0>, C4<0>;
L_0x561b28293440 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2772b600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2772b6c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27728aa0_0 .net "d", 0 0, L_0x561b28293670;  1 drivers
v0x561b27728b40_0 .net "master_q", 0 0, L_0x561b28292470;  1 drivers
v0x561b27725f40_0 .net "master_q_bar", 0 0, L_0x561b282926c0;  1 drivers
L_0x7fcde057fa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27725fe0_0 .net "preset", 0 0, L_0x7fcde057fa38;  1 drivers
v0x561b277233e0_0 .net "q", 0 0, L_0x561b28292d40;  alias, 1 drivers
v0x561b27723480_0 .net "q_bar", 0 0, L_0x561b28292fb0;  1 drivers
S_0x561b2782cfc0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2782e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282927c0 .functor AND 1, L_0x561b28293670, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28292880 .functor NOT 1, L_0x561b282927c0, C4<0>, C4<0>, C4<0>;
L_0x561b28292990 .functor AND 1, L_0x561b28292b30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28292a20 .functor NOT 1, L_0x561b28292990, C4<0>, C4<0>, C4<0>;
v0x561b27c8f3f0_0 .net *"_ivl_0", 0 0, L_0x561b282927c0;  1 drivers
v0x561b27c8f4f0_0 .net *"_ivl_4", 0 0, L_0x561b28292990;  1 drivers
v0x561b27c8c890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c8c930_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c89d30_0 .net "preset", 0 0, L_0x7fcde057fa38;  alias, 1 drivers
v0x561b27c89dd0_0 .net "q", 0 0, L_0x561b28292470;  alias, 1 drivers
v0x561b27c871d0_0 .net "q_bar", 0 0, L_0x561b282926c0;  alias, 1 drivers
v0x561b27c87270_0 .net "reset", 0 0, L_0x561b28292b30;  1 drivers
v0x561b27c7f190_0 .net "set", 0 0, L_0x561b28293670;  alias, 1 drivers
S_0x561b2782b8f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2782cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282922b0 .functor AND 1, L_0x561b28292880, L_0x7fcde057fa38, C4<1>, C4<1>;
L_0x561b28292320 .functor AND 1, L_0x561b282922b0, L_0x561b282926c0, C4<1>, C4<1>;
L_0x561b28292470 .functor NOT 1, L_0x561b28292320, C4<0>, C4<0>, C4<0>;
L_0x561b28292590 .functor AND 1, L_0x561b28292a20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28292650 .functor AND 1, L_0x561b28292590, L_0x561b28292470, C4<1>, C4<1>;
L_0x561b282926c0 .functor NOT 1, L_0x561b28292650, C4<0>, C4<0>, C4<0>;
v0x561b2782a720_0 .net *"_ivl_0", 0 0, L_0x561b282922b0;  1 drivers
v0x561b2782a800_0 .net *"_ivl_2", 0 0, L_0x561b28292320;  1 drivers
v0x561b2785d5c0_0 .net *"_ivl_6", 0 0, L_0x561b28292590;  1 drivers
v0x561b2785d680_0 .net *"_ivl_8", 0 0, L_0x561b28292650;  1 drivers
v0x561b278953e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27895480_0 .net "preset", 0 0, L_0x7fcde057fa38;  alias, 1 drivers
v0x561b278cd1d0_0 .net "q", 0 0, L_0x561b28292470;  alias, 1 drivers
v0x561b278cd290_0 .net "q_bar", 0 0, L_0x561b282926c0;  alias, 1 drivers
v0x561b27c94ab0_0 .net "reset", 0 0, L_0x561b28292a20;  1 drivers
v0x561b27c91f50_0 .net "set", 0 0, L_0x561b28292880;  1 drivers
S_0x561b27c7c630 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2782e4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282930f0 .functor AND 1, L_0x561b28292470, L_0x561b28293440, C4<1>, C4<1>;
L_0x561b28293160 .functor NOT 1, L_0x561b282930f0, C4<0>, C4<0>, C4<0>;
L_0x561b28293270 .functor AND 1, L_0x561b282926c0, L_0x561b28293440, C4<1>, C4<1>;
L_0x561b28293330 .functor NOT 1, L_0x561b28293270, C4<0>, C4<0>, C4<0>;
v0x561b27c61980_0 .net *"_ivl_0", 0 0, L_0x561b282930f0;  1 drivers
v0x561b27c61a80_0 .net *"_ivl_4", 0 0, L_0x561b28293270;  1 drivers
v0x561b27c5ee20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c5eec0_0 .net "enable", 0 0, L_0x561b28293440;  1 drivers
v0x561b27c5c2c0_0 .net "preset", 0 0, L_0x7fcde057fa38;  alias, 1 drivers
v0x561b27c5c360_0 .net "q", 0 0, L_0x561b28292d40;  alias, 1 drivers
v0x561b27c98ad0_0 .net "q_bar", 0 0, L_0x561b28292fb0;  alias, 1 drivers
v0x561b27c98b70_0 .net "reset", 0 0, L_0x561b282926c0;  alias, 1 drivers
v0x561b2772e160_0 .net "set", 0 0, L_0x561b28292470;  alias, 1 drivers
S_0x561b27c76f70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c7c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28292bf0 .functor AND 1, L_0x561b28293160, L_0x7fcde057fa38, C4<1>, C4<1>;
L_0x561b28292c80 .functor AND 1, L_0x561b28292bf0, L_0x561b28292fb0, C4<1>, C4<1>;
L_0x561b28292d40 .functor NOT 1, L_0x561b28292c80, C4<0>, C4<0>, C4<0>;
L_0x561b28292e60 .functor AND 1, L_0x561b28293330, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28292ef0 .functor AND 1, L_0x561b28292e60, L_0x561b28292d40, C4<1>, C4<1>;
L_0x561b28292fb0 .functor NOT 1, L_0x561b28292ef0, C4<0>, C4<0>, C4<0>;
v0x561b27c74410_0 .net *"_ivl_0", 0 0, L_0x561b28292bf0;  1 drivers
v0x561b27c744f0_0 .net *"_ivl_2", 0 0, L_0x561b28292c80;  1 drivers
v0x561b27c718b0_0 .net *"_ivl_6", 0 0, L_0x561b28292e60;  1 drivers
v0x561b27c71970_0 .net *"_ivl_8", 0 0, L_0x561b28292ef0;  1 drivers
v0x561b27c69ba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c69c90_0 .net "preset", 0 0, L_0x7fcde057fa38;  alias, 1 drivers
v0x561b27c67040_0 .net "q", 0 0, L_0x561b28292d40;  alias, 1 drivers
v0x561b27c670e0_0 .net "q_bar", 0 0, L_0x561b28292fb0;  alias, 1 drivers
v0x561b27c644e0_0 .net "reset", 0 0, L_0x561b28293330;  1 drivers
v0x561b27c645a0_0 .net "set", 0 0, L_0x561b28293160;  1 drivers
S_0x561b276cf040 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282949c0 .functor AND 1, L_0x561b28259cd0, L_0x561b282968c0, C4<1>, C4<1>;
L_0x561b28294a50 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28294ac0 .functor AND 1, L_0x561b28294a50, L_0x561b28294250, C4<1>, C4<1>;
L_0x561b28294b80 .functor OR 1, L_0x561b282949c0, L_0x561b28294ac0, C4<0>, C4<0>;
L_0x561b2840bdc0 .functor BUFT 1, L_0x561b28294250, C4<0>, C4<0>, C4<0>;
v0x561b27c8f650_0 .net *"_ivl_4", 0 0, L_0x561b282949c0;  1 drivers
v0x561b27c8f750_0 .net *"_ivl_6", 0 0, L_0x561b28294a50;  1 drivers
v0x561b27c81f50_0 .net *"_ivl_8", 0 0, L_0x561b28294ac0;  1 drivers
v0x561b27c82010_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279b4870_0 .net "data", 0 0, L_0x561b282968c0;  1 drivers
v0x561b279b4980_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b279e0580_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b279e0620_0 .net "out", 0 0, L_0x561b2840bdc0;  1 drivers
v0x561b27a4d520_0 .net "q", 0 0, L_0x561b28294250;  1 drivers
v0x561b27a4d5c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b279f5c40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b276cf040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28294040 .functor NOT 1, L_0x561b28294b80, C4<0>, C4<0>, C4<0>;
L_0x561b28294950 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27997120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279971e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279945c0_0 .net "d", 0 0, L_0x561b28294b80;  1 drivers
v0x561b27994660_0 .net "master_q", 0 0, L_0x561b28293980;  1 drivers
v0x561b27991a60_0 .net "master_q_bar", 0 0, L_0x561b28293bb0;  1 drivers
L_0x7fcde057fa80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27991b00_0 .net "preset", 0 0, L_0x7fcde057fa80;  1 drivers
v0x561b2798ef00_0 .net "q", 0 0, L_0x561b28294250;  alias, 1 drivers
v0x561b2798efa0_0 .net "q_bar", 0 0, L_0x561b282944c0;  1 drivers
S_0x561b279c73d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b279f5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28293cb0 .functor AND 1, L_0x561b28294b80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28293d70 .functor NOT 1, L_0x561b28293cb0, C4<0>, C4<0>, C4<0>;
L_0x561b28293ea0 .functor AND 1, L_0x561b28294040, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28293f30 .functor NOT 1, L_0x561b28293ea0, C4<0>, C4<0>, C4<0>;
v0x561b279ac3f0_0 .net *"_ivl_0", 0 0, L_0x561b28293cb0;  1 drivers
v0x561b279ac4f0_0 .net *"_ivl_4", 0 0, L_0x561b28293ea0;  1 drivers
v0x561b279a9890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279a9930_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279a6d30_0 .net "preset", 0 0, L_0x7fcde057fa80;  alias, 1 drivers
v0x561b279a6dd0_0 .net "q", 0 0, L_0x561b28293980;  alias, 1 drivers
v0x561b279a41d0_0 .net "q_bar", 0 0, L_0x561b28293bb0;  alias, 1 drivers
v0x561b279a4270_0 .net "reset", 0 0, L_0x561b28294040;  1 drivers
v0x561b279f30e0_0 .net "set", 0 0, L_0x561b28294b80;  alias, 1 drivers
S_0x561b279c1d10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279c73d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282937c0 .functor AND 1, L_0x561b28293d70, L_0x7fcde057fa80, C4<1>, C4<1>;
L_0x561b28293830 .functor AND 1, L_0x561b282937c0, L_0x561b28293bb0, C4<1>, C4<1>;
L_0x561b28293980 .functor NOT 1, L_0x561b28293830, C4<0>, C4<0>, C4<0>;
L_0x561b28293a80 .functor AND 1, L_0x561b28293f30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28293b40 .functor AND 1, L_0x561b28293a80, L_0x561b28293980, C4<1>, C4<1>;
L_0x561b28293bb0 .functor NOT 1, L_0x561b28293b40, C4<0>, C4<0>, C4<0>;
v0x561b279bf1b0_0 .net *"_ivl_0", 0 0, L_0x561b282937c0;  1 drivers
v0x561b279bf2b0_0 .net *"_ivl_2", 0 0, L_0x561b28293830;  1 drivers
v0x561b279bc650_0 .net *"_ivl_6", 0 0, L_0x561b28293a80;  1 drivers
v0x561b279bc730_0 .net *"_ivl_8", 0 0, L_0x561b28293b40;  1 drivers
v0x561b279b9af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279b9be0_0 .net "preset", 0 0, L_0x7fcde057fa80;  alias, 1 drivers
v0x561b279b1ab0_0 .net "q", 0 0, L_0x561b28293980;  alias, 1 drivers
v0x561b279b1b50_0 .net "q_bar", 0 0, L_0x561b28293bb0;  alias, 1 drivers
v0x561b279aef50_0 .net "reset", 0 0, L_0x561b28293f30;  1 drivers
v0x561b279af010_0 .net "set", 0 0, L_0x561b28293d70;  1 drivers
S_0x561b279f0580 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b279f5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28294600 .functor AND 1, L_0x561b28293980, L_0x561b28294950, C4<1>, C4<1>;
L_0x561b28294670 .functor NOT 1, L_0x561b28294600, C4<0>, C4<0>, C4<0>;
L_0x561b28294780 .functor AND 1, L_0x561b28293bb0, L_0x561b28294950, C4<1>, C4<1>;
L_0x561b28294840 .functor NOT 1, L_0x561b28294780, C4<0>, C4<0>, C4<0>;
v0x561b279d55a0_0 .net *"_ivl_0", 0 0, L_0x561b28294600;  1 drivers
v0x561b279d56a0_0 .net *"_ivl_4", 0 0, L_0x561b28294780;  1 drivers
v0x561b279d2a40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279d2ae0_0 .net "enable", 0 0, L_0x561b28294950;  1 drivers
v0x561b279cfee0_0 .net "preset", 0 0, L_0x7fcde057fa80;  alias, 1 drivers
v0x561b279cff80_0 .net "q", 0 0, L_0x561b28294250;  alias, 1 drivers
v0x561b2799c7e0_0 .net "q_bar", 0 0, L_0x561b282944c0;  alias, 1 drivers
v0x561b2799c880_0 .net "reset", 0 0, L_0x561b28293bb0;  alias, 1 drivers
v0x561b27999c80_0 .net "set", 0 0, L_0x561b28293980;  alias, 1 drivers
S_0x561b279eaec0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279f0580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28294100 .functor AND 1, L_0x561b28294670, L_0x7fcde057fa80, C4<1>, C4<1>;
L_0x561b28294190 .functor AND 1, L_0x561b28294100, L_0x561b282944c0, C4<1>, C4<1>;
L_0x561b28294250 .functor NOT 1, L_0x561b28294190, C4<0>, C4<0>, C4<0>;
L_0x561b28294370 .functor AND 1, L_0x561b28294840, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28294400 .functor AND 1, L_0x561b28294370, L_0x561b28294250, C4<1>, C4<1>;
L_0x561b282944c0 .functor NOT 1, L_0x561b28294400, C4<0>, C4<0>, C4<0>;
v0x561b279e8360_0 .net *"_ivl_0", 0 0, L_0x561b28294100;  1 drivers
v0x561b279e8440_0 .net *"_ivl_2", 0 0, L_0x561b28294190;  1 drivers
v0x561b279e5800_0 .net *"_ivl_6", 0 0, L_0x561b28294370;  1 drivers
v0x561b279e58c0_0 .net *"_ivl_8", 0 0, L_0x561b28294400;  1 drivers
v0x561b279dd7c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279dd8b0_0 .net "preset", 0 0, L_0x7fcde057fa80;  alias, 1 drivers
v0x561b279dac60_0 .net "q", 0 0, L_0x561b28294250;  alias, 1 drivers
v0x561b279dad20_0 .net "q_bar", 0 0, L_0x561b282944c0;  alias, 1 drivers
v0x561b279d8100_0 .net "reset", 0 0, L_0x561b28294840;  1 drivers
v0x561b279d81c0_0 .net "set", 0 0, L_0x561b28294670;  1 drivers
S_0x561b27a46650 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27972260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28295f70 .functor AND 1, L_0x561b28259cd0, L_0x561b282969b0, C4<1>, C4<1>;
L_0x561b28296000 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28296070 .functor AND 1, L_0x561b28296000, L_0x561b282957b0, C4<1>, C4<1>;
L_0x561b28296150 .functor OR 1, L_0x561b28295f70, L_0x561b28296070, C4<0>, C4<0>;
L_0x561b2840bea0 .functor BUFT 1, L_0x561b282957b0, C4<0>, C4<0>, C4<0>;
v0x561b27798a60_0 .net *"_ivl_4", 0 0, L_0x561b28295f70;  1 drivers
v0x561b27798b60_0 .net *"_ivl_6", 0 0, L_0x561b28296000;  1 drivers
v0x561b27791b90_0 .net *"_ivl_8", 0 0, L_0x561b28296070;  1 drivers
v0x561b27791c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2778acc0_0 .net "data", 0 0, L_0x561b282969b0;  1 drivers
v0x561b2778ad80_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27783df0_0 .net "enable_out", 0 0, L_0x7fcde057fb10;  alias, 1 drivers
v0x561b27783e90_0 .net "out", 0 0, L_0x561b2840bea0;  1 drivers
v0x561b2796d2b0_0 .net "q", 0 0, L_0x561b282957b0;  1 drivers
v0x561b2796d350_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27a388b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27a46650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28295580 .functor NOT 1, L_0x561b28296150, C4<0>, C4<0>, C4<0>;
L_0x561b28295f00 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2774be90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277ad6d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277ad790_0 .net "d", 0 0, L_0x561b28296150;  1 drivers
v0x561b277a6800_0 .net "master_q", 0 0, L_0x561b28294e90;  1 drivers
v0x561b277a68a0_0 .net "master_q_bar", 0 0, L_0x561b28295110;  1 drivers
L_0x7fcde057fac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2779f930_0 .net "preset", 0 0, L_0x7fcde057fac8;  1 drivers
v0x561b2779f9d0_0 .net "q", 0 0, L_0x561b282957b0;  alias, 1 drivers
v0x561b2779fa70_0 .net "q_bar", 0 0, L_0x561b28295a00;  1 drivers
S_0x561b27a319e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27a388b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28295210 .functor AND 1, L_0x561b28296150, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282952d0 .functor NOT 1, L_0x561b28295210, C4<0>, C4<0>, C4<0>;
L_0x561b282953e0 .functor AND 1, L_0x561b28295580, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28295470 .functor NOT 1, L_0x561b282953e0, C4<0>, C4<0>, C4<0>;
v0x561b277fadd0_0 .net *"_ivl_0", 0 0, L_0x561b28295210;  1 drivers
v0x561b277faed0_0 .net *"_ivl_4", 0 0, L_0x561b282953e0;  1 drivers
v0x561b277f3f00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277f3fa0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b277f4040_0 .net "preset", 0 0, L_0x7fcde057fac8;  alias, 1 drivers
v0x561b277e5740_0 .net "q", 0 0, L_0x561b28294e90;  alias, 1 drivers
v0x561b277e57e0_0 .net "q_bar", 0 0, L_0x561b28295110;  alias, 1 drivers
v0x561b277e5880_0 .net "reset", 0 0, L_0x561b28295580;  1 drivers
v0x561b277de870_0 .net "set", 0 0, L_0x561b28296150;  alias, 1 drivers
S_0x561b27a2ab10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a319e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28294cd0 .functor AND 1, L_0x561b282952d0, L_0x7fcde057fac8, C4<1>, C4<1>;
L_0x561b28294d40 .functor AND 1, L_0x561b28294cd0, L_0x561b28295110, C4<1>, C4<1>;
L_0x561b28294e90 .functor NOT 1, L_0x561b28294d40, C4<0>, C4<0>, C4<0>;
L_0x561b28294f90 .functor AND 1, L_0x561b28295470, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28295050 .functor AND 1, L_0x561b28294f90, L_0x561b28294e90, C4<1>, C4<1>;
L_0x561b28295110 .functor NOT 1, L_0x561b28295050, C4<0>, C4<0>, C4<0>;
v0x561b27a23ce0_0 .net *"_ivl_0", 0 0, L_0x561b28294cd0;  1 drivers
v0x561b2781d7e0_0 .net *"_ivl_2", 0 0, L_0x561b28294d40;  1 drivers
v0x561b2781d8c0_0 .net *"_ivl_6", 0 0, L_0x561b28294f90;  1 drivers
v0x561b27816910_0 .net *"_ivl_8", 0 0, L_0x561b28295050;  1 drivers
v0x561b278169f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2780fa40_0 .net "preset", 0 0, L_0x7fcde057fac8;  alias, 1 drivers
v0x561b2780fb00_0 .net "q", 0 0, L_0x561b28294e90;  alias, 1 drivers
v0x561b27808b70_0 .net "q_bar", 0 0, L_0x561b28295110;  alias, 1 drivers
v0x561b27808c30_0 .net "reset", 0 0, L_0x561b28295470;  1 drivers
v0x561b27801ca0_0 .net "set", 0 0, L_0x561b282952d0;  1 drivers
S_0x561b277d79a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27a388b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28295b90 .functor AND 1, L_0x561b28294e90, L_0x561b28295f00, C4<1>, C4<1>;
L_0x561b28295c00 .functor NOT 1, L_0x561b28295b90, C4<0>, C4<0>, C4<0>;
L_0x561b28295d10 .functor AND 1, L_0x561b28295110, L_0x561b28295f00, C4<1>, C4<1>;
L_0x561b28295dd0 .functor NOT 1, L_0x561b28295d10, C4<0>, C4<0>, C4<0>;
v0x561b277609c0_0 .net *"_ivl_0", 0 0, L_0x561b28295b90;  1 drivers
v0x561b27760ac0_0 .net *"_ivl_4", 0 0, L_0x561b28295d10;  1 drivers
v0x561b27759af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27759b90_0 .net "enable", 0 0, L_0x561b28295f00;  1 drivers
v0x561b27759c30_0 .net "preset", 0 0, L_0x7fcde057fac8;  alias, 1 drivers
v0x561b27752c20_0 .net "q", 0 0, L_0x561b282957b0;  alias, 1 drivers
v0x561b27752cc0_0 .net "q_bar", 0 0, L_0x561b28295a00;  alias, 1 drivers
v0x561b27752d60_0 .net "reset", 0 0, L_0x561b28295110;  alias, 1 drivers
v0x561b2774bd50_0 .net "set", 0 0, L_0x561b28294e90;  alias, 1 drivers
S_0x561b277d0ad0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b277d79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28295660 .functor AND 1, L_0x561b28295c00, L_0x7fcde057fac8, C4<1>, C4<1>;
L_0x561b282956f0 .functor AND 1, L_0x561b28295660, L_0x561b28295a00, C4<1>, C4<1>;
L_0x561b282957b0 .functor NOT 1, L_0x561b282956f0, C4<0>, C4<0>, C4<0>;
L_0x561b282958b0 .functor AND 1, L_0x561b28295dd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28295940 .functor AND 1, L_0x561b282958b0, L_0x561b282957b0, C4<1>, C4<1>;
L_0x561b28295a00 .functor NOT 1, L_0x561b28295940, C4<0>, C4<0>, C4<0>;
v0x561b277c9ca0_0 .net *"_ivl_0", 0 0, L_0x561b28295660;  1 drivers
v0x561b277c2d30_0 .net *"_ivl_2", 0 0, L_0x561b282956f0;  1 drivers
v0x561b277c2e10_0 .net *"_ivl_6", 0 0, L_0x561b282958b0;  1 drivers
v0x561b277bbe60_0 .net *"_ivl_8", 0 0, L_0x561b28295940;  1 drivers
v0x561b277bbf40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27775630_0 .net "preset", 0 0, L_0x7fcde057fac8;  alias, 1 drivers
v0x561b277756d0_0 .net "q", 0 0, L_0x561b282957b0;  alias, 1 drivers
v0x561b2776e760_0 .net "q_bar", 0 0, L_0x561b28295a00;  alias, 1 drivers
v0x561b2776e820_0 .net "reset", 0 0, L_0x561b28295dd0;  1 drivers
v0x561b27767890_0 .net "set", 0 0, L_0x561b28295c00;  1 drivers
S_0x561b2794a8a0 .scope module, "instruction_reg" "byte_register" 3 346, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27eeb5b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eeb670_0 .net "data", 7 0, L_0x561b28259740;  alias, 1 drivers
v0x561b27eeb750_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
L_0x7fcde057f888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27eeb7f0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  1 drivers
v0x561b27eeb890_0 .net "out", 7 0, L_0x561b2828bd70;  alias, 1 drivers
v0x561b27eeb930_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2828b450 .part L_0x561b28259740, 0, 1;
L_0x561b2828b540 .part L_0x561b28259740, 1, 1;
L_0x561b2828b630 .part L_0x561b28259740, 2, 1;
L_0x561b2828b720 .part L_0x561b28259740, 3, 1;
L_0x561b2828b920 .part L_0x561b28259740, 4, 1;
L_0x561b2828ba10 .part L_0x561b28259740, 5, 1;
L_0x561b2828bb40 .part L_0x561b28259740, 6, 1;
L_0x561b2828bc30 .part L_0x561b28259740, 7, 1;
LS_0x561b2828bd70_0_0 .concat [ 1 1 1 1], L_0x561b2840b220, L_0x561b2840b2e0, L_0x561b2840b3a0, L_0x561b2840b460;
LS_0x561b2828bd70_0_4 .concat [ 1 1 1 1], L_0x561b2840b520, L_0x561b2840b5e0, L_0x561b2840b6c0, L_0x561b2840b7a0;
L_0x561b2828bd70 .concat [ 4 4 0 0], LS_0x561b2828bd70_0_0, LS_0x561b2828bd70_0_4;
S_0x561b27935150 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282824b0 .functor AND 1, L_0x561b28259cd0, L_0x561b2828b450, C4<1>, C4<1>;
L_0x561b28282520 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28282590 .functor AND 1, L_0x561b28282520, L_0x561b28281d80, C4<1>, C4<1>;
L_0x561b28282650 .functor OR 1, L_0x561b282824b0, L_0x561b28282590, C4<0>, C4<0>;
L_0x561b2840b220 .functor BUFT 1, L_0x561b28281d80, C4<0>, C4<0>, C4<0>;
v0x561b279f35b0_0 .net *"_ivl_4", 0 0, L_0x561b282824b0;  1 drivers
v0x561b279f36b0_0 .net *"_ivl_6", 0 0, L_0x561b28282520;  1 drivers
v0x561b279f0a50_0 .net *"_ivl_8", 0 0, L_0x561b28282590;  1 drivers
v0x561b279f0b10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279f0bb0_0 .net "data", 0 0, L_0x561b2828b450;  1 drivers
v0x561b279edef0_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b279edf90_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b279ee030_0 .net "out", 0 0, L_0x561b2840b220;  1 drivers
v0x561b279eb390_0 .net "q", 0 0, L_0x561b28281d80;  1 drivers
v0x561b279eb4c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2792e280 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27935150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28281b90 .functor NOT 1, L_0x561b28282650, C4<0>, C4<0>, C4<0>;
L_0x561b28282440 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b276da390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279830c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27983180_0 .net "d", 0 0, L_0x561b28282650;  1 drivers
v0x561b27983220_0 .net "master_q", 0 0, L_0x561b282815a0;  1 drivers
v0x561b2797bf20_0 .net "master_q_bar", 0 0, L_0x561b28281780;  1 drivers
L_0x7fcde057f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2797c010_0 .net "preset", 0 0, L_0x7fcde057f648;  1 drivers
v0x561b279e3140_0 .net "q", 0 0, L_0x561b28281d80;  alias, 1 drivers
v0x561b279e31e0_0 .net "q_bar", 0 0, L_0x561b28281fb0;  1 drivers
S_0x561b279273b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2792e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28281840 .functor AND 1, L_0x561b28282650, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28281900 .functor NOT 1, L_0x561b28281840, C4<0>, C4<0>, C4<0>;
L_0x561b28281a10 .functor AND 1, L_0x561b28281b90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28281a80 .functor NOT 1, L_0x561b28281a10, C4<0>, C4<0>, C4<0>;
v0x561b27a3f9c0_0 .net *"_ivl_0", 0 0, L_0x561b28281840;  1 drivers
v0x561b27a3faa0_0 .net *"_ivl_4", 0 0, L_0x561b28281a10;  1 drivers
v0x561b27a38af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a38b90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27a38c30_0 .net "preset", 0 0, L_0x7fcde057f648;  alias, 1 drivers
v0x561b27a31c20_0 .net "q", 0 0, L_0x561b282815a0;  alias, 1 drivers
v0x561b27a31cc0_0 .net "q_bar", 0 0, L_0x561b28281780;  alias, 1 drivers
v0x561b27a31d60_0 .net "reset", 0 0, L_0x561b28281b90;  1 drivers
v0x561b27a2ad50_0 .net "set", 0 0, L_0x561b28282650;  alias, 1 drivers
S_0x561b27919610 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279273b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28280990 .functor AND 1, L_0x561b28281900, L_0x7fcde057f648, C4<1>, C4<1>;
L_0x561b282814e0 .functor AND 1, L_0x561b28280990, L_0x561b28281780, C4<1>, C4<1>;
L_0x561b282815a0 .functor NOT 1, L_0x561b282814e0, C4<0>, C4<0>, C4<0>;
L_0x561b282816a0 .functor AND 1, L_0x561b28281a80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28281710 .functor AND 1, L_0x561b282816a0, L_0x561b282815a0, C4<1>, C4<1>;
L_0x561b28281780 .functor NOT 1, L_0x561b28281710, C4<0>, C4<0>, C4<0>;
v0x561b27920630_0 .net *"_ivl_0", 0 0, L_0x561b28280990;  1 drivers
v0x561b27912740_0 .net *"_ivl_2", 0 0, L_0x561b282814e0;  1 drivers
v0x561b27912840_0 .net *"_ivl_6", 0 0, L_0x561b282816a0;  1 drivers
v0x561b2790b870_0 .net *"_ivl_8", 0 0, L_0x561b28281710;  1 drivers
v0x561b2790b950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27a4d760_0 .net "preset", 0 0, L_0x7fcde057f648;  alias, 1 drivers
v0x561b27a4d800_0 .net "q", 0 0, L_0x561b282815a0;  alias, 1 drivers
v0x561b27a4d8c0_0 .net "q_bar", 0 0, L_0x561b28281780;  alias, 1 drivers
v0x561b27a46890_0 .net "reset", 0 0, L_0x561b28281a80;  1 drivers
v0x561b27a46950_0 .net "set", 0 0, L_0x561b28281900;  1 drivers
S_0x561b27a23e80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2792e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282820f0 .functor AND 1, L_0x561b282815a0, L_0x561b28282440, C4<1>, C4<1>;
L_0x561b28282160 .functor NOT 1, L_0x561b282820f0, C4<0>, C4<0>, C4<0>;
L_0x561b28282270 .functor AND 1, L_0x561b28281780, L_0x561b28282440, C4<1>, C4<1>;
L_0x561b28282330 .functor NOT 1, L_0x561b28282270, C4<0>, C4<0>, C4<0>;
v0x561b277e5980_0 .net *"_ivl_0", 0 0, L_0x561b282820f0;  1 drivers
v0x561b277e5a80_0 .net *"_ivl_4", 0 0, L_0x561b28282270;  1 drivers
v0x561b277deab0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b277deb50_0 .net "enable", 0 0, L_0x561b28282440;  1 drivers
v0x561b277debf0_0 .net "preset", 0 0, L_0x7fcde057f648;  alias, 1 drivers
v0x561b2771e1c0_0 .net "q", 0 0, L_0x561b28281d80;  alias, 1 drivers
v0x561b2771e260_0 .net "q_bar", 0 0, L_0x561b28281fb0;  alias, 1 drivers
v0x561b2771e300_0 .net "reset", 0 0, L_0x561b28281780;  alias, 1 drivers
v0x561b276da290_0 .net "set", 0 0, L_0x561b282815a0;  alias, 1 drivers
S_0x561b2781da20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a23e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28281c50 .functor AND 1, L_0x561b28282160, L_0x7fcde057f648, C4<1>, C4<1>;
L_0x561b28281cc0 .functor AND 1, L_0x561b28281c50, L_0x561b28281fb0, C4<1>, C4<1>;
L_0x561b28281d80 .functor NOT 1, L_0x561b28281cc0, C4<0>, C4<0>, C4<0>;
L_0x561b28281e80 .functor AND 1, L_0x561b28282330, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28281ef0 .functor AND 1, L_0x561b28281e80, L_0x561b28281d80, C4<1>, C4<1>;
L_0x561b28281fb0 .functor NOT 1, L_0x561b28281ef0, C4<0>, C4<0>, C4<0>;
v0x561b27816bf0_0 .net *"_ivl_0", 0 0, L_0x561b28281c50;  1 drivers
v0x561b2780fc80_0 .net *"_ivl_2", 0 0, L_0x561b28281cc0;  1 drivers
v0x561b2780fd60_0 .net *"_ivl_6", 0 0, L_0x561b28281e80;  1 drivers
v0x561b27808db0_0 .net *"_ivl_8", 0 0, L_0x561b28281ef0;  1 drivers
v0x561b27808e90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27801ee0_0 .net "preset", 0 0, L_0x7fcde057f648;  alias, 1 drivers
v0x561b27801fd0_0 .net "q", 0 0, L_0x561b28281d80;  alias, 1 drivers
v0x561b277fb010_0 .net "q_bar", 0 0, L_0x561b28281fb0;  alias, 1 drivers
v0x561b277fb0d0_0 .net "reset", 0 0, L_0x561b28282330;  1 drivers
v0x561b277f4140_0 .net "set", 0 0, L_0x561b28282160;  1 drivers
S_0x561b279e8830 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282838b0 .functor AND 1, L_0x561b28259cd0, L_0x561b2828b540, C4<1>, C4<1>;
L_0x561b28283920 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28283990 .functor AND 1, L_0x561b28283920, L_0x561b28283180, C4<1>, C4<1>;
L_0x561b28283a50 .functor OR 1, L_0x561b282838b0, L_0x561b28283990, C4<0>, C4<0>;
L_0x561b2840b2e0 .functor BUFT 1, L_0x561b28283180, C4<0>, C4<0>, C4<0>;
v0x561b27c8a200_0 .net *"_ivl_4", 0 0, L_0x561b282838b0;  1 drivers
v0x561b27c8a300_0 .net *"_ivl_6", 0 0, L_0x561b28283920;  1 drivers
v0x561b27c876a0_0 .net *"_ivl_8", 0 0, L_0x561b28283990;  1 drivers
v0x561b27c87760_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c87800_0 .net "data", 0 0, L_0x561b2828b540;  1 drivers
v0x561b27c59c00_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27c59ca0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b27c59d40_0 .net "out", 0 0, L_0x561b2840b2e0;  1 drivers
v0x561b27c7f660_0 .net "q", 0 0, L_0x561b28283180;  1 drivers
v0x561b27c7f790_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b279cd820 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b279e8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28282f90 .functor NOT 1, L_0x561b28283a50, C4<0>, C4<0>, C4<0>;
L_0x561b28283840 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27c95130_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c92420_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c924c0_0 .net "d", 0 0, L_0x561b28283a50;  1 drivers
v0x561b27c92560_0 .net "master_q", 0 0, L_0x561b28282960;  1 drivers
v0x561b27c8f8c0_0 .net "master_q_bar", 0 0, L_0x561b28282b40;  1 drivers
L_0x7fcde057f690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27c8f960_0 .net "preset", 0 0, L_0x7fcde057f690;  1 drivers
v0x561b27c8cd60_0 .net "q", 0 0, L_0x561b28283180;  alias, 1 drivers
v0x561b27c8ce00_0 .net "q_bar", 0 0, L_0x561b282833b0;  1 drivers
S_0x561b2796d4f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b279cd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28282c40 .functor AND 1, L_0x561b28283a50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28282d00 .functor NOT 1, L_0x561b28282c40, C4<0>, C4<0>, C4<0>;
L_0x561b28282e10 .functor AND 1, L_0x561b28282f90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28282e80 .functor NOT 1, L_0x561b28282e10, C4<0>, C4<0>, C4<0>;
v0x561b2799a150_0 .net *"_ivl_0", 0 0, L_0x561b28282c40;  1 drivers
v0x561b2799a250_0 .net *"_ivl_4", 0 0, L_0x561b28282e10;  1 drivers
v0x561b279975f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27997690_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27997730_0 .net "preset", 0 0, L_0x7fcde057f690;  alias, 1 drivers
v0x561b27994a90_0 .net "q", 0 0, L_0x561b28282960;  alias, 1 drivers
v0x561b27994b30_0 .net "q_bar", 0 0, L_0x561b28282b40;  alias, 1 drivers
v0x561b27994bd0_0 .net "reset", 0 0, L_0x561b28282f90;  1 drivers
v0x561b27991f30_0 .net "set", 0 0, L_0x561b28283a50;  alias, 1 drivers
S_0x561b27966620 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2796d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282827a0 .functor AND 1, L_0x561b28282d00, L_0x7fcde057f690, C4<1>, C4<1>;
L_0x561b28282810 .functor AND 1, L_0x561b282827a0, L_0x561b28282b40, C4<1>, C4<1>;
L_0x561b28282960 .functor NOT 1, L_0x561b28282810, C4<0>, C4<0>, C4<0>;
L_0x561b28282a60 .functor AND 1, L_0x561b28282e80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28282ad0 .functor AND 1, L_0x561b28282a60, L_0x561b28282960, C4<1>, C4<1>;
L_0x561b28282b40 .functor NOT 1, L_0x561b28282ad0, C4<0>, C4<0>, C4<0>;
v0x561b2795f7f0_0 .net *"_ivl_0", 0 0, L_0x561b282827a0;  1 drivers
v0x561b27958880_0 .net *"_ivl_2", 0 0, L_0x561b28282810;  1 drivers
v0x561b27958960_0 .net *"_ivl_6", 0 0, L_0x561b28282a60;  1 drivers
v0x561b279519b0_0 .net *"_ivl_8", 0 0, L_0x561b28282ad0;  1 drivers
v0x561b27951a90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2794aae0_0 .net "preset", 0 0, L_0x7fcde057f690;  alias, 1 drivers
v0x561b2794aba0_0 .net "q", 0 0, L_0x561b28282960;  alias, 1 drivers
v0x561b27943c10_0 .net "q_bar", 0 0, L_0x561b28282b40;  alias, 1 drivers
v0x561b27943cd0_0 .net "reset", 0 0, L_0x561b28282e80;  1 drivers
v0x561b2798c840_0 .net "set", 0 0, L_0x561b28282d00;  1 drivers
S_0x561b2798f3d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b279cd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282834f0 .functor AND 1, L_0x561b28282960, L_0x561b28283840, C4<1>, C4<1>;
L_0x561b28283560 .functor NOT 1, L_0x561b282834f0, C4<0>, C4<0>, C4<0>;
L_0x561b28283670 .functor AND 1, L_0x561b28282b40, L_0x561b28283840, C4<1>, C4<1>;
L_0x561b28283730 .functor NOT 1, L_0x561b28283670, C4<0>, C4<0>, C4<0>;
v0x561b278256e0_0 .net *"_ivl_0", 0 0, L_0x561b282834f0;  1 drivers
v0x561b278257e0_0 .net *"_ivl_4", 0 0, L_0x561b28283670;  1 drivers
v0x561b2797bca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2797bd40_0 .net "enable", 0 0, L_0x561b28283840;  1 drivers
v0x561b2797bde0_0 .net "preset", 0 0, L_0x7fcde057f690;  alias, 1 drivers
v0x561b27c6f1f0_0 .net "q", 0 0, L_0x561b28283180;  alias, 1 drivers
v0x561b27c6f290_0 .net "q_bar", 0 0, L_0x561b282833b0;  alias, 1 drivers
v0x561b27c6f330_0 .net "reset", 0 0, L_0x561b28282b40;  alias, 1 drivers
v0x561b27c94f80_0 .net "set", 0 0, L_0x561b28282960;  alias, 1 drivers
S_0x561b2792e4c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2798f3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28283050 .functor AND 1, L_0x561b28283560, L_0x7fcde057f690, C4<1>, C4<1>;
L_0x561b282830c0 .functor AND 1, L_0x561b28283050, L_0x561b282833b0, C4<1>, C4<1>;
L_0x561b28283180 .functor NOT 1, L_0x561b282830c0, C4<0>, C4<0>, C4<0>;
L_0x561b28283280 .functor AND 1, L_0x561b28283730, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282832f0 .functor AND 1, L_0x561b28283280, L_0x561b28283180, C4<1>, C4<1>;
L_0x561b282833b0 .functor NOT 1, L_0x561b282832f0, C4<0>, C4<0>, C4<0>;
v0x561b279354e0_0 .net *"_ivl_0", 0 0, L_0x561b28283050;  1 drivers
v0x561b279275f0_0 .net *"_ivl_2", 0 0, L_0x561b282830c0;  1 drivers
v0x561b279276f0_0 .net *"_ivl_6", 0 0, L_0x561b28283280;  1 drivers
v0x561b27920720_0 .net *"_ivl_8", 0 0, L_0x561b282832f0;  1 drivers
v0x561b27920800_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27919850_0 .net "preset", 0 0, L_0x7fcde057f690;  alias, 1 drivers
v0x561b27919940_0 .net "q", 0 0, L_0x561b28283180;  alias, 1 drivers
v0x561b27912980_0 .net "q_bar", 0 0, L_0x561b282833b0;  alias, 1 drivers
v0x561b27912a40_0 .net "reset", 0 0, L_0x561b28283730;  1 drivers
v0x561b2790bab0_0 .net "set", 0 0, L_0x561b28283560;  1 drivers
S_0x561b27c7cb00 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28284cb0 .functor AND 1, L_0x561b28259cd0, L_0x561b2828b630, C4<1>, C4<1>;
L_0x561b28284d20 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28284d90 .functor AND 1, L_0x561b28284d20, L_0x561b28284580, C4<1>, C4<1>;
L_0x561b28284e50 .functor OR 1, L_0x561b28284cb0, L_0x561b28284d90, C4<0>, C4<0>;
L_0x561b2840b3a0 .functor BUFT 1, L_0x561b28284580, C4<0>, C4<0>, C4<0>;
v0x561b2799ccb0_0 .net *"_ivl_4", 0 0, L_0x561b28284cb0;  1 drivers
v0x561b2799cdb0_0 .net *"_ivl_6", 0 0, L_0x561b28284d20;  1 drivers
v0x561b279b1f80_0 .net *"_ivl_8", 0 0, L_0x561b28284d90;  1 drivers
v0x561b279b2040_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279b20e0_0 .net "data", 0 0, L_0x561b2828b630;  1 drivers
v0x561b279af420_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b279af4c0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b279af560_0 .net "out", 0 0, L_0x561b2840b3a0;  1 drivers
v0x561b279ac8c0_0 .net "q", 0 0, L_0x561b28284580;  1 drivers
v0x561b279ac9f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27c79fa0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27c7cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28284390 .functor NOT 1, L_0x561b28284e50, C4<0>, C4<0>, C4<0>;
L_0x561b28284c40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b279bf680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279bf740_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b279bf800_0 .net "d", 0 0, L_0x561b28284e50;  1 drivers
v0x561b279bcb20_0 .net "master_q", 0 0, L_0x561b28283d60;  1 drivers
v0x561b279bcbc0_0 .net "master_q_bar", 0 0, L_0x561b28283f40;  1 drivers
L_0x7fcde057f6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b279bccb0_0 .net "preset", 0 0, L_0x7fcde057f6d8;  1 drivers
v0x561b279ba050_0 .net "q", 0 0, L_0x561b28284580;  alias, 1 drivers
v0x561b279ba0f0_0 .net "q_bar", 0 0, L_0x561b282847b0;  1 drivers
S_0x561b27c774e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27c79fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28284040 .functor AND 1, L_0x561b28284e50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28284100 .functor NOT 1, L_0x561b28284040, C4<0>, C4<0>, C4<0>;
L_0x561b28284210 .functor AND 1, L_0x561b28284390, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28284280 .functor NOT 1, L_0x561b28284210, C4<0>, C4<0>, C4<0>;
v0x561b27c649b0_0 .net *"_ivl_0", 0 0, L_0x561b28284040;  1 drivers
v0x561b27c64ab0_0 .net *"_ivl_4", 0 0, L_0x561b28284210;  1 drivers
v0x561b27c61e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c61ef0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27c61f90_0 .net "preset", 0 0, L_0x7fcde057f6d8;  alias, 1 drivers
v0x561b27c5f2f0_0 .net "q", 0 0, L_0x561b28283d60;  alias, 1 drivers
v0x561b27c5f390_0 .net "q_bar", 0 0, L_0x561b28283f40;  alias, 1 drivers
v0x561b27c5f430_0 .net "reset", 0 0, L_0x561b28284390;  1 drivers
v0x561b27c5c790_0 .net "set", 0 0, L_0x561b28284e50;  alias, 1 drivers
S_0x561b27c74990 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27c774e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28283ba0 .functor AND 1, L_0x561b28284100, L_0x7fcde057f6d8, C4<1>, C4<1>;
L_0x561b28283c10 .functor AND 1, L_0x561b28283ba0, L_0x561b28283f40, C4<1>, C4<1>;
L_0x561b28283d60 .functor NOT 1, L_0x561b28283c10, C4<0>, C4<0>, C4<0>;
L_0x561b28283e60 .functor AND 1, L_0x561b28284280, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28283ed0 .functor AND 1, L_0x561b28283e60, L_0x561b28283d60, C4<1>, C4<1>;
L_0x561b28283f40 .functor NOT 1, L_0x561b28283ed0, C4<0>, C4<0>, C4<0>;
v0x561b27c71e20_0 .net *"_ivl_0", 0 0, L_0x561b28283ba0;  1 drivers
v0x561b27c71f20_0 .net *"_ivl_2", 0 0, L_0x561b28283c10;  1 drivers
v0x561b279b7430_0 .net *"_ivl_6", 0 0, L_0x561b28283e60;  1 drivers
v0x561b279b7510_0 .net *"_ivl_8", 0 0, L_0x561b28283ed0;  1 drivers
v0x561b27c6a070_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27c6a160_0 .net "preset", 0 0, L_0x7fcde057f6d8;  alias, 1 drivers
v0x561b27c6a220_0 .net "q", 0 0, L_0x561b28283d60;  alias, 1 drivers
v0x561b27c67510_0 .net "q_bar", 0 0, L_0x561b28283f40;  alias, 1 drivers
v0x561b27c675d0_0 .net "reset", 0 0, L_0x561b28284280;  1 drivers
v0x561b27c67690_0 .net "set", 0 0, L_0x561b28284100;  1 drivers
S_0x561b279ddc90 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27c79fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282848f0 .functor AND 1, L_0x561b28283d60, L_0x561b28284c40, C4<1>, C4<1>;
L_0x561b28284960 .functor NOT 1, L_0x561b282848f0, C4<0>, C4<0>, C4<0>;
L_0x561b28284a70 .functor AND 1, L_0x561b28283f40, L_0x561b28284c40, C4<1>, C4<1>;
L_0x561b28284b30 .functor NOT 1, L_0x561b28284a70, C4<0>, C4<0>, C4<0>;
v0x561b279a1b10_0 .net *"_ivl_0", 0 0, L_0x561b282848f0;  1 drivers
v0x561b279a1c10_0 .net *"_ivl_4", 0 0, L_0x561b28284a70;  1 drivers
v0x561b279c78a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279c7940_0 .net "enable", 0 0, L_0x561b28284c40;  1 drivers
v0x561b279c79e0_0 .net "preset", 0 0, L_0x7fcde057f6d8;  alias, 1 drivers
v0x561b279c4d40_0 .net "q", 0 0, L_0x561b28284580;  alias, 1 drivers
v0x561b279c4de0_0 .net "q_bar", 0 0, L_0x561b282847b0;  alias, 1 drivers
v0x561b279c4e80_0 .net "reset", 0 0, L_0x561b28283f40;  alias, 1 drivers
v0x561b279c21e0_0 .net "set", 0 0, L_0x561b28283d60;  alias, 1 drivers
S_0x561b279db1e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279ddc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28284450 .functor AND 1, L_0x561b28284960, L_0x7fcde057f6d8, C4<1>, C4<1>;
L_0x561b282844c0 .functor AND 1, L_0x561b28284450, L_0x561b282847b0, C4<1>, C4<1>;
L_0x561b28284580 .functor NOT 1, L_0x561b282844c0, C4<0>, C4<0>, C4<0>;
L_0x561b28284680 .functor AND 1, L_0x561b28284b30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282846f0 .functor AND 1, L_0x561b28284680, L_0x561b28284580, C4<1>, C4<1>;
L_0x561b282847b0 .functor NOT 1, L_0x561b282846f0, C4<0>, C4<0>, C4<0>;
v0x561b279d85d0_0 .net *"_ivl_0", 0 0, L_0x561b28284450;  1 drivers
v0x561b279d86b0_0 .net *"_ivl_2", 0 0, L_0x561b282844c0;  1 drivers
v0x561b279d5a70_0 .net *"_ivl_6", 0 0, L_0x561b28284680;  1 drivers
v0x561b279d5b30_0 .net *"_ivl_8", 0 0, L_0x561b282846f0;  1 drivers
v0x561b279d5c10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b279d2f10_0 .net "preset", 0 0, L_0x7fcde057f6d8;  alias, 1 drivers
v0x561b279d3000_0 .net "q", 0 0, L_0x561b28284580;  alias, 1 drivers
v0x561b279d30a0_0 .net "q_bar", 0 0, L_0x561b282847b0;  alias, 1 drivers
v0x561b279d03b0_0 .net "reset", 0 0, L_0x561b28284b30;  1 drivers
v0x561b279d0470_0 .net "set", 0 0, L_0x561b28284960;  1 drivers
S_0x561b279a9d60 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28286100 .functor AND 1, L_0x561b28259cd0, L_0x561b2828b720, C4<1>, C4<1>;
L_0x561b28286170 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b282861e0 .functor AND 1, L_0x561b28286170, L_0x561b28285980, C4<1>, C4<1>;
L_0x561b282862a0 .functor OR 1, L_0x561b28286100, L_0x561b282861e0, C4<0>, C4<0>;
L_0x561b2840b460 .functor BUFT 1, L_0x561b28285980, C4<0>, C4<0>, C4<0>;
v0x561b26f7f600_0 .net *"_ivl_4", 0 0, L_0x561b28286100;  1 drivers
v0x561b26f7f700_0 .net *"_ivl_6", 0 0, L_0x561b28286170;  1 drivers
v0x561b26f7f7e0_0 .net *"_ivl_8", 0 0, L_0x561b282861e0;  1 drivers
v0x561b26f7f8a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b26f7f940_0 .net "data", 0 0, L_0x561b2828b720;  1 drivers
v0x561b26f7fa00_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b26fa52b0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b26fa5350_0 .net "out", 0 0, L_0x561b2840b460;  1 drivers
v0x561b26fa53f0_0 .net "q", 0 0, L_0x561b28285980;  1 drivers
v0x561b26fa5520_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b279a7200 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b279a9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28285790 .functor NOT 1, L_0x561b282862a0, C4<0>, C4<0>, C4<0>;
L_0x561b28286090 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b26f96d20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b26f96de0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b26f82fc0_0 .net "d", 0 0, L_0x561b282862a0;  1 drivers
v0x561b26f83060_0 .net "master_q", 0 0, L_0x561b28285160;  1 drivers
v0x561b26f83100_0 .net "master_q_bar", 0 0, L_0x561b28285340;  1 drivers
L_0x7fcde057f720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b26f831f0_0 .net "preset", 0 0, L_0x7fcde057f720;  1 drivers
v0x561b26f83320_0 .net "q", 0 0, L_0x561b28285980;  alias, 1 drivers
v0x561b26f833c0_0 .net "q_bar", 0 0, L_0x561b28285bb0;  1 drivers
S_0x561b279a4740 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b279a7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28285440 .functor AND 1, L_0x561b282862a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28285500 .functor NOT 1, L_0x561b28285440, C4<0>, C4<0>, C4<0>;
L_0x561b28285610 .functor AND 1, L_0x561b28285790, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28285680 .functor NOT 1, L_0x561b28285610, C4<0>, C4<0>, C4<0>;
v0x561b27904f10_0 .net *"_ivl_0", 0 0, L_0x561b28285440;  1 drivers
v0x561b27904ff0_0 .net *"_ivl_4", 0 0, L_0x561b28285610;  1 drivers
v0x561b279050d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27905170_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27975090_0 .net "preset", 0 0, L_0x7fcde057f720;  alias, 1 drivers
v0x561b27975130_0 .net "q", 0 0, L_0x561b28285160;  alias, 1 drivers
v0x561b279751d0_0 .net "q_bar", 0 0, L_0x561b28285340;  alias, 1 drivers
v0x561b27975270_0 .net "reset", 0 0, L_0x561b28285790;  1 drivers
v0x561b27975310_0 .net "set", 0 0, L_0x561b282862a0;  alias, 1 drivers
S_0x561b27744e10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b279a4740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28284fa0 .functor AND 1, L_0x561b28285500, L_0x7fcde057f720, C4<1>, C4<1>;
L_0x561b28285010 .functor AND 1, L_0x561b28284fa0, L_0x561b28285340, C4<1>, C4<1>;
L_0x561b28285160 .functor NOT 1, L_0x561b28285010, C4<0>, C4<0>, C4<0>;
L_0x561b28285260 .functor AND 1, L_0x561b28285680, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282852d0 .functor AND 1, L_0x561b28285260, L_0x561b28285160, C4<1>, C4<1>;
L_0x561b28285340 .functor NOT 1, L_0x561b282852d0, C4<0>, C4<0>, C4<0>;
v0x561b277b5550_0 .net *"_ivl_0", 0 0, L_0x561b28284fa0;  1 drivers
v0x561b277b5650_0 .net *"_ivl_2", 0 0, L_0x561b28285010;  1 drivers
v0x561b277b5730_0 .net *"_ivl_6", 0 0, L_0x561b28285260;  1 drivers
v0x561b2777d410_0 .net *"_ivl_8", 0 0, L_0x561b282852d0;  1 drivers
v0x561b2777d4f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2777d5e0_0 .net "preset", 0 0, L_0x7fcde057f720;  alias, 1 drivers
v0x561b26f45e70_0 .net "q", 0 0, L_0x561b28285160;  alias, 1 drivers
v0x561b26f45f30_0 .net "q_bar", 0 0, L_0x561b28285340;  alias, 1 drivers
v0x561b26f45ff0_0 .net "reset", 0 0, L_0x561b28285680;  1 drivers
v0x561b26f460b0_0 .net "set", 0 0, L_0x561b28285500;  1 drivers
S_0x561b27a1d050 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b279a7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28285d40 .functor AND 1, L_0x561b28285160, L_0x561b28286090, C4<1>, C4<1>;
L_0x561b28285db0 .functor NOT 1, L_0x561b28285d40, C4<0>, C4<0>, C4<0>;
L_0x561b28285ec0 .functor AND 1, L_0x561b28285340, L_0x561b28286090, C4<1>, C4<1>;
L_0x561b28285f80 .functor NOT 1, L_0x561b28285ec0, C4<0>, C4<0>, C4<0>;
v0x561b26f8db10_0 .net *"_ivl_0", 0 0, L_0x561b28285d40;  1 drivers
v0x561b26f8dc10_0 .net *"_ivl_4", 0 0, L_0x561b28285ec0;  1 drivers
v0x561b26f8dcf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b26f8dd90_0 .net "enable", 0 0, L_0x561b28286090;  1 drivers
v0x561b26f8de30_0 .net "preset", 0 0, L_0x7fcde057f720;  alias, 1 drivers
v0x561b26f8ded0_0 .net "q", 0 0, L_0x561b28285980;  alias, 1 drivers
v0x561b26f969c0_0 .net "q_bar", 0 0, L_0x561b28285bb0;  alias, 1 drivers
v0x561b26f96a60_0 .net "reset", 0 0, L_0x561b28285340;  alias, 1 drivers
v0x561b26f96b50_0 .net "set", 0 0, L_0x561b28285160;  alias, 1 drivers
S_0x561b277ed5d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27a1d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28285850 .functor AND 1, L_0x561b28285db0, L_0x7fcde057f720, C4<1>, C4<1>;
L_0x561b282858c0 .functor AND 1, L_0x561b28285850, L_0x561b28285bb0, C4<1>, C4<1>;
L_0x561b28285980 .functor NOT 1, L_0x561b282858c0, C4<0>, C4<0>, C4<0>;
L_0x561b28285a80 .functor AND 1, L_0x561b28285f80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28285af0 .functor AND 1, L_0x561b28285a80, L_0x561b28285980, C4<1>, C4<1>;
L_0x561b28285bb0 .functor NOT 1, L_0x561b28285af0, C4<0>, C4<0>, C4<0>;
v0x561b277ed7f0_0 .net *"_ivl_0", 0 0, L_0x561b28285850;  1 drivers
v0x561b2793cf30_0 .net *"_ivl_2", 0 0, L_0x561b282858c0;  1 drivers
v0x561b2793d010_0 .net *"_ivl_6", 0 0, L_0x561b28285a80;  1 drivers
v0x561b2793d0d0_0 .net *"_ivl_8", 0 0, L_0x561b28285af0;  1 drivers
v0x561b2793d1b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b26f8ae00_0 .net "preset", 0 0, L_0x7fcde057f720;  alias, 1 drivers
v0x561b26f8aea0_0 .net "q", 0 0, L_0x561b28285980;  alias, 1 drivers
v0x561b26f8af60_0 .net "q_bar", 0 0, L_0x561b28285bb0;  alias, 1 drivers
v0x561b26f8b020_0 .net "reset", 0 0, L_0x561b28285f80;  1 drivers
v0x561b26f8b170_0 .net "set", 0 0, L_0x561b28285db0;  1 drivers
S_0x561b26f98430 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28287500 .functor AND 1, L_0x561b28259cd0, L_0x561b2828b920, C4<1>, C4<1>;
L_0x561b28287570 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b282875e0 .functor AND 1, L_0x561b28287570, L_0x561b28286dd0, C4<1>, C4<1>;
L_0x561b282876a0 .functor OR 1, L_0x561b28287500, L_0x561b282875e0, C4<0>, C4<0>;
L_0x561b2840b520 .functor BUFT 1, L_0x561b28286dd0, C4<0>, C4<0>, C4<0>;
v0x561b27ed96e0_0 .net *"_ivl_4", 0 0, L_0x561b28287500;  1 drivers
v0x561b27ed97e0_0 .net *"_ivl_6", 0 0, L_0x561b28287570;  1 drivers
v0x561b27ede960_0 .net *"_ivl_8", 0 0, L_0x561b282875e0;  1 drivers
v0x561b27edea00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27edeaa0_0 .net "data", 0 0, L_0x561b2828b920;  1 drivers
v0x561b27edeb40_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27edebe0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b27eded10_0 .net "out", 0 0, L_0x561b2840b520;  1 drivers
v0x561b27ededb0_0 .net "q", 0 0, L_0x561b28286dd0;  1 drivers
v0x561b27edeee0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b26f986d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b26f98430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28286be0 .functor NOT 1, L_0x561b282876a0, C4<0>, C4<0>, C4<0>;
L_0x561b28287490 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ed9010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ed90d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ed9190_0 .net "d", 0 0, L_0x561b282876a0;  1 drivers
v0x561b27ed9230_0 .net "master_q", 0 0, L_0x561b282865b0;  1 drivers
v0x561b27ed92d0_0 .net "master_q_bar", 0 0, L_0x561b28286790;  1 drivers
L_0x7fcde057f768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ed93c0_0 .net "preset", 0 0, L_0x7fcde057f768;  1 drivers
v0x561b27ed94f0_0 .net "q", 0 0, L_0x561b28286dd0;  alias, 1 drivers
v0x561b27ed9590_0 .net "q_bar", 0 0, L_0x561b28287000;  1 drivers
S_0x561b26ff0db0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b26f986d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28286890 .functor AND 1, L_0x561b282876a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28286950 .functor NOT 1, L_0x561b28286890, C4<0>, C4<0>, C4<0>;
L_0x561b28286a60 .functor AND 1, L_0x561b28286be0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28286ad0 .functor NOT 1, L_0x561b28286a60, C4<0>, C4<0>, C4<0>;
v0x561b27ed69b0_0 .net *"_ivl_0", 0 0, L_0x561b28286890;  1 drivers
v0x561b27ed6ab0_0 .net *"_ivl_4", 0 0, L_0x561b28286a60;  1 drivers
v0x561b27ed6b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ed7450_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ed74f0_0 .net "preset", 0 0, L_0x7fcde057f768;  alias, 1 drivers
v0x561b27ed7590_0 .net "q", 0 0, L_0x561b282865b0;  alias, 1 drivers
v0x561b27ed7630_0 .net "q_bar", 0 0, L_0x561b28286790;  alias, 1 drivers
v0x561b27ed76d0_0 .net "reset", 0 0, L_0x561b28286be0;  1 drivers
v0x561b27ed7770_0 .net "set", 0 0, L_0x561b282876a0;  alias, 1 drivers
S_0x561b26ff1080 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b26ff0db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282863f0 .functor AND 1, L_0x561b28286950, L_0x7fcde057f768, C4<1>, C4<1>;
L_0x561b28286460 .functor AND 1, L_0x561b282863f0, L_0x561b28286790, C4<1>, C4<1>;
L_0x561b282865b0 .functor NOT 1, L_0x561b28286460, C4<0>, C4<0>, C4<0>;
L_0x561b282866b0 .functor AND 1, L_0x561b28286ad0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28286720 .functor AND 1, L_0x561b282866b0, L_0x561b282865b0, C4<1>, C4<1>;
L_0x561b28286790 .functor NOT 1, L_0x561b28286720, C4<0>, C4<0>, C4<0>;
v0x561b26f90a30_0 .net *"_ivl_0", 0 0, L_0x561b282863f0;  1 drivers
v0x561b26f90b30_0 .net *"_ivl_2", 0 0, L_0x561b28286460;  1 drivers
v0x561b26f90c10_0 .net *"_ivl_6", 0 0, L_0x561b282866b0;  1 drivers
v0x561b26f90cd0_0 .net *"_ivl_8", 0 0, L_0x561b28286720;  1 drivers
v0x561b26f90db0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ed64a0_0 .net "preset", 0 0, L_0x7fcde057f768;  alias, 1 drivers
v0x561b27ed6560_0 .net "q", 0 0, L_0x561b282865b0;  alias, 1 drivers
v0x561b27ed6620_0 .net "q_bar", 0 0, L_0x561b28286790;  alias, 1 drivers
v0x561b27ed66e0_0 .net "reset", 0 0, L_0x561b28286ad0;  1 drivers
v0x561b27ed6830_0 .net "set", 0 0, L_0x561b28286950;  1 drivers
S_0x561b27ed7940 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b26f986d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28287140 .functor AND 1, L_0x561b282865b0, L_0x561b28287490, C4<1>, C4<1>;
L_0x561b282871b0 .functor NOT 1, L_0x561b28287140, C4<0>, C4<0>, C4<0>;
L_0x561b282872c0 .functor AND 1, L_0x561b28286790, L_0x561b28287490, C4<1>, C4<1>;
L_0x561b28287380 .functor NOT 1, L_0x561b282872c0, C4<0>, C4<0>, C4<0>;
v0x561b27ed8850_0 .net *"_ivl_0", 0 0, L_0x561b28287140;  1 drivers
v0x561b27ed8950_0 .net *"_ivl_4", 0 0, L_0x561b282872c0;  1 drivers
v0x561b27ed8a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ed8ad0_0 .net "enable", 0 0, L_0x561b28287490;  1 drivers
v0x561b27ed8b70_0 .net "preset", 0 0, L_0x7fcde057f768;  alias, 1 drivers
v0x561b27ed8c10_0 .net "q", 0 0, L_0x561b28286dd0;  alias, 1 drivers
v0x561b27ed8cb0_0 .net "q_bar", 0 0, L_0x561b28287000;  alias, 1 drivers
v0x561b27ed8d50_0 .net "reset", 0 0, L_0x561b28286790;  alias, 1 drivers
v0x561b27ed8e40_0 .net "set", 0 0, L_0x561b282865b0;  alias, 1 drivers
S_0x561b27ed7ba0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ed7940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28286ca0 .functor AND 1, L_0x561b282871b0, L_0x7fcde057f768, C4<1>, C4<1>;
L_0x561b28286d10 .functor AND 1, L_0x561b28286ca0, L_0x561b28287000, C4<1>, C4<1>;
L_0x561b28286dd0 .functor NOT 1, L_0x561b28286d10, C4<0>, C4<0>, C4<0>;
L_0x561b28286ed0 .functor AND 1, L_0x561b28287380, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28286f40 .functor AND 1, L_0x561b28286ed0, L_0x561b28286dd0, C4<1>, C4<1>;
L_0x561b28287000 .functor NOT 1, L_0x561b28286f40, C4<0>, C4<0>, C4<0>;
v0x561b27ed7e60_0 .net *"_ivl_0", 0 0, L_0x561b28286ca0;  1 drivers
v0x561b27ed7f60_0 .net *"_ivl_2", 0 0, L_0x561b28286d10;  1 drivers
v0x561b27ed8040_0 .net *"_ivl_6", 0 0, L_0x561b28286ed0;  1 drivers
v0x561b27ed8100_0 .net *"_ivl_8", 0 0, L_0x561b28286f40;  1 drivers
v0x561b27ed81e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ed82d0_0 .net "preset", 0 0, L_0x7fcde057f768;  alias, 1 drivers
v0x561b27ed83c0_0 .net "q", 0 0, L_0x561b28286dd0;  alias, 1 drivers
v0x561b27ed8480_0 .net "q_bar", 0 0, L_0x561b28287000;  alias, 1 drivers
v0x561b27ed8540_0 .net "reset", 0 0, L_0x561b28287380;  1 drivers
v0x561b27ed8690_0 .net "set", 0 0, L_0x561b282871b0;  1 drivers
S_0x561b27edef80 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28288900 .functor AND 1, L_0x561b28259cd0, L_0x561b2828ba10, C4<1>, C4<1>;
L_0x561b28288970 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28288df0 .functor AND 1, L_0x561b28288970, L_0x561b282881d0, C4<1>, C4<1>;
L_0x561b28288e60 .functor OR 1, L_0x561b28288900, L_0x561b28288df0, C4<0>, C4<0>;
L_0x561b2840b5e0 .functor BUFT 1, L_0x561b282881d0, C4<0>, C4<0>, C4<0>;
v0x561b27ee2770_0 .net *"_ivl_4", 0 0, L_0x561b28288900;  1 drivers
v0x561b27ee2870_0 .net *"_ivl_6", 0 0, L_0x561b28288970;  1 drivers
v0x561b27ee2950_0 .net *"_ivl_8", 0 0, L_0x561b28288df0;  1 drivers
v0x561b27ee2a10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee2ab0_0 .net "data", 0 0, L_0x561b2828ba10;  1 drivers
v0x561b27ee2bc0_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27ee2c60_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b27ee2d00_0 .net "out", 0 0, L_0x561b2840b5e0;  1 drivers
v0x561b27ee2dc0_0 .net "q", 0 0, L_0x561b282881d0;  1 drivers
v0x561b27ee2ef0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27edf1b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27edef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28287fe0 .functor NOT 1, L_0x561b28288e60, C4<0>, C4<0>, C4<0>;
L_0x561b28288890 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ee20a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee2160_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee2220_0 .net "d", 0 0, L_0x561b28288e60;  1 drivers
v0x561b27ee22c0_0 .net "master_q", 0 0, L_0x561b282879b0;  1 drivers
v0x561b27ee2360_0 .net "master_q_bar", 0 0, L_0x561b28287b90;  1 drivers
L_0x7fcde057f7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ee2450_0 .net "preset", 0 0, L_0x7fcde057f7b0;  1 drivers
v0x561b27ee2580_0 .net "q", 0 0, L_0x561b282881d0;  alias, 1 drivers
v0x561b27ee2620_0 .net "q_bar", 0 0, L_0x561b28288400;  1 drivers
S_0x561b27edf3e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27edf1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28287c90 .functor AND 1, L_0x561b28288e60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28287d50 .functor NOT 1, L_0x561b28287c90, C4<0>, C4<0>, C4<0>;
L_0x561b28287e60 .functor AND 1, L_0x561b28287fe0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28287ed0 .functor NOT 1, L_0x561b28287e60, C4<0>, C4<0>, C4<0>;
v0x561b27ee0260_0 .net *"_ivl_0", 0 0, L_0x561b28287c90;  1 drivers
v0x561b27ee0360_0 .net *"_ivl_4", 0 0, L_0x561b28287e60;  1 drivers
v0x561b27ee0440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee04e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee0580_0 .net "preset", 0 0, L_0x7fcde057f7b0;  alias, 1 drivers
v0x561b27ee0620_0 .net "q", 0 0, L_0x561b282879b0;  alias, 1 drivers
v0x561b27ee06c0_0 .net "q_bar", 0 0, L_0x561b28287b90;  alias, 1 drivers
v0x561b27ee0760_0 .net "reset", 0 0, L_0x561b28287fe0;  1 drivers
v0x561b27ee0800_0 .net "set", 0 0, L_0x561b28288e60;  alias, 1 drivers
S_0x561b27edf620 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27edf3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282877f0 .functor AND 1, L_0x561b28287d50, L_0x7fcde057f7b0, C4<1>, C4<1>;
L_0x561b28287860 .functor AND 1, L_0x561b282877f0, L_0x561b28287b90, C4<1>, C4<1>;
L_0x561b282879b0 .functor NOT 1, L_0x561b28287860, C4<0>, C4<0>, C4<0>;
L_0x561b28287ab0 .functor AND 1, L_0x561b28287ed0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28287b20 .functor AND 1, L_0x561b28287ab0, L_0x561b282879b0, C4<1>, C4<1>;
L_0x561b28287b90 .functor NOT 1, L_0x561b28287b20, C4<0>, C4<0>, C4<0>;
v0x561b27edf8a0_0 .net *"_ivl_0", 0 0, L_0x561b282877f0;  1 drivers
v0x561b27edf9a0_0 .net *"_ivl_2", 0 0, L_0x561b28287860;  1 drivers
v0x561b27edfa80_0 .net *"_ivl_6", 0 0, L_0x561b28287ab0;  1 drivers
v0x561b27edfb40_0 .net *"_ivl_8", 0 0, L_0x561b28287b20;  1 drivers
v0x561b27edfc20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27edfd10_0 .net "preset", 0 0, L_0x7fcde057f7b0;  alias, 1 drivers
v0x561b27edfdd0_0 .net "q", 0 0, L_0x561b282879b0;  alias, 1 drivers
v0x561b27edfe90_0 .net "q_bar", 0 0, L_0x561b28287b90;  alias, 1 drivers
v0x561b27edff50_0 .net "reset", 0 0, L_0x561b28287ed0;  1 drivers
v0x561b27ee00a0_0 .net "set", 0 0, L_0x561b28287d50;  1 drivers
S_0x561b27ee09d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27edf1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28288540 .functor AND 1, L_0x561b282879b0, L_0x561b28288890, C4<1>, C4<1>;
L_0x561b282885b0 .functor NOT 1, L_0x561b28288540, C4<0>, C4<0>, C4<0>;
L_0x561b282886c0 .functor AND 1, L_0x561b28287b90, L_0x561b28288890, C4<1>, C4<1>;
L_0x561b28288780 .functor NOT 1, L_0x561b282886c0, C4<0>, C4<0>, C4<0>;
v0x561b27ee18e0_0 .net *"_ivl_0", 0 0, L_0x561b28288540;  1 drivers
v0x561b27ee19e0_0 .net *"_ivl_4", 0 0, L_0x561b282886c0;  1 drivers
v0x561b27ee1ac0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee1b60_0 .net "enable", 0 0, L_0x561b28288890;  1 drivers
v0x561b27ee1c00_0 .net "preset", 0 0, L_0x7fcde057f7b0;  alias, 1 drivers
v0x561b27ee1ca0_0 .net "q", 0 0, L_0x561b282881d0;  alias, 1 drivers
v0x561b27ee1d40_0 .net "q_bar", 0 0, L_0x561b28288400;  alias, 1 drivers
v0x561b27ee1de0_0 .net "reset", 0 0, L_0x561b28287b90;  alias, 1 drivers
v0x561b27ee1ed0_0 .net "set", 0 0, L_0x561b282879b0;  alias, 1 drivers
S_0x561b27ee0c30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ee09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282880a0 .functor AND 1, L_0x561b282885b0, L_0x7fcde057f7b0, C4<1>, C4<1>;
L_0x561b28288110 .functor AND 1, L_0x561b282880a0, L_0x561b28288400, C4<1>, C4<1>;
L_0x561b282881d0 .functor NOT 1, L_0x561b28288110, C4<0>, C4<0>, C4<0>;
L_0x561b282882d0 .functor AND 1, L_0x561b28288780, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28288340 .functor AND 1, L_0x561b282882d0, L_0x561b282881d0, C4<1>, C4<1>;
L_0x561b28288400 .functor NOT 1, L_0x561b28288340, C4<0>, C4<0>, C4<0>;
v0x561b27ee0ef0_0 .net *"_ivl_0", 0 0, L_0x561b282880a0;  1 drivers
v0x561b27ee0ff0_0 .net *"_ivl_2", 0 0, L_0x561b28288110;  1 drivers
v0x561b27ee10d0_0 .net *"_ivl_6", 0 0, L_0x561b282882d0;  1 drivers
v0x561b27ee1190_0 .net *"_ivl_8", 0 0, L_0x561b28288340;  1 drivers
v0x561b27ee1270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee1360_0 .net "preset", 0 0, L_0x7fcde057f7b0;  alias, 1 drivers
v0x561b27ee1450_0 .net "q", 0 0, L_0x561b282881d0;  alias, 1 drivers
v0x561b27ee1510_0 .net "q_bar", 0 0, L_0x561b28288400;  alias, 1 drivers
v0x561b27ee15d0_0 .net "reset", 0 0, L_0x561b28288780;  1 drivers
v0x561b27ee1720_0 .net "set", 0 0, L_0x561b282885b0;  1 drivers
S_0x561b27ee3050 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28289d10 .functor AND 1, L_0x561b28259cd0, L_0x561b2828bb40, C4<1>, C4<1>;
L_0x561b28289d80 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28289df0 .functor AND 1, L_0x561b28289d80, L_0x561b28289630, C4<1>, C4<1>;
L_0x561b28289eb0 .functor OR 1, L_0x561b28289d10, L_0x561b28289df0, C4<0>, C4<0>;
L_0x561b2840b6c0 .functor BUFT 1, L_0x561b28289630, C4<0>, C4<0>, C4<0>;
v0x561b27ee6a20_0 .net *"_ivl_4", 0 0, L_0x561b28289d10;  1 drivers
v0x561b27ee6b20_0 .net *"_ivl_6", 0 0, L_0x561b28289d80;  1 drivers
v0x561b27ee6c00_0 .net *"_ivl_8", 0 0, L_0x561b28289df0;  1 drivers
v0x561b27ee6cc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee6d60_0 .net "data", 0 0, L_0x561b2828bb40;  1 drivers
v0x561b27ee6e70_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27ee6f10_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b27ee6fb0_0 .net "out", 0 0, L_0x561b2840b6c0;  1 drivers
v0x561b27ee7070_0 .net "q", 0 0, L_0x561b28289630;  1 drivers
v0x561b27ee71a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27ee32a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ee3050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282894e0 .functor NOT 1, L_0x561b28289eb0, C4<0>, C4<0>, C4<0>;
L_0x561b28289ca0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ee6350_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee6410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee64d0_0 .net "d", 0 0, L_0x561b28289eb0;  1 drivers
v0x561b27ee6570_0 .net "master_q", 0 0, L_0x561b282890d0;  1 drivers
v0x561b27ee6610_0 .net "master_q_bar", 0 0, L_0x561b282892b0;  1 drivers
L_0x7fcde057f7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ee6700_0 .net "preset", 0 0, L_0x7fcde057f7f8;  1 drivers
v0x561b27ee6830_0 .net "q", 0 0, L_0x561b28289630;  alias, 1 drivers
v0x561b27ee68d0_0 .net "q_bar", 0 0, L_0x561b28289810;  1 drivers
S_0x561b27ee3580 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ee32a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28289320 .functor AND 1, L_0x561b28289eb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28289390 .functor NOT 1, L_0x561b28289320, C4<0>, C4<0>, C4<0>;
L_0x561b28289400 .functor AND 1, L_0x561b282894e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28289470 .functor NOT 1, L_0x561b28289400, C4<0>, C4<0>, C4<0>;
v0x561b27ee4510_0 .net *"_ivl_0", 0 0, L_0x561b28289320;  1 drivers
v0x561b27ee4610_0 .net *"_ivl_4", 0 0, L_0x561b28289400;  1 drivers
v0x561b27ee46f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee4790_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee4830_0 .net "preset", 0 0, L_0x7fcde057f7f8;  alias, 1 drivers
v0x561b27ee48d0_0 .net "q", 0 0, L_0x561b282890d0;  alias, 1 drivers
v0x561b27ee4970_0 .net "q_bar", 0 0, L_0x561b282892b0;  alias, 1 drivers
v0x561b27ee4a10_0 .net "reset", 0 0, L_0x561b282894e0;  1 drivers
v0x561b27ee4ab0_0 .net "set", 0 0, L_0x561b28289eb0;  alias, 1 drivers
S_0x561b27ee3870 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ee3580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28288f60 .functor AND 1, L_0x561b28289390, L_0x7fcde057f7f8, C4<1>, C4<1>;
L_0x561b28288fd0 .functor AND 1, L_0x561b28288f60, L_0x561b282892b0, C4<1>, C4<1>;
L_0x561b282890d0 .functor NOT 1, L_0x561b28288fd0, C4<0>, C4<0>, C4<0>;
L_0x561b282891d0 .functor AND 1, L_0x561b28289470, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28289240 .functor AND 1, L_0x561b282891d0, L_0x561b282890d0, C4<1>, C4<1>;
L_0x561b282892b0 .functor NOT 1, L_0x561b28289240, C4<0>, C4<0>, C4<0>;
v0x561b27ee3b50_0 .net *"_ivl_0", 0 0, L_0x561b28288f60;  1 drivers
v0x561b27ee3c50_0 .net *"_ivl_2", 0 0, L_0x561b28288fd0;  1 drivers
v0x561b27ee3d30_0 .net *"_ivl_6", 0 0, L_0x561b282891d0;  1 drivers
v0x561b27ee3df0_0 .net *"_ivl_8", 0 0, L_0x561b28289240;  1 drivers
v0x561b27ee3ed0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee3fc0_0 .net "preset", 0 0, L_0x7fcde057f7f8;  alias, 1 drivers
v0x561b27ee4080_0 .net "q", 0 0, L_0x561b282890d0;  alias, 1 drivers
v0x561b27ee4140_0 .net "q_bar", 0 0, L_0x561b282892b0;  alias, 1 drivers
v0x561b27ee4200_0 .net "reset", 0 0, L_0x561b28289470;  1 drivers
v0x561b27ee4350_0 .net "set", 0 0, L_0x561b28289390;  1 drivers
S_0x561b27ee4c80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ee32a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28289950 .functor AND 1, L_0x561b282890d0, L_0x561b28289ca0, C4<1>, C4<1>;
L_0x561b282899c0 .functor NOT 1, L_0x561b28289950, C4<0>, C4<0>, C4<0>;
L_0x561b28289ad0 .functor AND 1, L_0x561b282892b0, L_0x561b28289ca0, C4<1>, C4<1>;
L_0x561b28289b90 .functor NOT 1, L_0x561b28289ad0, C4<0>, C4<0>, C4<0>;
v0x561b27ee5b90_0 .net *"_ivl_0", 0 0, L_0x561b28289950;  1 drivers
v0x561b27ee5c90_0 .net *"_ivl_4", 0 0, L_0x561b28289ad0;  1 drivers
v0x561b27ee5d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee5e10_0 .net "enable", 0 0, L_0x561b28289ca0;  1 drivers
v0x561b27ee5eb0_0 .net "preset", 0 0, L_0x7fcde057f7f8;  alias, 1 drivers
v0x561b27ee5f50_0 .net "q", 0 0, L_0x561b28289630;  alias, 1 drivers
v0x561b27ee5ff0_0 .net "q_bar", 0 0, L_0x561b28289810;  alias, 1 drivers
v0x561b27ee6090_0 .net "reset", 0 0, L_0x561b282892b0;  alias, 1 drivers
v0x561b27ee6180_0 .net "set", 0 0, L_0x561b282890d0;  alias, 1 drivers
S_0x561b27ee4ee0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ee4c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28289550 .functor AND 1, L_0x561b282899c0, L_0x7fcde057f7f8, C4<1>, C4<1>;
L_0x561b282895c0 .functor AND 1, L_0x561b28289550, L_0x561b28289810, C4<1>, C4<1>;
L_0x561b28289630 .functor NOT 1, L_0x561b282895c0, C4<0>, C4<0>, C4<0>;
L_0x561b28289730 .functor AND 1, L_0x561b28289b90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282897a0 .functor AND 1, L_0x561b28289730, L_0x561b28289630, C4<1>, C4<1>;
L_0x561b28289810 .functor NOT 1, L_0x561b282897a0, C4<0>, C4<0>, C4<0>;
v0x561b27ee51a0_0 .net *"_ivl_0", 0 0, L_0x561b28289550;  1 drivers
v0x561b27ee52a0_0 .net *"_ivl_2", 0 0, L_0x561b282895c0;  1 drivers
v0x561b27ee5380_0 .net *"_ivl_6", 0 0, L_0x561b28289730;  1 drivers
v0x561b27ee5440_0 .net *"_ivl_8", 0 0, L_0x561b282897a0;  1 drivers
v0x561b27ee5520_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee5610_0 .net "preset", 0 0, L_0x7fcde057f7f8;  alias, 1 drivers
v0x561b27ee5700_0 .net "q", 0 0, L_0x561b28289630;  alias, 1 drivers
v0x561b27ee57c0_0 .net "q_bar", 0 0, L_0x561b28289810;  alias, 1 drivers
v0x561b27ee5880_0 .net "reset", 0 0, L_0x561b28289b90;  1 drivers
v0x561b27ee59d0_0 .net "set", 0 0, L_0x561b282899c0;  1 drivers
S_0x561b27ee7300 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b2794a8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2828b160 .functor AND 1, L_0x561b28259cd0, L_0x561b2828bc30, C4<1>, C4<1>;
L_0x561b2828b1d0 .functor NOT 1, L_0x561b28259cd0, C4<0>, C4<0>, C4<0>;
L_0x561b2828b240 .functor AND 1, L_0x561b2828b1d0, L_0x561b2828aa30, C4<1>, C4<1>;
L_0x561b2828b300 .functor OR 1, L_0x561b2828b160, L_0x561b2828b240, C4<0>, C4<0>;
L_0x561b2840b7a0 .functor BUFT 1, L_0x561b2828aa30, C4<0>, C4<0>, C4<0>;
v0x561b27eeacd0_0 .net *"_ivl_4", 0 0, L_0x561b2828b160;  1 drivers
v0x561b27eeadd0_0 .net *"_ivl_6", 0 0, L_0x561b2828b1d0;  1 drivers
v0x561b27eeaeb0_0 .net *"_ivl_8", 0 0, L_0x561b2828b240;  1 drivers
v0x561b27eeaf70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eeb010_0 .net "data", 0 0, L_0x561b2828bc30;  1 drivers
v0x561b27eeb120_0 .net "enable_in", 0 0, L_0x561b28259cd0;  alias, 1 drivers
v0x561b27eeb1c0_0 .net "enable_out", 0 0, L_0x7fcde057f888;  alias, 1 drivers
v0x561b27eeb260_0 .net "out", 0 0, L_0x561b2840b7a0;  1 drivers
v0x561b27eeb320_0 .net "q", 0 0, L_0x561b2828aa30;  1 drivers
v0x561b27eeb450_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27ee7550 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ee7300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828a840 .functor NOT 1, L_0x561b2828b300, C4<0>, C4<0>, C4<0>;
L_0x561b2828b0f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27eea600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eea6c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eea780_0 .net "d", 0 0, L_0x561b2828b300;  1 drivers
v0x561b27eea820_0 .net "master_q", 0 0, L_0x561b2828a210;  1 drivers
v0x561b27eea8c0_0 .net "master_q_bar", 0 0, L_0x561b2828a3f0;  1 drivers
L_0x7fcde057f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27eea9b0_0 .net "preset", 0 0, L_0x7fcde057f840;  1 drivers
v0x561b27eeaae0_0 .net "q", 0 0, L_0x561b2828aa30;  alias, 1 drivers
v0x561b27eeab80_0 .net "q_bar", 0 0, L_0x561b2828ac60;  1 drivers
S_0x561b27ee7830 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ee7550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828a4f0 .functor AND 1, L_0x561b2828b300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828a5b0 .functor NOT 1, L_0x561b2828a4f0, C4<0>, C4<0>, C4<0>;
L_0x561b2828a6c0 .functor AND 1, L_0x561b2828a840, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2828a730 .functor NOT 1, L_0x561b2828a6c0, C4<0>, C4<0>, C4<0>;
v0x561b27ee87c0_0 .net *"_ivl_0", 0 0, L_0x561b2828a4f0;  1 drivers
v0x561b27ee88c0_0 .net *"_ivl_4", 0 0, L_0x561b2828a6c0;  1 drivers
v0x561b27ee89a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee8a40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ee8ae0_0 .net "preset", 0 0, L_0x7fcde057f840;  alias, 1 drivers
v0x561b27ee8b80_0 .net "q", 0 0, L_0x561b2828a210;  alias, 1 drivers
v0x561b27ee8c20_0 .net "q_bar", 0 0, L_0x561b2828a3f0;  alias, 1 drivers
v0x561b27ee8cc0_0 .net "reset", 0 0, L_0x561b2828a840;  1 drivers
v0x561b27ee8d60_0 .net "set", 0 0, L_0x561b2828b300;  alias, 1 drivers
S_0x561b27ee7b20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ee7830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828a050 .functor AND 1, L_0x561b2828a5b0, L_0x7fcde057f840, C4<1>, C4<1>;
L_0x561b2828a0c0 .functor AND 1, L_0x561b2828a050, L_0x561b2828a3f0, C4<1>, C4<1>;
L_0x561b2828a210 .functor NOT 1, L_0x561b2828a0c0, C4<0>, C4<0>, C4<0>;
L_0x561b2828a310 .functor AND 1, L_0x561b2828a730, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828a380 .functor AND 1, L_0x561b2828a310, L_0x561b2828a210, C4<1>, C4<1>;
L_0x561b2828a3f0 .functor NOT 1, L_0x561b2828a380, C4<0>, C4<0>, C4<0>;
v0x561b27ee7e00_0 .net *"_ivl_0", 0 0, L_0x561b2828a050;  1 drivers
v0x561b27ee7f00_0 .net *"_ivl_2", 0 0, L_0x561b2828a0c0;  1 drivers
v0x561b27ee7fe0_0 .net *"_ivl_6", 0 0, L_0x561b2828a310;  1 drivers
v0x561b27ee80a0_0 .net *"_ivl_8", 0 0, L_0x561b2828a380;  1 drivers
v0x561b27ee8180_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee8270_0 .net "preset", 0 0, L_0x7fcde057f840;  alias, 1 drivers
v0x561b27ee8330_0 .net "q", 0 0, L_0x561b2828a210;  alias, 1 drivers
v0x561b27ee83f0_0 .net "q_bar", 0 0, L_0x561b2828a3f0;  alias, 1 drivers
v0x561b27ee84b0_0 .net "reset", 0 0, L_0x561b2828a730;  1 drivers
v0x561b27ee8600_0 .net "set", 0 0, L_0x561b2828a5b0;  1 drivers
S_0x561b27ee8f30 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ee7550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2828ada0 .functor AND 1, L_0x561b2828a210, L_0x561b2828b0f0, C4<1>, C4<1>;
L_0x561b2828ae10 .functor NOT 1, L_0x561b2828ada0, C4<0>, C4<0>, C4<0>;
L_0x561b2828af20 .functor AND 1, L_0x561b2828a3f0, L_0x561b2828b0f0, C4<1>, C4<1>;
L_0x561b2828afe0 .functor NOT 1, L_0x561b2828af20, C4<0>, C4<0>, C4<0>;
v0x561b27ee9e40_0 .net *"_ivl_0", 0 0, L_0x561b2828ada0;  1 drivers
v0x561b27ee9f40_0 .net *"_ivl_4", 0 0, L_0x561b2828af20;  1 drivers
v0x561b27eea020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eea0c0_0 .net "enable", 0 0, L_0x561b2828b0f0;  1 drivers
v0x561b27eea160_0 .net "preset", 0 0, L_0x7fcde057f840;  alias, 1 drivers
v0x561b27eea200_0 .net "q", 0 0, L_0x561b2828aa30;  alias, 1 drivers
v0x561b27eea2a0_0 .net "q_bar", 0 0, L_0x561b2828ac60;  alias, 1 drivers
v0x561b27eea340_0 .net "reset", 0 0, L_0x561b2828a3f0;  alias, 1 drivers
v0x561b27eea430_0 .net "set", 0 0, L_0x561b2828a210;  alias, 1 drivers
S_0x561b27ee9190 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ee8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2828a900 .functor AND 1, L_0x561b2828ae10, L_0x7fcde057f840, C4<1>, C4<1>;
L_0x561b2828a970 .functor AND 1, L_0x561b2828a900, L_0x561b2828ac60, C4<1>, C4<1>;
L_0x561b2828aa30 .functor NOT 1, L_0x561b2828a970, C4<0>, C4<0>, C4<0>;
L_0x561b2828ab30 .functor AND 1, L_0x561b2828afe0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2828aba0 .functor AND 1, L_0x561b2828ab30, L_0x561b2828aa30, C4<1>, C4<1>;
L_0x561b2828ac60 .functor NOT 1, L_0x561b2828aba0, C4<0>, C4<0>, C4<0>;
v0x561b27ee9450_0 .net *"_ivl_0", 0 0, L_0x561b2828a900;  1 drivers
v0x561b27ee9550_0 .net *"_ivl_2", 0 0, L_0x561b2828a970;  1 drivers
v0x561b27ee9630_0 .net *"_ivl_6", 0 0, L_0x561b2828ab30;  1 drivers
v0x561b27ee96f0_0 .net *"_ivl_8", 0 0, L_0x561b2828aba0;  1 drivers
v0x561b27ee97d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ee98c0_0 .net "preset", 0 0, L_0x7fcde057f840;  alias, 1 drivers
v0x561b27ee99b0_0 .net "q", 0 0, L_0x561b2828aa30;  alias, 1 drivers
v0x561b27ee9a70_0 .net "q_bar", 0 0, L_0x561b2828ac60;  alias, 1 drivers
v0x561b27ee9b30_0 .net "reset", 0 0, L_0x561b2828afe0;  1 drivers
v0x561b27ee9c80_0 .net "set", 0 0, L_0x561b2828ae10;  1 drivers
S_0x561b27eeba70 .scope module, "mem" "memory" 3 442, 12 1 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "data";
    .port_info 6 /OUTPUT 8 "out";
L_0x561b283aa650 .functor AND 1, v0x561b28257e70_0, L_0x561b283aa520, C4<1>, C4<1>;
L_0x561b283aa850 .functor AND 1, v0x561b28257dd0_0, L_0x561b283aa760, C4<1>, C4<1>;
L_0x561b283b6350 .functor AND 1, v0x561b28257e70_0, L_0x561b283b6260, C4<1>, C4<1>;
L_0x561b283b6500 .functor AND 1, v0x561b28257dd0_0, L_0x561b283b6410, C4<1>, C4<1>;
L_0x561b283c2150 .functor AND 1, v0x561b28257e70_0, L_0x561b283c2060, C4<1>, C4<1>;
L_0x561b283c22b0 .functor AND 1, v0x561b28257dd0_0, L_0x561b283c21c0, C4<1>, C4<1>;
L_0x561b283ce9c0 .functor AND 1, v0x561b28257e70_0, L_0x561b283ce8d0, C4<1>, C4<1>;
L_0x561b283cebc0 .functor AND 1, v0x561b28257dd0_0, L_0x561b283cea80, C4<1>, C4<1>;
L_0x561b283da8d0 .functor AND 1, v0x561b28257e70_0, L_0x561b283da7e0, C4<1>, C4<1>;
L_0x561b283daae0 .functor AND 1, v0x561b28257dd0_0, L_0x561b283da990, C4<1>, C4<1>;
L_0x561b283e6800 .functor AND 1, v0x561b28257e70_0, L_0x561b283e6710, C4<1>, C4<1>;
L_0x561b283e6a20 .functor AND 1, v0x561b28257dd0_0, L_0x561b283e68c0, C4<1>, C4<1>;
L_0x561b27f338c0 .functor AND 1, v0x561b28257e70_0, L_0x561b283f26e0, C4<1>, C4<1>;
L_0x561b283e69b0 .functor AND 1, v0x561b28257dd0_0, L_0x561b283f2990, C4<1>, C4<1>;
L_0x561b283fe820 .functor AND 1, v0x561b28257e70_0, L_0x561b283fe730, C4<1>, C4<1>;
L_0x561b283fea60 .functor AND 1, v0x561b28257dd0_0, L_0x561b283fe8e0, C4<1>, C4<1>;
L_0x561b2840a830 .functor AND 1, v0x561b28257e70_0, L_0x561b2840a740, C4<1>, C4<1>;
L_0x561b2840aa80 .functor AND 1, v0x561b28257dd0_0, L_0x561b2840a8f0, C4<1>, C4<1>;
L_0x7fcde05831e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b28045730_0 .net/2u *"_ivl_0", 7 0, L_0x7fcde05831e8;  1 drivers
L_0x7fcde05848b0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x561b28045830_0 .net/2u *"_ivl_102", 7 0, L_0x7fcde05848b0;  1 drivers
v0x561b28045910_0 .net *"_ivl_104", 0 0, L_0x561b2840a8f0;  1 drivers
L_0x7fcde05834b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b280459b0_0 .net/2u *"_ivl_12", 7 0, L_0x7fcde05834b8;  1 drivers
v0x561b28045a90_0 .net *"_ivl_14", 0 0, L_0x561b283b6260;  1 drivers
L_0x7fcde0583500 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b28045ba0_0 .net/2u *"_ivl_18", 7 0, L_0x7fcde0583500;  1 drivers
v0x561b28045c80_0 .net *"_ivl_2", 0 0, L_0x561b283aa520;  1 drivers
v0x561b28045d40_0 .net *"_ivl_20", 0 0, L_0x561b283b6410;  1 drivers
L_0x7fcde0583788 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x561b28045e00_0 .net/2u *"_ivl_24", 7 0, L_0x7fcde0583788;  1 drivers
v0x561b28045ee0_0 .net *"_ivl_26", 0 0, L_0x561b283c2060;  1 drivers
L_0x7fcde05837d0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x561b28045fa0_0 .net/2u *"_ivl_30", 7 0, L_0x7fcde05837d0;  1 drivers
v0x561b28046080_0 .net *"_ivl_32", 0 0, L_0x561b283c21c0;  1 drivers
L_0x7fcde0583a58 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x561b28046140_0 .net/2u *"_ivl_36", 7 0, L_0x7fcde0583a58;  1 drivers
v0x561b28046220_0 .net *"_ivl_38", 0 0, L_0x561b283ce8d0;  1 drivers
L_0x7fcde0583aa0 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x561b280462e0_0 .net/2u *"_ivl_42", 7 0, L_0x7fcde0583aa0;  1 drivers
v0x561b280463c0_0 .net *"_ivl_44", 0 0, L_0x561b283cea80;  1 drivers
L_0x7fcde0583d28 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x561b28046480_0 .net/2u *"_ivl_48", 7 0, L_0x7fcde0583d28;  1 drivers
v0x561b28046670_0 .net *"_ivl_50", 0 0, L_0x561b283da7e0;  1 drivers
L_0x7fcde0583d70 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x561b28046730_0 .net/2u *"_ivl_54", 7 0, L_0x7fcde0583d70;  1 drivers
v0x561b28046810_0 .net *"_ivl_56", 0 0, L_0x561b283da990;  1 drivers
L_0x7fcde0583230 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b280468d0_0 .net/2u *"_ivl_6", 7 0, L_0x7fcde0583230;  1 drivers
L_0x7fcde0583ff8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x561b280469b0_0 .net/2u *"_ivl_60", 7 0, L_0x7fcde0583ff8;  1 drivers
v0x561b28046a90_0 .net *"_ivl_62", 0 0, L_0x561b283e6710;  1 drivers
L_0x7fcde0584040 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x561b28046b50_0 .net/2u *"_ivl_66", 7 0, L_0x7fcde0584040;  1 drivers
v0x561b28046c30_0 .net *"_ivl_68", 0 0, L_0x561b283e68c0;  1 drivers
L_0x7fcde05842c8 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x561b28046cf0_0 .net/2u *"_ivl_72", 7 0, L_0x7fcde05842c8;  1 drivers
v0x561b28046dd0_0 .net *"_ivl_74", 0 0, L_0x561b283f26e0;  1 drivers
L_0x7fcde0584310 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x561b28046e90_0 .net/2u *"_ivl_78", 7 0, L_0x7fcde0584310;  1 drivers
v0x561b28046f70_0 .net *"_ivl_8", 0 0, L_0x561b283aa760;  1 drivers
v0x561b28047030_0 .net *"_ivl_80", 0 0, L_0x561b283f2990;  1 drivers
L_0x7fcde0584598 .functor BUFT 1, C4<00000111>, C4<0>, C4<0>, C4<0>;
v0x561b280470f0_0 .net/2u *"_ivl_84", 7 0, L_0x7fcde0584598;  1 drivers
v0x561b280471d0_0 .net *"_ivl_86", 0 0, L_0x561b283fe730;  1 drivers
L_0x7fcde05845e0 .functor BUFT 1, C4<00000111>, C4<0>, C4<0>, C4<0>;
v0x561b28047290_0 .net/2u *"_ivl_90", 7 0, L_0x7fcde05845e0;  1 drivers
v0x561b28047580_0 .net *"_ivl_92", 0 0, L_0x561b283fe8e0;  1 drivers
L_0x7fcde0584868 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x561b28047640_0 .net/2u *"_ivl_96", 7 0, L_0x7fcde0584868;  1 drivers
v0x561b28047720_0 .net *"_ivl_98", 0 0, L_0x561b2840a740;  1 drivers
v0x561b280477e0_0 .net "address", 7 0, L_0x561b282a1f60;  alias, 1 drivers
v0x561b280478c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28047960_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28047a20_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28047ae0_0 .net "read_enable", 0 0, v0x561b28257dd0_0;  1 drivers
v0x561b28047ba0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28047c40_0 .net "write_enable", 0 0, v0x561b28257e70_0;  1 drivers
L_0x561b283aa520 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05831e8;
L_0x561b283aa760 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583230;
L_0x561b283b6260 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05834b8;
L_0x561b283b6410 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583500;
L_0x561b283c2060 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583788;
L_0x561b283c21c0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05837d0;
L_0x561b283ce8d0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583a58;
L_0x561b283cea80 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583aa0;
L_0x561b283da7e0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583d28;
L_0x561b283da990 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583d70;
L_0x561b283e6710 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0583ff8;
L_0x561b283e68c0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0584040;
L_0x561b283f26e0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05842c8;
L_0x561b283f2990 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0584310;
L_0x561b283fe730 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0584598;
L_0x561b283fe8e0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05845e0;
L_0x561b2840a740 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde0584868;
L_0x561b2840a8f0 .cmp/eq 8, L_0x561b282a1f60, L_0x7fcde05848b0;
S_0x561b27eebd00 .scope module, "mem0" "byte_register" 12 3, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27f10c60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f10d20_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27f10de0_0 .net "enable_in", 0 0, L_0x561b283aa650;  1 drivers
v0x561b27f10f90_0 .net "enable_out", 0 0, L_0x561b283aa850;  1 drivers
v0x561b27f11140_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27f111e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a99a0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283a9a90 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283a9b80 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283a9c70 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283a9d60 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283a9e50 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283a9f80 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283aa070 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283aa1b0_0_0 .concat [ 1 1 1 1], L_0x561b2839eaa0, L_0x561b2839fed0, L_0x561b283a13d0, L_0x561b283a2960;
LS_0x561b283aa1b0_0_4 .concat [ 1 1 1 1], L_0x561b283a4150, L_0x561b283a56e0, L_0x561b283a6c70, L_0x561b283a8200;
L_0x561b283aa1b0 .concat [ 4 4 0 0], LS_0x561b283aa1b0_0_0, LS_0x561b283aa1b0_0_4;
S_0x561b27eebfe0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2839fbe0 .functor AND 1, L_0x561b283aa650, L_0x561b283a99a0, C4<1>, C4<1>;
L_0x561b2839fc50 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b2839fcc0 .functor AND 1, L_0x561b2839fc50, L_0x561b2839f4f0, C4<1>, C4<1>;
L_0x561b2839fd80 .functor OR 1, L_0x561b2839fbe0, L_0x561b2839fcc0, C4<0>, C4<0>;
o0x7fcde067a518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27eef9d0_0 name=_ivl_0
v0x561b27eefad0_0 .net *"_ivl_4", 0 0, L_0x561b2839fbe0;  1 drivers
v0x561b27eefbb0_0 .net *"_ivl_6", 0 0, L_0x561b2839fc50;  1 drivers
v0x561b27eefc70_0 .net *"_ivl_8", 0 0, L_0x561b2839fcc0;  1 drivers
v0x561b27eefd50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eefe40_0 .net "data", 0 0, L_0x561b283a99a0;  1 drivers
v0x561b27eeff00_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27eeffc0_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27ef0080_0 .net "out", 0 0, L_0x561b2839eaa0;  1 drivers
v0x561b27ef01d0_0 .net "q", 0 0, L_0x561b2839f4f0;  1 drivers
v0x561b27ef0270_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2839eaa0 .functor MUXZ 1, o0x7fcde067a518, L_0x561b2839f4f0, L_0x561b283aa850, C4<>;
S_0x561b27eec2e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27eebfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2839f300 .functor NOT 1, L_0x561b2839fd80, C4<0>, C4<0>, C4<0>;
L_0x561b2839fb70 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27eef300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eef3c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eef480_0 .net "d", 0 0, L_0x561b2839fd80;  1 drivers
v0x561b27eef520_0 .net "master_q", 0 0, L_0x561b2839ecd0;  1 drivers
v0x561b27eef5c0_0 .net "master_q_bar", 0 0, L_0x561b2839eeb0;  1 drivers
L_0x7fcde0582fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27eef6b0_0 .net "preset", 0 0, L_0x7fcde0582fa8;  1 drivers
v0x561b27eef7e0_0 .net "q", 0 0, L_0x561b2839f4f0;  alias, 1 drivers
v0x561b27eef880_0 .net "q_bar", 0 0, L_0x561b2839f6e0;  1 drivers
S_0x561b27eec5c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27eec2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2839efb0 .functor AND 1, L_0x561b2839fd80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2839f070 .functor NOT 1, L_0x561b2839efb0, C4<0>, C4<0>, C4<0>;
L_0x561b2839f180 .functor AND 1, L_0x561b2839f300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2839f1f0 .functor NOT 1, L_0x561b2839f180, C4<0>, C4<0>, C4<0>;
v0x561b27eed4c0_0 .net *"_ivl_0", 0 0, L_0x561b2839efb0;  1 drivers
v0x561b27eed5c0_0 .net *"_ivl_4", 0 0, L_0x561b2839f180;  1 drivers
v0x561b27eed6a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eed740_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27eed7e0_0 .net "preset", 0 0, L_0x7fcde0582fa8;  alias, 1 drivers
v0x561b27eed880_0 .net "q", 0 0, L_0x561b2839ecd0;  alias, 1 drivers
v0x561b27eed920_0 .net "q_bar", 0 0, L_0x561b2839eeb0;  alias, 1 drivers
v0x561b27eed9c0_0 .net "reset", 0 0, L_0x561b2839f300;  1 drivers
v0x561b27eeda60_0 .net "set", 0 0, L_0x561b2839fd80;  alias, 1 drivers
S_0x561b27eec8b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27eec5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2839e690 .functor AND 1, L_0x561b2839f070, L_0x7fcde0582fa8, C4<1>, C4<1>;
L_0x561b2839ebd0 .functor AND 1, L_0x561b2839e690, L_0x561b2839eeb0, C4<1>, C4<1>;
L_0x561b2839ecd0 .functor NOT 1, L_0x561b2839ebd0, C4<0>, C4<0>, C4<0>;
L_0x561b2839edd0 .functor AND 1, L_0x561b2839f1f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2839ee40 .functor AND 1, L_0x561b2839edd0, L_0x561b2839ecd0, C4<1>, C4<1>;
L_0x561b2839eeb0 .functor NOT 1, L_0x561b2839ee40, C4<0>, C4<0>, C4<0>;
v0x561b27eecb90_0 .net *"_ivl_0", 0 0, L_0x561b2839e690;  1 drivers
v0x561b27eecc90_0 .net *"_ivl_2", 0 0, L_0x561b2839ebd0;  1 drivers
v0x561b27eecd70_0 .net *"_ivl_6", 0 0, L_0x561b2839edd0;  1 drivers
v0x561b27eece30_0 .net *"_ivl_8", 0 0, L_0x561b2839ee40;  1 drivers
v0x561b27eecf10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eed000_0 .net "preset", 0 0, L_0x7fcde0582fa8;  alias, 1 drivers
v0x561b27eed0c0_0 .net "q", 0 0, L_0x561b2839ecd0;  alias, 1 drivers
v0x561b27eed180_0 .net "q_bar", 0 0, L_0x561b2839eeb0;  alias, 1 drivers
v0x561b27eed240_0 .net "reset", 0 0, L_0x561b2839f1f0;  1 drivers
v0x561b27eed300_0 .net "set", 0 0, L_0x561b2839f070;  1 drivers
S_0x561b27eedc30 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27eec2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2839f820 .functor AND 1, L_0x561b2839ecd0, L_0x561b2839fb70, C4<1>, C4<1>;
L_0x561b2839f890 .functor NOT 1, L_0x561b2839f820, C4<0>, C4<0>, C4<0>;
L_0x561b2839f9a0 .functor AND 1, L_0x561b2839eeb0, L_0x561b2839fb70, C4<1>, C4<1>;
L_0x561b2839fa60 .functor NOT 1, L_0x561b2839f9a0, C4<0>, C4<0>, C4<0>;
v0x561b27eeeb40_0 .net *"_ivl_0", 0 0, L_0x561b2839f820;  1 drivers
v0x561b27eeec40_0 .net *"_ivl_4", 0 0, L_0x561b2839f9a0;  1 drivers
v0x561b27eeed20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eeedc0_0 .net "enable", 0 0, L_0x561b2839fb70;  1 drivers
v0x561b27eeee60_0 .net "preset", 0 0, L_0x7fcde0582fa8;  alias, 1 drivers
v0x561b27eeef00_0 .net "q", 0 0, L_0x561b2839f4f0;  alias, 1 drivers
v0x561b27eeefa0_0 .net "q_bar", 0 0, L_0x561b2839f6e0;  alias, 1 drivers
v0x561b27eef040_0 .net "reset", 0 0, L_0x561b2839eeb0;  alias, 1 drivers
v0x561b27eef130_0 .net "set", 0 0, L_0x561b2839ecd0;  alias, 1 drivers
S_0x561b27eede90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27eedc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2839f3c0 .functor AND 1, L_0x561b2839f890, L_0x7fcde0582fa8, C4<1>, C4<1>;
L_0x561b2839f430 .functor AND 1, L_0x561b2839f3c0, L_0x561b2839f6e0, C4<1>, C4<1>;
L_0x561b2839f4f0 .functor NOT 1, L_0x561b2839f430, C4<0>, C4<0>, C4<0>;
L_0x561b2839f5b0 .functor AND 1, L_0x561b2839fa60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2839f620 .functor AND 1, L_0x561b2839f5b0, L_0x561b2839f4f0, C4<1>, C4<1>;
L_0x561b2839f6e0 .functor NOT 1, L_0x561b2839f620, C4<0>, C4<0>, C4<0>;
v0x561b27eee150_0 .net *"_ivl_0", 0 0, L_0x561b2839f3c0;  1 drivers
v0x561b27eee250_0 .net *"_ivl_2", 0 0, L_0x561b2839f430;  1 drivers
v0x561b27eee330_0 .net *"_ivl_6", 0 0, L_0x561b2839f5b0;  1 drivers
v0x561b27eee3f0_0 .net *"_ivl_8", 0 0, L_0x561b2839f620;  1 drivers
v0x561b27eee4d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eee5c0_0 .net "preset", 0 0, L_0x7fcde0582fa8;  alias, 1 drivers
v0x561b27eee6b0_0 .net "q", 0 0, L_0x561b2839f4f0;  alias, 1 drivers
v0x561b27eee770_0 .net "q_bar", 0 0, L_0x561b2839f6e0;  alias, 1 drivers
v0x561b27eee830_0 .net "reset", 0 0, L_0x561b2839fa60;  1 drivers
v0x561b27eee980_0 .net "set", 0 0, L_0x561b2839f890;  1 drivers
S_0x561b27ef03d0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a10b0 .functor AND 1, L_0x561b283aa650, L_0x561b283a9a90, C4<1>, C4<1>;
L_0x561b283a1120 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a1190 .functor AND 1, L_0x561b283a1120, L_0x561b283a09c0, C4<1>, C4<1>;
L_0x561b283a1250 .functor OR 1, L_0x561b283a10b0, L_0x561b283a1190, C4<0>, C4<0>;
o0x7fcde067b238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27ef3dd0_0 name=_ivl_0
v0x561b27ef3ed0_0 .net *"_ivl_4", 0 0, L_0x561b283a10b0;  1 drivers
v0x561b27ef3fb0_0 .net *"_ivl_6", 0 0, L_0x561b283a1120;  1 drivers
v0x561b27ef4050_0 .net *"_ivl_8", 0 0, L_0x561b283a1190;  1 drivers
v0x561b27ef40f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef4190_0 .net "data", 0 0, L_0x561b283a9a90;  1 drivers
v0x561b27ef4230_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27ef42d0_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27ef4370_0 .net "out", 0 0, L_0x561b2839fed0;  1 drivers
v0x561b27ef44a0_0 .net "q", 0 0, L_0x561b283a09c0;  1 drivers
v0x561b27ef4540_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2839fed0 .functor MUXZ 1, o0x7fcde067b238, L_0x561b283a09c0, L_0x561b283aa850, C4<>;
S_0x561b27ef0640 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ef03d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a07d0 .functor NOT 1, L_0x561b283a1250, C4<0>, C4<0>, C4<0>;
L_0x561b283a1040 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ef3700_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef37c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef3880_0 .net "d", 0 0, L_0x561b283a1250;  1 drivers
v0x561b27ef3920_0 .net "master_q", 0 0, L_0x561b283a0170;  1 drivers
v0x561b27ef39c0_0 .net "master_q_bar", 0 0, L_0x561b283a0350;  1 drivers
L_0x7fcde0582ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ef3ab0_0 .net "preset", 0 0, L_0x7fcde0582ff0;  1 drivers
v0x561b27ef3be0_0 .net "q", 0 0, L_0x561b283a09c0;  alias, 1 drivers
v0x561b27ef3c80_0 .net "q_bar", 0 0, L_0x561b283a0bb0;  1 drivers
S_0x561b27ef0900 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ef0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a0450 .functor AND 1, L_0x561b283a1250, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a0510 .functor NOT 1, L_0x561b283a0450, C4<0>, C4<0>, C4<0>;
L_0x561b283a0620 .functor AND 1, L_0x561b283a07d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a0690 .functor NOT 1, L_0x561b283a0620, C4<0>, C4<0>, C4<0>;
v0x561b27ef1890_0 .net *"_ivl_0", 0 0, L_0x561b283a0450;  1 drivers
v0x561b27ef1990_0 .net *"_ivl_4", 0 0, L_0x561b283a0620;  1 drivers
v0x561b27ef1a70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef1b10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef1bb0_0 .net "preset", 0 0, L_0x7fcde0582ff0;  alias, 1 drivers
v0x561b27ef1c50_0 .net "q", 0 0, L_0x561b283a0170;  alias, 1 drivers
v0x561b27ef1cf0_0 .net "q_bar", 0 0, L_0x561b283a0350;  alias, 1 drivers
v0x561b27ef1d90_0 .net "reset", 0 0, L_0x561b283a07d0;  1 drivers
v0x561b27ef1e30_0 .net "set", 0 0, L_0x561b283a1250;  alias, 1 drivers
S_0x561b27ef0bf0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ef0900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a0000 .functor AND 1, L_0x561b283a0510, L_0x7fcde0582ff0, C4<1>, C4<1>;
L_0x561b283a0070 .functor AND 1, L_0x561b283a0000, L_0x561b283a0350, C4<1>, C4<1>;
L_0x561b283a0170 .functor NOT 1, L_0x561b283a0070, C4<0>, C4<0>, C4<0>;
L_0x561b283a0270 .functor AND 1, L_0x561b283a0690, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a02e0 .functor AND 1, L_0x561b283a0270, L_0x561b283a0170, C4<1>, C4<1>;
L_0x561b283a0350 .functor NOT 1, L_0x561b283a02e0, C4<0>, C4<0>, C4<0>;
v0x561b27ef0ed0_0 .net *"_ivl_0", 0 0, L_0x561b283a0000;  1 drivers
v0x561b27ef0fd0_0 .net *"_ivl_2", 0 0, L_0x561b283a0070;  1 drivers
v0x561b27ef10b0_0 .net *"_ivl_6", 0 0, L_0x561b283a0270;  1 drivers
v0x561b27ef1170_0 .net *"_ivl_8", 0 0, L_0x561b283a02e0;  1 drivers
v0x561b27ef1250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef1340_0 .net "preset", 0 0, L_0x7fcde0582ff0;  alias, 1 drivers
v0x561b27ef1400_0 .net "q", 0 0, L_0x561b283a0170;  alias, 1 drivers
v0x561b27ef14c0_0 .net "q_bar", 0 0, L_0x561b283a0350;  alias, 1 drivers
v0x561b27ef1580_0 .net "reset", 0 0, L_0x561b283a0690;  1 drivers
v0x561b27ef16d0_0 .net "set", 0 0, L_0x561b283a0510;  1 drivers
S_0x561b27ef2000 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ef0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a0cf0 .functor AND 1, L_0x561b283a0170, L_0x561b283a1040, C4<1>, C4<1>;
L_0x561b283a0d60 .functor NOT 1, L_0x561b283a0cf0, C4<0>, C4<0>, C4<0>;
L_0x561b283a0e70 .functor AND 1, L_0x561b283a0350, L_0x561b283a1040, C4<1>, C4<1>;
L_0x561b283a0f30 .functor NOT 1, L_0x561b283a0e70, C4<0>, C4<0>, C4<0>;
v0x561b27ef2f40_0 .net *"_ivl_0", 0 0, L_0x561b283a0cf0;  1 drivers
v0x561b27ef3040_0 .net *"_ivl_4", 0 0, L_0x561b283a0e70;  1 drivers
v0x561b27ef3120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef31c0_0 .net "enable", 0 0, L_0x561b283a1040;  1 drivers
v0x561b27ef3260_0 .net "preset", 0 0, L_0x7fcde0582ff0;  alias, 1 drivers
v0x561b27ef3300_0 .net "q", 0 0, L_0x561b283a09c0;  alias, 1 drivers
v0x561b27ef33a0_0 .net "q_bar", 0 0, L_0x561b283a0bb0;  alias, 1 drivers
v0x561b27ef3440_0 .net "reset", 0 0, L_0x561b283a0350;  alias, 1 drivers
v0x561b27ef3530_0 .net "set", 0 0, L_0x561b283a0170;  alias, 1 drivers
S_0x561b27ef2260 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ef2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a0890 .functor AND 1, L_0x561b283a0d60, L_0x7fcde0582ff0, C4<1>, C4<1>;
L_0x561b283a0900 .functor AND 1, L_0x561b283a0890, L_0x561b283a0bb0, C4<1>, C4<1>;
L_0x561b283a09c0 .functor NOT 1, L_0x561b283a0900, C4<0>, C4<0>, C4<0>;
L_0x561b283a0a80 .functor AND 1, L_0x561b283a0f30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a0af0 .functor AND 1, L_0x561b283a0a80, L_0x561b283a09c0, C4<1>, C4<1>;
L_0x561b283a0bb0 .functor NOT 1, L_0x561b283a0af0, C4<0>, C4<0>, C4<0>;
v0x561b27ef2520_0 .net *"_ivl_0", 0 0, L_0x561b283a0890;  1 drivers
v0x561b27ef2620_0 .net *"_ivl_2", 0 0, L_0x561b283a0900;  1 drivers
v0x561b27ef2700_0 .net *"_ivl_6", 0 0, L_0x561b283a0a80;  1 drivers
v0x561b27ef27f0_0 .net *"_ivl_8", 0 0, L_0x561b283a0af0;  1 drivers
v0x561b27ef28d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef29c0_0 .net "preset", 0 0, L_0x7fcde0582ff0;  alias, 1 drivers
v0x561b27ef2ab0_0 .net "q", 0 0, L_0x561b283a09c0;  alias, 1 drivers
v0x561b27ef2b70_0 .net "q_bar", 0 0, L_0x561b283a0bb0;  alias, 1 drivers
v0x561b27ef2c30_0 .net "reset", 0 0, L_0x561b283a0f30;  1 drivers
v0x561b27ef2d80_0 .net "set", 0 0, L_0x561b283a0d60;  1 drivers
S_0x561b27ef45e0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a2640 .functor AND 1, L_0x561b283aa650, L_0x561b283a9b80, C4<1>, C4<1>;
L_0x561b283a26b0 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a2720 .functor AND 1, L_0x561b283a26b0, L_0x561b283a1ef0, C4<1>, C4<1>;
L_0x561b283a27e0 .functor OR 1, L_0x561b283a2640, L_0x561b283a2720, C4<0>, C4<0>;
o0x7fcde067bef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27ef7f50_0 name=_ivl_0
v0x561b27ef8050_0 .net *"_ivl_4", 0 0, L_0x561b283a2640;  1 drivers
v0x561b27ef8130_0 .net *"_ivl_6", 0 0, L_0x561b283a26b0;  1 drivers
v0x561b27ef81f0_0 .net *"_ivl_8", 0 0, L_0x561b283a2720;  1 drivers
v0x561b27ef82d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef83c0_0 .net "data", 0 0, L_0x561b283a9b80;  1 drivers
v0x561b27ef8480_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27ef8570_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27ef8660_0 .net "out", 0 0, L_0x561b283a13d0;  1 drivers
v0x561b27ef87b0_0 .net "q", 0 0, L_0x561b283a1ef0;  1 drivers
v0x561b27ef8850_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a13d0 .functor MUXZ 1, o0x7fcde067bef8, L_0x561b283a1ef0, L_0x561b283aa850, C4<>;
S_0x561b27ef4810 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ef45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a1d00 .functor NOT 1, L_0x561b283a27e0, C4<0>, C4<0>, C4<0>;
L_0x561b283a25d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ef7880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef7940_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef7a00_0 .net "d", 0 0, L_0x561b283a27e0;  1 drivers
v0x561b27ef7aa0_0 .net "master_q", 0 0, L_0x561b283a1670;  1 drivers
v0x561b27ef7b40_0 .net "master_q_bar", 0 0, L_0x561b283a1880;  1 drivers
L_0x7fcde0583038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ef7c30_0 .net "preset", 0 0, L_0x7fcde0583038;  1 drivers
v0x561b27ef7d60_0 .net "q", 0 0, L_0x561b283a1ef0;  alias, 1 drivers
v0x561b27ef7e00_0 .net "q_bar", 0 0, L_0x561b283a2110;  1 drivers
S_0x561b27ef4a40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ef4810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a1980 .functor AND 1, L_0x561b283a27e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a1a40 .functor NOT 1, L_0x561b283a1980, C4<0>, C4<0>, C4<0>;
L_0x561b283a1b50 .functor AND 1, L_0x561b283a1d00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a1bc0 .functor NOT 1, L_0x561b283a1b50, C4<0>, C4<0>, C4<0>;
v0x561b27ef59b0_0 .net *"_ivl_0", 0 0, L_0x561b283a1980;  1 drivers
v0x561b27ef5ab0_0 .net *"_ivl_4", 0 0, L_0x561b283a1b50;  1 drivers
v0x561b27ef5b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef5c30_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ef5cd0_0 .net "preset", 0 0, L_0x7fcde0583038;  alias, 1 drivers
v0x561b27ef5d70_0 .net "q", 0 0, L_0x561b283a1670;  alias, 1 drivers
v0x561b27ef5e40_0 .net "q_bar", 0 0, L_0x561b283a1880;  alias, 1 drivers
v0x561b27ef5f10_0 .net "reset", 0 0, L_0x561b283a1d00;  1 drivers
v0x561b27ef5fb0_0 .net "set", 0 0, L_0x561b283a27e0;  alias, 1 drivers
S_0x561b27ef4ce0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ef4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a1500 .functor AND 1, L_0x561b283a1a40, L_0x7fcde0583038, C4<1>, C4<1>;
L_0x561b283a1570 .functor AND 1, L_0x561b283a1500, L_0x561b283a1880, C4<1>, C4<1>;
L_0x561b283a1670 .functor NOT 1, L_0x561b283a1570, C4<0>, C4<0>, C4<0>;
L_0x561b283a1770 .functor AND 1, L_0x561b283a1bc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a1810 .functor AND 1, L_0x561b283a1770, L_0x561b283a1670, C4<1>, C4<1>;
L_0x561b283a1880 .functor NOT 1, L_0x561b283a1810, C4<0>, C4<0>, C4<0>;
v0x561b27ef4fc0_0 .net *"_ivl_0", 0 0, L_0x561b283a1500;  1 drivers
v0x561b27ef50c0_0 .net *"_ivl_2", 0 0, L_0x561b283a1570;  1 drivers
v0x561b27ef51a0_0 .net *"_ivl_6", 0 0, L_0x561b283a1770;  1 drivers
v0x561b27ef5290_0 .net *"_ivl_8", 0 0, L_0x561b283a1810;  1 drivers
v0x561b27ef5370_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef5460_0 .net "preset", 0 0, L_0x7fcde0583038;  alias, 1 drivers
v0x561b27ef5520_0 .net "q", 0 0, L_0x561b283a1670;  alias, 1 drivers
v0x561b27ef55e0_0 .net "q_bar", 0 0, L_0x561b283a1880;  alias, 1 drivers
v0x561b27ef56a0_0 .net "reset", 0 0, L_0x561b283a1bc0;  1 drivers
v0x561b27ef57f0_0 .net "set", 0 0, L_0x561b283a1a40;  1 drivers
S_0x561b27ef6180 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ef4810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a2250 .functor AND 1, L_0x561b283a1670, L_0x561b283a25d0, C4<1>, C4<1>;
L_0x561b283a22c0 .functor NOT 1, L_0x561b283a2250, C4<0>, C4<0>, C4<0>;
L_0x561b283a23d0 .functor AND 1, L_0x561b283a1880, L_0x561b283a25d0, C4<1>, C4<1>;
L_0x561b283a2490 .functor NOT 1, L_0x561b283a23d0, C4<0>, C4<0>, C4<0>;
v0x561b27ef70c0_0 .net *"_ivl_0", 0 0, L_0x561b283a2250;  1 drivers
v0x561b27ef71c0_0 .net *"_ivl_4", 0 0, L_0x561b283a23d0;  1 drivers
v0x561b27ef72a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef7340_0 .net "enable", 0 0, L_0x561b283a25d0;  1 drivers
v0x561b27ef73e0_0 .net "preset", 0 0, L_0x7fcde0583038;  alias, 1 drivers
v0x561b27ef7480_0 .net "q", 0 0, L_0x561b283a1ef0;  alias, 1 drivers
v0x561b27ef7520_0 .net "q_bar", 0 0, L_0x561b283a2110;  alias, 1 drivers
v0x561b27ef75c0_0 .net "reset", 0 0, L_0x561b283a1880;  alias, 1 drivers
v0x561b27ef76b0_0 .net "set", 0 0, L_0x561b283a1670;  alias, 1 drivers
S_0x561b27ef63e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ef6180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a1dc0 .functor AND 1, L_0x561b283a22c0, L_0x7fcde0583038, C4<1>, C4<1>;
L_0x561b283a1e30 .functor AND 1, L_0x561b283a1dc0, L_0x561b283a2110, C4<1>, C4<1>;
L_0x561b283a1ef0 .functor NOT 1, L_0x561b283a1e30, C4<0>, C4<0>, C4<0>;
L_0x561b283a1fb0 .functor AND 1, L_0x561b283a2490, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a2050 .functor AND 1, L_0x561b283a1fb0, L_0x561b283a1ef0, C4<1>, C4<1>;
L_0x561b283a2110 .functor NOT 1, L_0x561b283a2050, C4<0>, C4<0>, C4<0>;
v0x561b27ef66a0_0 .net *"_ivl_0", 0 0, L_0x561b283a1dc0;  1 drivers
v0x561b27ef67a0_0 .net *"_ivl_2", 0 0, L_0x561b283a1e30;  1 drivers
v0x561b27ef6880_0 .net *"_ivl_6", 0 0, L_0x561b283a1fb0;  1 drivers
v0x561b27ef6970_0 .net *"_ivl_8", 0 0, L_0x561b283a2050;  1 drivers
v0x561b27ef6a50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef6b40_0 .net "preset", 0 0, L_0x7fcde0583038;  alias, 1 drivers
v0x561b27ef6c30_0 .net "q", 0 0, L_0x561b283a1ef0;  alias, 1 drivers
v0x561b27ef6cf0_0 .net "q_bar", 0 0, L_0x561b283a2110;  alias, 1 drivers
v0x561b27ef6db0_0 .net "reset", 0 0, L_0x561b283a2490;  1 drivers
v0x561b27ef6f00_0 .net "set", 0 0, L_0x561b283a22c0;  1 drivers
S_0x561b27ef89b0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a3c20 .functor AND 1, L_0x561b283aa650, L_0x561b283a9c70, C4<1>, C4<1>;
L_0x561b283a3c90 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a3f10 .functor AND 1, L_0x561b283a3c90, L_0x561b283a3480, C4<1>, C4<1>;
L_0x561b283a3fd0 .functor OR 1, L_0x561b283a3c20, L_0x561b283a3f10, C4<0>, C4<0>;
o0x7fcde067cbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27efe330_0 name=_ivl_0
v0x561b27efe430_0 .net *"_ivl_4", 0 0, L_0x561b283a3c20;  1 drivers
v0x561b27efe510_0 .net *"_ivl_6", 0 0, L_0x561b283a3c90;  1 drivers
v0x561b27efe5d0_0 .net *"_ivl_8", 0 0, L_0x561b283a3f10;  1 drivers
v0x561b27efe6b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27efe7a0_0 .net "data", 0 0, L_0x561b283a9c70;  1 drivers
v0x561b27efe860_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27efe900_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27efe9a0_0 .net "out", 0 0, L_0x561b283a2960;  1 drivers
v0x561b27efeaf0_0 .net "q", 0 0, L_0x561b283a3480;  1 drivers
v0x561b27efeb90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a2960 .functor MUXZ 1, o0x7fcde067cbb8, L_0x561b283a3480, L_0x561b283aa850, C4<>;
S_0x561b27ef8c00 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ef89b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a3290 .functor NOT 1, L_0x561b283a3fd0, C4<0>, C4<0>, C4<0>;
L_0x561b283a3bb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ede510_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ede5d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ede690_0 .net "d", 0 0, L_0x561b283a3fd0;  1 drivers
v0x561b27ede730_0 .net "master_q", 0 0, L_0x561b283a2c00;  1 drivers
v0x561b27ede7d0_0 .net "master_q_bar", 0 0, L_0x561b283a2e10;  1 drivers
L_0x7fcde0583080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ede8c0_0 .net "preset", 0 0, L_0x7fcde0583080;  1 drivers
v0x561b27efe190_0 .net "q", 0 0, L_0x561b283a3480;  alias, 1 drivers
v0x561b27efe230_0 .net "q_bar", 0 0, L_0x561b283a36a0;  1 drivers
S_0x561b27ef8ee0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ef8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a2f10 .functor AND 1, L_0x561b283a3fd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a2fd0 .functor NOT 1, L_0x561b283a2f10, C4<0>, C4<0>, C4<0>;
L_0x561b283a30e0 .functor AND 1, L_0x561b283a3290, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a3150 .functor NOT 1, L_0x561b283a30e0, C4<0>, C4<0>, C4<0>;
v0x561b27ef9e70_0 .net *"_ivl_0", 0 0, L_0x561b283a2f10;  1 drivers
v0x561b27ef9f70_0 .net *"_ivl_4", 0 0, L_0x561b283a30e0;  1 drivers
v0x561b27efa050_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27edc950_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27edc9f0_0 .net "preset", 0 0, L_0x7fcde0583080;  alias, 1 drivers
v0x561b27edca90_0 .net "q", 0 0, L_0x561b283a2c00;  alias, 1 drivers
v0x561b27edcb30_0 .net "q_bar", 0 0, L_0x561b283a2e10;  alias, 1 drivers
v0x561b27edcbd0_0 .net "reset", 0 0, L_0x561b283a3290;  1 drivers
v0x561b27edcc70_0 .net "set", 0 0, L_0x561b283a3fd0;  alias, 1 drivers
S_0x561b27ef91d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ef8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a2a90 .functor AND 1, L_0x561b283a2fd0, L_0x7fcde0583080, C4<1>, C4<1>;
L_0x561b283a2b00 .functor AND 1, L_0x561b283a2a90, L_0x561b283a2e10, C4<1>, C4<1>;
L_0x561b283a2c00 .functor NOT 1, L_0x561b283a2b00, C4<0>, C4<0>, C4<0>;
L_0x561b283a2d00 .functor AND 1, L_0x561b283a3150, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a2da0 .functor AND 1, L_0x561b283a2d00, L_0x561b283a2c00, C4<1>, C4<1>;
L_0x561b283a2e10 .functor NOT 1, L_0x561b283a2da0, C4<0>, C4<0>, C4<0>;
v0x561b27ef94b0_0 .net *"_ivl_0", 0 0, L_0x561b283a2a90;  1 drivers
v0x561b27ef95b0_0 .net *"_ivl_2", 0 0, L_0x561b283a2b00;  1 drivers
v0x561b27ef9690_0 .net *"_ivl_6", 0 0, L_0x561b283a2d00;  1 drivers
v0x561b27ef9750_0 .net *"_ivl_8", 0 0, L_0x561b283a2da0;  1 drivers
v0x561b27ef9830_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ef9920_0 .net "preset", 0 0, L_0x7fcde0583080;  alias, 1 drivers
v0x561b27ef99e0_0 .net "q", 0 0, L_0x561b283a2c00;  alias, 1 drivers
v0x561b27ef9aa0_0 .net "q_bar", 0 0, L_0x561b283a2e10;  alias, 1 drivers
v0x561b27ef9b60_0 .net "reset", 0 0, L_0x561b283a3150;  1 drivers
v0x561b27ef9cb0_0 .net "set", 0 0, L_0x561b283a2fd0;  1 drivers
S_0x561b27edce40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ef8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a3830 .functor AND 1, L_0x561b283a2c00, L_0x561b283a3bb0, C4<1>, C4<1>;
L_0x561b283a38a0 .functor NOT 1, L_0x561b283a3830, C4<0>, C4<0>, C4<0>;
L_0x561b283a39b0 .functor AND 1, L_0x561b283a2e10, L_0x561b283a3bb0, C4<1>, C4<1>;
L_0x561b283a3a70 .functor NOT 1, L_0x561b283a39b0, C4<0>, C4<0>, C4<0>;
v0x561b27eddd50_0 .net *"_ivl_0", 0 0, L_0x561b283a3830;  1 drivers
v0x561b27edde50_0 .net *"_ivl_4", 0 0, L_0x561b283a39b0;  1 drivers
v0x561b27eddf30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27eddfd0_0 .net "enable", 0 0, L_0x561b283a3bb0;  1 drivers
v0x561b27ede070_0 .net "preset", 0 0, L_0x7fcde0583080;  alias, 1 drivers
v0x561b27ede110_0 .net "q", 0 0, L_0x561b283a3480;  alias, 1 drivers
v0x561b27ede1b0_0 .net "q_bar", 0 0, L_0x561b283a36a0;  alias, 1 drivers
v0x561b27ede250_0 .net "reset", 0 0, L_0x561b283a2e10;  alias, 1 drivers
v0x561b27ede340_0 .net "set", 0 0, L_0x561b283a2c00;  alias, 1 drivers
S_0x561b27edd0a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27edce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a3350 .functor AND 1, L_0x561b283a38a0, L_0x7fcde0583080, C4<1>, C4<1>;
L_0x561b283a33c0 .functor AND 1, L_0x561b283a3350, L_0x561b283a36a0, C4<1>, C4<1>;
L_0x561b283a3480 .functor NOT 1, L_0x561b283a33c0, C4<0>, C4<0>, C4<0>;
L_0x561b283a3540 .functor AND 1, L_0x561b283a3a70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a35e0 .functor AND 1, L_0x561b283a3540, L_0x561b283a3480, C4<1>, C4<1>;
L_0x561b283a36a0 .functor NOT 1, L_0x561b283a35e0, C4<0>, C4<0>, C4<0>;
v0x561b27edd360_0 .net *"_ivl_0", 0 0, L_0x561b283a3350;  1 drivers
v0x561b27edd460_0 .net *"_ivl_2", 0 0, L_0x561b283a33c0;  1 drivers
v0x561b27edd540_0 .net *"_ivl_6", 0 0, L_0x561b283a3540;  1 drivers
v0x561b27edd600_0 .net *"_ivl_8", 0 0, L_0x561b283a35e0;  1 drivers
v0x561b27edd6e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27edd7d0_0 .net "preset", 0 0, L_0x7fcde0583080;  alias, 1 drivers
v0x561b27edd8c0_0 .net "q", 0 0, L_0x561b283a3480;  alias, 1 drivers
v0x561b27edd980_0 .net "q_bar", 0 0, L_0x561b283a36a0;  alias, 1 drivers
v0x561b27edda40_0 .net "reset", 0 0, L_0x561b283a3a70;  1 drivers
v0x561b27eddb90_0 .net "set", 0 0, L_0x561b283a38a0;  1 drivers
S_0x561b27efecf0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a53c0 .functor AND 1, L_0x561b283aa650, L_0x561b283a9d60, C4<1>, C4<1>;
L_0x561b283a5430 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a54a0 .functor AND 1, L_0x561b283a5430, L_0x561b283a4c70, C4<1>, C4<1>;
L_0x561b283a5560 .functor OR 1, L_0x561b283a53c0, L_0x561b283a54a0, C4<0>, C4<0>;
o0x7fcde067d878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f03710_0 name=_ivl_0
v0x561b27f03810_0 .net *"_ivl_4", 0 0, L_0x561b283a53c0;  1 drivers
v0x561b27f038f0_0 .net *"_ivl_6", 0 0, L_0x561b283a5430;  1 drivers
v0x561b27f039b0_0 .net *"_ivl_8", 0 0, L_0x561b283a54a0;  1 drivers
v0x561b27f03a90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f03b80_0 .net "data", 0 0, L_0x561b283a9d60;  1 drivers
v0x561b27f03c40_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27f03d70_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27f03ea0_0 .net "out", 0 0, L_0x561b283a4150;  1 drivers
v0x561b27f03ff0_0 .net "q", 0 0, L_0x561b283a4c70;  1 drivers
v0x561b27f04090_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a4150 .functor MUXZ 1, o0x7fcde067d878, L_0x561b283a4c70, L_0x561b283aa850, C4<>;
S_0x561b27efef90 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27efecf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a4a80 .functor NOT 1, L_0x561b283a5560, C4<0>, C4<0>, C4<0>;
L_0x561b283a5350 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f03040_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f03100_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f031c0_0 .net "d", 0 0, L_0x561b283a5560;  1 drivers
v0x561b27f03260_0 .net "master_q", 0 0, L_0x561b283a43f0;  1 drivers
v0x561b27f03300_0 .net "master_q_bar", 0 0, L_0x561b283a4600;  1 drivers
L_0x7fcde05830c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f033f0_0 .net "preset", 0 0, L_0x7fcde05830c8;  1 drivers
v0x561b27f03520_0 .net "q", 0 0, L_0x561b283a4c70;  alias, 1 drivers
v0x561b27f035c0_0 .net "q_bar", 0 0, L_0x561b283a4e90;  1 drivers
S_0x561b27eff270 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27efef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a4700 .functor AND 1, L_0x561b283a5560, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a47c0 .functor NOT 1, L_0x561b283a4700, C4<0>, C4<0>, C4<0>;
L_0x561b283a48d0 .functor AND 1, L_0x561b283a4a80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a4940 .functor NOT 1, L_0x561b283a48d0, C4<0>, C4<0>, C4<0>;
v0x561b27f00200_0 .net *"_ivl_0", 0 0, L_0x561b283a4700;  1 drivers
v0x561b27f00300_0 .net *"_ivl_4", 0 0, L_0x561b283a48d0;  1 drivers
v0x561b27f003e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f00480_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27edb940_0 .net "preset", 0 0, L_0x7fcde05830c8;  alias, 1 drivers
v0x561b27edb9e0_0 .net "q", 0 0, L_0x561b283a43f0;  alias, 1 drivers
v0x561b27edba80_0 .net "q_bar", 0 0, L_0x561b283a4600;  alias, 1 drivers
v0x561b27edbb20_0 .net "reset", 0 0, L_0x561b283a4a80;  1 drivers
v0x561b27edbbc0_0 .net "set", 0 0, L_0x561b283a5560;  alias, 1 drivers
S_0x561b27eff560 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27eff270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a4280 .functor AND 1, L_0x561b283a47c0, L_0x7fcde05830c8, C4<1>, C4<1>;
L_0x561b283a42f0 .functor AND 1, L_0x561b283a4280, L_0x561b283a4600, C4<1>, C4<1>;
L_0x561b283a43f0 .functor NOT 1, L_0x561b283a42f0, C4<0>, C4<0>, C4<0>;
L_0x561b283a44f0 .functor AND 1, L_0x561b283a4940, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a4590 .functor AND 1, L_0x561b283a44f0, L_0x561b283a43f0, C4<1>, C4<1>;
L_0x561b283a4600 .functor NOT 1, L_0x561b283a4590, C4<0>, C4<0>, C4<0>;
v0x561b27eff840_0 .net *"_ivl_0", 0 0, L_0x561b283a4280;  1 drivers
v0x561b27eff940_0 .net *"_ivl_2", 0 0, L_0x561b283a42f0;  1 drivers
v0x561b27effa20_0 .net *"_ivl_6", 0 0, L_0x561b283a44f0;  1 drivers
v0x561b27effae0_0 .net *"_ivl_8", 0 0, L_0x561b283a4590;  1 drivers
v0x561b27effbc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27effcb0_0 .net "preset", 0 0, L_0x7fcde05830c8;  alias, 1 drivers
v0x561b27effd70_0 .net "q", 0 0, L_0x561b283a43f0;  alias, 1 drivers
v0x561b27effe30_0 .net "q_bar", 0 0, L_0x561b283a4600;  alias, 1 drivers
v0x561b27effef0_0 .net "reset", 0 0, L_0x561b283a4940;  1 drivers
v0x561b27f00040_0 .net "set", 0 0, L_0x561b283a47c0;  1 drivers
S_0x561b27edbd90 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27efef90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a4fd0 .functor AND 1, L_0x561b283a43f0, L_0x561b283a5350, C4<1>, C4<1>;
L_0x561b283a5040 .functor NOT 1, L_0x561b283a4fd0, C4<0>, C4<0>, C4<0>;
L_0x561b283a5150 .functor AND 1, L_0x561b283a4600, L_0x561b283a5350, C4<1>, C4<1>;
L_0x561b283a5210 .functor NOT 1, L_0x561b283a5150, C4<0>, C4<0>, C4<0>;
v0x561b27f02880_0 .net *"_ivl_0", 0 0, L_0x561b283a4fd0;  1 drivers
v0x561b27f02980_0 .net *"_ivl_4", 0 0, L_0x561b283a5150;  1 drivers
v0x561b27f02a60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f02b00_0 .net "enable", 0 0, L_0x561b283a5350;  1 drivers
v0x561b27f02ba0_0 .net "preset", 0 0, L_0x7fcde05830c8;  alias, 1 drivers
v0x561b27f02c40_0 .net "q", 0 0, L_0x561b283a4c70;  alias, 1 drivers
v0x561b27f02ce0_0 .net "q_bar", 0 0, L_0x561b283a4e90;  alias, 1 drivers
v0x561b27f02d80_0 .net "reset", 0 0, L_0x561b283a4600;  alias, 1 drivers
v0x561b27f02e70_0 .net "set", 0 0, L_0x561b283a43f0;  alias, 1 drivers
S_0x561b27edbff0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27edbd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a4b40 .functor AND 1, L_0x561b283a5040, L_0x7fcde05830c8, C4<1>, C4<1>;
L_0x561b283a4bb0 .functor AND 1, L_0x561b283a4b40, L_0x561b283a4e90, C4<1>, C4<1>;
L_0x561b283a4c70 .functor NOT 1, L_0x561b283a4bb0, C4<0>, C4<0>, C4<0>;
L_0x561b283a4d30 .functor AND 1, L_0x561b283a5210, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a4dd0 .functor AND 1, L_0x561b283a4d30, L_0x561b283a4c70, C4<1>, C4<1>;
L_0x561b283a4e90 .functor NOT 1, L_0x561b283a4dd0, C4<0>, C4<0>, C4<0>;
v0x561b27edc2b0_0 .net *"_ivl_0", 0 0, L_0x561b283a4b40;  1 drivers
v0x561b27edc3b0_0 .net *"_ivl_2", 0 0, L_0x561b283a4bb0;  1 drivers
v0x561b27edc490_0 .net *"_ivl_6", 0 0, L_0x561b283a4d30;  1 drivers
v0x561b27edc550_0 .net *"_ivl_8", 0 0, L_0x561b283a4dd0;  1 drivers
v0x561b27edc630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27edc720_0 .net "preset", 0 0, L_0x7fcde05830c8;  alias, 1 drivers
v0x561b27edc810_0 .net "q", 0 0, L_0x561b283a4c70;  alias, 1 drivers
v0x561b27f02530_0 .net "q_bar", 0 0, L_0x561b283a4e90;  alias, 1 drivers
v0x561b27f025d0_0 .net "reset", 0 0, L_0x561b283a5210;  1 drivers
v0x561b27f02700_0 .net "set", 0 0, L_0x561b283a5040;  1 drivers
S_0x561b27f041f0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a6950 .functor AND 1, L_0x561b283aa650, L_0x561b283a9e50, C4<1>, C4<1>;
L_0x561b283a69c0 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a6a30 .functor AND 1, L_0x561b283a69c0, L_0x561b283a6200, C4<1>, C4<1>;
L_0x561b283a6af0 .functor OR 1, L_0x561b283a6950, L_0x561b283a6a30, C4<0>, C4<0>;
o0x7fcde067e538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f07b20_0 name=_ivl_0
v0x561b27f07c20_0 .net *"_ivl_4", 0 0, L_0x561b283a6950;  1 drivers
v0x561b27f07d00_0 .net *"_ivl_6", 0 0, L_0x561b283a69c0;  1 drivers
v0x561b27f07dc0_0 .net *"_ivl_8", 0 0, L_0x561b283a6a30;  1 drivers
v0x561b27f07ea0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f07f90_0 .net "data", 0 0, L_0x561b283a9e50;  1 drivers
v0x561b27f08050_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27f080f0_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27f08190_0 .net "out", 0 0, L_0x561b283a56e0;  1 drivers
v0x561b27f082e0_0 .net "q", 0 0, L_0x561b283a6200;  1 drivers
v0x561b27f08380_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a56e0 .functor MUXZ 1, o0x7fcde067e538, L_0x561b283a6200, L_0x561b283aa850, C4<>;
S_0x561b27f04440 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a6010 .functor NOT 1, L_0x561b283a6af0, C4<0>, C4<0>, C4<0>;
L_0x561b283a68e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f07450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f07510_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f075d0_0 .net "d", 0 0, L_0x561b283a6af0;  1 drivers
v0x561b27f07670_0 .net "master_q", 0 0, L_0x561b283a5980;  1 drivers
v0x561b27f07710_0 .net "master_q_bar", 0 0, L_0x561b283a5b90;  1 drivers
L_0x7fcde0583110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f07800_0 .net "preset", 0 0, L_0x7fcde0583110;  1 drivers
v0x561b27f07930_0 .net "q", 0 0, L_0x561b283a6200;  alias, 1 drivers
v0x561b27f079d0_0 .net "q_bar", 0 0, L_0x561b283a6420;  1 drivers
S_0x561b27f046d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f04440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a5c90 .functor AND 1, L_0x561b283a6af0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a5d50 .functor NOT 1, L_0x561b283a5c90, C4<0>, C4<0>, C4<0>;
L_0x561b283a5e60 .functor AND 1, L_0x561b283a6010, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a5ed0 .functor NOT 1, L_0x561b283a5e60, C4<0>, C4<0>, C4<0>;
v0x561b27f05610_0 .net *"_ivl_0", 0 0, L_0x561b283a5c90;  1 drivers
v0x561b27f05710_0 .net *"_ivl_4", 0 0, L_0x561b283a5e60;  1 drivers
v0x561b27f057f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f05890_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f05930_0 .net "preset", 0 0, L_0x7fcde0583110;  alias, 1 drivers
v0x561b27f059d0_0 .net "q", 0 0, L_0x561b283a5980;  alias, 1 drivers
v0x561b27f05a70_0 .net "q_bar", 0 0, L_0x561b283a5b90;  alias, 1 drivers
v0x561b27f05b10_0 .net "reset", 0 0, L_0x561b283a6010;  1 drivers
v0x561b27f05bb0_0 .net "set", 0 0, L_0x561b283a6af0;  alias, 1 drivers
S_0x561b27f04970 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f046d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a5810 .functor AND 1, L_0x561b283a5d50, L_0x7fcde0583110, C4<1>, C4<1>;
L_0x561b283a5880 .functor AND 1, L_0x561b283a5810, L_0x561b283a5b90, C4<1>, C4<1>;
L_0x561b283a5980 .functor NOT 1, L_0x561b283a5880, C4<0>, C4<0>, C4<0>;
L_0x561b283a5a80 .functor AND 1, L_0x561b283a5ed0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a5b20 .functor AND 1, L_0x561b283a5a80, L_0x561b283a5980, C4<1>, C4<1>;
L_0x561b283a5b90 .functor NOT 1, L_0x561b283a5b20, C4<0>, C4<0>, C4<0>;
v0x561b27f04c50_0 .net *"_ivl_0", 0 0, L_0x561b283a5810;  1 drivers
v0x561b27f04d50_0 .net *"_ivl_2", 0 0, L_0x561b283a5880;  1 drivers
v0x561b27f04e30_0 .net *"_ivl_6", 0 0, L_0x561b283a5a80;  1 drivers
v0x561b27f04ef0_0 .net *"_ivl_8", 0 0, L_0x561b283a5b20;  1 drivers
v0x561b27f04fd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f050c0_0 .net "preset", 0 0, L_0x7fcde0583110;  alias, 1 drivers
v0x561b27f05180_0 .net "q", 0 0, L_0x561b283a5980;  alias, 1 drivers
v0x561b27f05240_0 .net "q_bar", 0 0, L_0x561b283a5b90;  alias, 1 drivers
v0x561b27f05300_0 .net "reset", 0 0, L_0x561b283a5ed0;  1 drivers
v0x561b27f05450_0 .net "set", 0 0, L_0x561b283a5d50;  1 drivers
S_0x561b27f05d80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f04440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a6560 .functor AND 1, L_0x561b283a5980, L_0x561b283a68e0, C4<1>, C4<1>;
L_0x561b283a65d0 .functor NOT 1, L_0x561b283a6560, C4<0>, C4<0>, C4<0>;
L_0x561b283a66e0 .functor AND 1, L_0x561b283a5b90, L_0x561b283a68e0, C4<1>, C4<1>;
L_0x561b283a67a0 .functor NOT 1, L_0x561b283a66e0, C4<0>, C4<0>, C4<0>;
v0x561b27f06c90_0 .net *"_ivl_0", 0 0, L_0x561b283a6560;  1 drivers
v0x561b27f06d90_0 .net *"_ivl_4", 0 0, L_0x561b283a66e0;  1 drivers
v0x561b27f06e70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f06f10_0 .net "enable", 0 0, L_0x561b283a68e0;  1 drivers
v0x561b27f06fb0_0 .net "preset", 0 0, L_0x7fcde0583110;  alias, 1 drivers
v0x561b27f07050_0 .net "q", 0 0, L_0x561b283a6200;  alias, 1 drivers
v0x561b27f070f0_0 .net "q_bar", 0 0, L_0x561b283a6420;  alias, 1 drivers
v0x561b27f07190_0 .net "reset", 0 0, L_0x561b283a5b90;  alias, 1 drivers
v0x561b27f07280_0 .net "set", 0 0, L_0x561b283a5980;  alias, 1 drivers
S_0x561b27f05fe0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f05d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a60d0 .functor AND 1, L_0x561b283a65d0, L_0x7fcde0583110, C4<1>, C4<1>;
L_0x561b283a6140 .functor AND 1, L_0x561b283a60d0, L_0x561b283a6420, C4<1>, C4<1>;
L_0x561b283a6200 .functor NOT 1, L_0x561b283a6140, C4<0>, C4<0>, C4<0>;
L_0x561b283a62c0 .functor AND 1, L_0x561b283a67a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a6360 .functor AND 1, L_0x561b283a62c0, L_0x561b283a6200, C4<1>, C4<1>;
L_0x561b283a6420 .functor NOT 1, L_0x561b283a6360, C4<0>, C4<0>, C4<0>;
v0x561b27f062a0_0 .net *"_ivl_0", 0 0, L_0x561b283a60d0;  1 drivers
v0x561b27f063a0_0 .net *"_ivl_2", 0 0, L_0x561b283a6140;  1 drivers
v0x561b27f06480_0 .net *"_ivl_6", 0 0, L_0x561b283a62c0;  1 drivers
v0x561b27f06540_0 .net *"_ivl_8", 0 0, L_0x561b283a6360;  1 drivers
v0x561b27f06620_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f06710_0 .net "preset", 0 0, L_0x7fcde0583110;  alias, 1 drivers
v0x561b27f06800_0 .net "q", 0 0, L_0x561b283a6200;  alias, 1 drivers
v0x561b27f068c0_0 .net "q_bar", 0 0, L_0x561b283a6420;  alias, 1 drivers
v0x561b27f06980_0 .net "reset", 0 0, L_0x561b283a67a0;  1 drivers
v0x561b27f06ad0_0 .net "set", 0 0, L_0x561b283a65d0;  1 drivers
S_0x561b27f084e0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a7ee0 .functor AND 1, L_0x561b283aa650, L_0x561b283a9f80, C4<1>, C4<1>;
L_0x561b283a7f50 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a7fc0 .functor AND 1, L_0x561b283a7f50, L_0x561b283a7790, C4<1>, C4<1>;
L_0x561b283a8080 .functor OR 1, L_0x561b283a7ee0, L_0x561b283a7fc0, C4<0>, C4<0>;
o0x7fcde067f1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f0bee0_0 name=_ivl_0
v0x561b27f0bfe0_0 .net *"_ivl_4", 0 0, L_0x561b283a7ee0;  1 drivers
v0x561b27f0c0c0_0 .net *"_ivl_6", 0 0, L_0x561b283a7f50;  1 drivers
v0x561b27f0c180_0 .net *"_ivl_8", 0 0, L_0x561b283a7fc0;  1 drivers
v0x561b27f0c260_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f0c350_0 .net "data", 0 0, L_0x561b283a9f80;  1 drivers
v0x561b27f0c410_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27f0c4b0_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27f0c550_0 .net "out", 0 0, L_0x561b283a6c70;  1 drivers
v0x561b27f0c6a0_0 .net "q", 0 0, L_0x561b283a7790;  1 drivers
v0x561b27f0c740_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a6c70 .functor MUXZ 1, o0x7fcde067f1f8, L_0x561b283a7790, L_0x561b283aa850, C4<>;
S_0x561b27f08730 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f084e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a75a0 .functor NOT 1, L_0x561b283a8080, C4<0>, C4<0>, C4<0>;
L_0x561b283a7e70 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f0b810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0b8d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f0b990_0 .net "d", 0 0, L_0x561b283a8080;  1 drivers
v0x561b27f0ba30_0 .net "master_q", 0 0, L_0x561b283a6f10;  1 drivers
v0x561b27f0bad0_0 .net "master_q_bar", 0 0, L_0x561b283a7120;  1 drivers
L_0x7fcde0583158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f0bbc0_0 .net "preset", 0 0, L_0x7fcde0583158;  1 drivers
v0x561b27f0bcf0_0 .net "q", 0 0, L_0x561b283a7790;  alias, 1 drivers
v0x561b27f0bd90_0 .net "q_bar", 0 0, L_0x561b283a79b0;  1 drivers
S_0x561b27f08a10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f08730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a7220 .functor AND 1, L_0x561b283a8080, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a72e0 .functor NOT 1, L_0x561b283a7220, C4<0>, C4<0>, C4<0>;
L_0x561b283a73f0 .functor AND 1, L_0x561b283a75a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a7460 .functor NOT 1, L_0x561b283a73f0, C4<0>, C4<0>, C4<0>;
v0x561b27f099a0_0 .net *"_ivl_0", 0 0, L_0x561b283a7220;  1 drivers
v0x561b27f09aa0_0 .net *"_ivl_4", 0 0, L_0x561b283a73f0;  1 drivers
v0x561b27f09b80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f09c20_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f09cc0_0 .net "preset", 0 0, L_0x7fcde0583158;  alias, 1 drivers
v0x561b27f09d60_0 .net "q", 0 0, L_0x561b283a6f10;  alias, 1 drivers
v0x561b27f09e00_0 .net "q_bar", 0 0, L_0x561b283a7120;  alias, 1 drivers
v0x561b27f09ea0_0 .net "reset", 0 0, L_0x561b283a75a0;  1 drivers
v0x561b27f09f40_0 .net "set", 0 0, L_0x561b283a8080;  alias, 1 drivers
S_0x561b27f08d00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f08a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a6da0 .functor AND 1, L_0x561b283a72e0, L_0x7fcde0583158, C4<1>, C4<1>;
L_0x561b283a6e10 .functor AND 1, L_0x561b283a6da0, L_0x561b283a7120, C4<1>, C4<1>;
L_0x561b283a6f10 .functor NOT 1, L_0x561b283a6e10, C4<0>, C4<0>, C4<0>;
L_0x561b283a7010 .functor AND 1, L_0x561b283a7460, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a70b0 .functor AND 1, L_0x561b283a7010, L_0x561b283a6f10, C4<1>, C4<1>;
L_0x561b283a7120 .functor NOT 1, L_0x561b283a70b0, C4<0>, C4<0>, C4<0>;
v0x561b27f08fe0_0 .net *"_ivl_0", 0 0, L_0x561b283a6da0;  1 drivers
v0x561b27f090e0_0 .net *"_ivl_2", 0 0, L_0x561b283a6e10;  1 drivers
v0x561b27f091c0_0 .net *"_ivl_6", 0 0, L_0x561b283a7010;  1 drivers
v0x561b27f09280_0 .net *"_ivl_8", 0 0, L_0x561b283a70b0;  1 drivers
v0x561b27f09360_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f09450_0 .net "preset", 0 0, L_0x7fcde0583158;  alias, 1 drivers
v0x561b27f09510_0 .net "q", 0 0, L_0x561b283a6f10;  alias, 1 drivers
v0x561b27f095d0_0 .net "q_bar", 0 0, L_0x561b283a7120;  alias, 1 drivers
v0x561b27f09690_0 .net "reset", 0 0, L_0x561b283a7460;  1 drivers
v0x561b27f097e0_0 .net "set", 0 0, L_0x561b283a72e0;  1 drivers
S_0x561b27f0a110 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f08730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a7af0 .functor AND 1, L_0x561b283a6f10, L_0x561b283a7e70, C4<1>, C4<1>;
L_0x561b283a7b60 .functor NOT 1, L_0x561b283a7af0, C4<0>, C4<0>, C4<0>;
L_0x561b283a7c70 .functor AND 1, L_0x561b283a7120, L_0x561b283a7e70, C4<1>, C4<1>;
L_0x561b283a7d30 .functor NOT 1, L_0x561b283a7c70, C4<0>, C4<0>, C4<0>;
v0x561b27f0b050_0 .net *"_ivl_0", 0 0, L_0x561b283a7af0;  1 drivers
v0x561b27f0b150_0 .net *"_ivl_4", 0 0, L_0x561b283a7c70;  1 drivers
v0x561b27f0b230_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0b2d0_0 .net "enable", 0 0, L_0x561b283a7e70;  1 drivers
v0x561b27f0b370_0 .net "preset", 0 0, L_0x7fcde0583158;  alias, 1 drivers
v0x561b27f0b410_0 .net "q", 0 0, L_0x561b283a7790;  alias, 1 drivers
v0x561b27f0b4b0_0 .net "q_bar", 0 0, L_0x561b283a79b0;  alias, 1 drivers
v0x561b27f0b550_0 .net "reset", 0 0, L_0x561b283a7120;  alias, 1 drivers
v0x561b27f0b640_0 .net "set", 0 0, L_0x561b283a6f10;  alias, 1 drivers
S_0x561b27f0a370 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f0a110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a7660 .functor AND 1, L_0x561b283a7b60, L_0x7fcde0583158, C4<1>, C4<1>;
L_0x561b283a76d0 .functor AND 1, L_0x561b283a7660, L_0x561b283a79b0, C4<1>, C4<1>;
L_0x561b283a7790 .functor NOT 1, L_0x561b283a76d0, C4<0>, C4<0>, C4<0>;
L_0x561b283a7850 .functor AND 1, L_0x561b283a7d30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a78f0 .functor AND 1, L_0x561b283a7850, L_0x561b283a7790, C4<1>, C4<1>;
L_0x561b283a79b0 .functor NOT 1, L_0x561b283a78f0, C4<0>, C4<0>, C4<0>;
v0x561b27f0a630_0 .net *"_ivl_0", 0 0, L_0x561b283a7660;  1 drivers
v0x561b27f0a730_0 .net *"_ivl_2", 0 0, L_0x561b283a76d0;  1 drivers
v0x561b27f0a810_0 .net *"_ivl_6", 0 0, L_0x561b283a7850;  1 drivers
v0x561b27f0a900_0 .net *"_ivl_8", 0 0, L_0x561b283a78f0;  1 drivers
v0x561b27f0a9e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0aad0_0 .net "preset", 0 0, L_0x7fcde0583158;  alias, 1 drivers
v0x561b27f0abc0_0 .net "q", 0 0, L_0x561b283a7790;  alias, 1 drivers
v0x561b27f0ac80_0 .net "q_bar", 0 0, L_0x561b283a79b0;  alias, 1 drivers
v0x561b27f0ad40_0 .net "reset", 0 0, L_0x561b283a7d30;  1 drivers
v0x561b27f0ae90_0 .net "set", 0 0, L_0x561b283a7b60;  1 drivers
S_0x561b27f0c8a0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27eebd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283a9680 .functor AND 1, L_0x561b283aa650, L_0x561b283aa070, C4<1>, C4<1>;
L_0x561b283a96f0 .functor NOT 1, L_0x561b283aa650, C4<0>, C4<0>, C4<0>;
L_0x561b283a9760 .functor AND 1, L_0x561b283a96f0, L_0x561b283a8f30, C4<1>, C4<1>;
L_0x561b283a9820 .functor OR 1, L_0x561b283a9680, L_0x561b283a9760, C4<0>, C4<0>;
o0x7fcde067feb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f102a0_0 name=_ivl_0
v0x561b27f103a0_0 .net *"_ivl_4", 0 0, L_0x561b283a9680;  1 drivers
v0x561b27f10480_0 .net *"_ivl_6", 0 0, L_0x561b283a96f0;  1 drivers
v0x561b27f10540_0 .net *"_ivl_8", 0 0, L_0x561b283a9760;  1 drivers
v0x561b27f10620_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f10710_0 .net "data", 0 0, L_0x561b283aa070;  1 drivers
v0x561b27f107d0_0 .net "enable_in", 0 0, L_0x561b283aa650;  alias, 1 drivers
v0x561b27f10870_0 .net "enable_out", 0 0, L_0x561b283aa850;  alias, 1 drivers
v0x561b27f10910_0 .net "out", 0 0, L_0x561b283a8200;  1 drivers
v0x561b27f10a60_0 .net "q", 0 0, L_0x561b283a8f30;  1 drivers
v0x561b27f10b00_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283a8200 .functor MUXZ 1, o0x7fcde067feb8, L_0x561b283a8f30, L_0x561b283aa850, C4<>;
S_0x561b27f0caf0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f0c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a8d40 .functor NOT 1, L_0x561b283a9820, C4<0>, C4<0>, C4<0>;
L_0x561b283a9610 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f0fbd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0fc90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f0fd50_0 .net "d", 0 0, L_0x561b283a9820;  1 drivers
v0x561b27f0fdf0_0 .net "master_q", 0 0, L_0x561b283a86b0;  1 drivers
v0x561b27f0fe90_0 .net "master_q_bar", 0 0, L_0x561b283a88c0;  1 drivers
L_0x7fcde05831a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f0ff80_0 .net "preset", 0 0, L_0x7fcde05831a0;  1 drivers
v0x561b27f100b0_0 .net "q", 0 0, L_0x561b283a8f30;  alias, 1 drivers
v0x561b27f10150_0 .net "q_bar", 0 0, L_0x561b283a9150;  1 drivers
S_0x561b27f0cdd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f0caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a89c0 .functor AND 1, L_0x561b283a9820, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a8a80 .functor NOT 1, L_0x561b283a89c0, C4<0>, C4<0>, C4<0>;
L_0x561b283a8b90 .functor AND 1, L_0x561b283a8d40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283a8c00 .functor NOT 1, L_0x561b283a8b90, C4<0>, C4<0>, C4<0>;
v0x561b27f0dd60_0 .net *"_ivl_0", 0 0, L_0x561b283a89c0;  1 drivers
v0x561b27f0de60_0 .net *"_ivl_4", 0 0, L_0x561b283a8b90;  1 drivers
v0x561b27f0df40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0dfe0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f0e080_0 .net "preset", 0 0, L_0x7fcde05831a0;  alias, 1 drivers
v0x561b27f0e120_0 .net "q", 0 0, L_0x561b283a86b0;  alias, 1 drivers
v0x561b27f0e1c0_0 .net "q_bar", 0 0, L_0x561b283a88c0;  alias, 1 drivers
v0x561b27f0e260_0 .net "reset", 0 0, L_0x561b283a8d40;  1 drivers
v0x561b27f0e300_0 .net "set", 0 0, L_0x561b283a9820;  alias, 1 drivers
S_0x561b27f0d0c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f0cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a8540 .functor AND 1, L_0x561b283a8a80, L_0x7fcde05831a0, C4<1>, C4<1>;
L_0x561b283a85b0 .functor AND 1, L_0x561b283a8540, L_0x561b283a88c0, C4<1>, C4<1>;
L_0x561b283a86b0 .functor NOT 1, L_0x561b283a85b0, C4<0>, C4<0>, C4<0>;
L_0x561b283a87b0 .functor AND 1, L_0x561b283a8c00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a8850 .functor AND 1, L_0x561b283a87b0, L_0x561b283a86b0, C4<1>, C4<1>;
L_0x561b283a88c0 .functor NOT 1, L_0x561b283a8850, C4<0>, C4<0>, C4<0>;
v0x561b27f0d3a0_0 .net *"_ivl_0", 0 0, L_0x561b283a8540;  1 drivers
v0x561b27f0d4a0_0 .net *"_ivl_2", 0 0, L_0x561b283a85b0;  1 drivers
v0x561b27f0d580_0 .net *"_ivl_6", 0 0, L_0x561b283a87b0;  1 drivers
v0x561b27f0d640_0 .net *"_ivl_8", 0 0, L_0x561b283a8850;  1 drivers
v0x561b27f0d720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0d810_0 .net "preset", 0 0, L_0x7fcde05831a0;  alias, 1 drivers
v0x561b27f0d8d0_0 .net "q", 0 0, L_0x561b283a86b0;  alias, 1 drivers
v0x561b27f0d990_0 .net "q_bar", 0 0, L_0x561b283a88c0;  alias, 1 drivers
v0x561b27f0da50_0 .net "reset", 0 0, L_0x561b283a8c00;  1 drivers
v0x561b27f0dba0_0 .net "set", 0 0, L_0x561b283a8a80;  1 drivers
S_0x561b27f0e4d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f0caf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283a9290 .functor AND 1, L_0x561b283a86b0, L_0x561b283a9610, C4<1>, C4<1>;
L_0x561b283a9300 .functor NOT 1, L_0x561b283a9290, C4<0>, C4<0>, C4<0>;
L_0x561b283a9410 .functor AND 1, L_0x561b283a88c0, L_0x561b283a9610, C4<1>, C4<1>;
L_0x561b283a94d0 .functor NOT 1, L_0x561b283a9410, C4<0>, C4<0>, C4<0>;
v0x561b27f0f410_0 .net *"_ivl_0", 0 0, L_0x561b283a9290;  1 drivers
v0x561b27f0f510_0 .net *"_ivl_4", 0 0, L_0x561b283a9410;  1 drivers
v0x561b27f0f5f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0f690_0 .net "enable", 0 0, L_0x561b283a9610;  1 drivers
v0x561b27f0f730_0 .net "preset", 0 0, L_0x7fcde05831a0;  alias, 1 drivers
v0x561b27f0f7d0_0 .net "q", 0 0, L_0x561b283a8f30;  alias, 1 drivers
v0x561b27f0f870_0 .net "q_bar", 0 0, L_0x561b283a9150;  alias, 1 drivers
v0x561b27f0f910_0 .net "reset", 0 0, L_0x561b283a88c0;  alias, 1 drivers
v0x561b27f0fa00_0 .net "set", 0 0, L_0x561b283a86b0;  alias, 1 drivers
S_0x561b27f0e730 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f0e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283a8e00 .functor AND 1, L_0x561b283a9300, L_0x7fcde05831a0, C4<1>, C4<1>;
L_0x561b283a8e70 .functor AND 1, L_0x561b283a8e00, L_0x561b283a9150, C4<1>, C4<1>;
L_0x561b283a8f30 .functor NOT 1, L_0x561b283a8e70, C4<0>, C4<0>, C4<0>;
L_0x561b283a8ff0 .functor AND 1, L_0x561b283a94d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283a9090 .functor AND 1, L_0x561b283a8ff0, L_0x561b283a8f30, C4<1>, C4<1>;
L_0x561b283a9150 .functor NOT 1, L_0x561b283a9090, C4<0>, C4<0>, C4<0>;
v0x561b27f0e9f0_0 .net *"_ivl_0", 0 0, L_0x561b283a8e00;  1 drivers
v0x561b27f0eaf0_0 .net *"_ivl_2", 0 0, L_0x561b283a8e70;  1 drivers
v0x561b27f0ebd0_0 .net *"_ivl_6", 0 0, L_0x561b283a8ff0;  1 drivers
v0x561b27f0ecc0_0 .net *"_ivl_8", 0 0, L_0x561b283a9090;  1 drivers
v0x561b27f0eda0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f0ee90_0 .net "preset", 0 0, L_0x7fcde05831a0;  alias, 1 drivers
v0x561b27f0ef80_0 .net "q", 0 0, L_0x561b283a8f30;  alias, 1 drivers
v0x561b27f0f040_0 .net "q_bar", 0 0, L_0x561b283a9150;  alias, 1 drivers
v0x561b27f0f100_0 .net "reset", 0 0, L_0x561b283a94d0;  1 drivers
v0x561b27f0f250_0 .net "set", 0 0, L_0x561b283a9300;  1 drivers
S_0x561b27f11340 .scope module, "mem1" "byte_register" 12 12, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27f334a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f33560_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27f33620_0 .net "enable_in", 0 0, L_0x561b283b6350;  1 drivers
v0x561b27f337d0_0 .net "enable_out", 0 0, L_0x561b283b6500;  1 drivers
v0x561b27f33980_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27f33a20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b56e0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283b57d0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283b58c0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283b59b0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283b5aa0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283b5b90 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283b5cc0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283b5db0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283b5ef0_0_0 .concat [ 1 1 1 1], L_0x561b283aa960, L_0x561b283abdc0, L_0x561b283ad260, L_0x561b283ae700;
LS_0x561b283b5ef0_0_4 .concat [ 1 1 1 1], L_0x561b283afe10, L_0x561b283b13a0, L_0x561b283b2930, L_0x561b283b3ec0;
L_0x561b283b5ef0 .concat [ 4 4 0 0], LS_0x561b283b5ef0_0_0, LS_0x561b283b5ef0_0_4;
S_0x561b27f115e0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283abad0 .functor AND 1, L_0x561b283b6350, L_0x561b283b56e0, C4<1>, C4<1>;
L_0x561b283abb40 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283abbb0 .functor AND 1, L_0x561b283abb40, L_0x561b283ab3e0, C4<1>, C4<1>;
L_0x561b283abc70 .functor OR 1, L_0x561b283abad0, L_0x561b283abbb0, C4<0>, C4<0>;
o0x7fcde0680c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f14f50_0 name=_ivl_0
v0x561b27f15050_0 .net *"_ivl_4", 0 0, L_0x561b283abad0;  1 drivers
v0x561b27f15130_0 .net *"_ivl_6", 0 0, L_0x561b283abb40;  1 drivers
v0x561b27f151f0_0 .net *"_ivl_8", 0 0, L_0x561b283abbb0;  1 drivers
v0x561b27f152d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f153c0_0 .net "data", 0 0, L_0x561b283b56e0;  1 drivers
v0x561b27f15480_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f15540_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f15600_0 .net "out", 0 0, L_0x561b283aa960;  1 drivers
v0x561b27f15750_0 .net "q", 0 0, L_0x561b283ab3e0;  1 drivers
v0x561b27f157f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283aa960 .functor MUXZ 1, o0x7fcde0680c98, L_0x561b283ab3e0, L_0x561b283b6500, C4<>;
S_0x561b27f118c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f115e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ab1f0 .functor NOT 1, L_0x561b283abc70, C4<0>, C4<0>, C4<0>;
L_0x561b283aba60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f14880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f14940_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f14a00_0 .net "d", 0 0, L_0x561b283abc70;  1 drivers
v0x561b27f14aa0_0 .net "master_q", 0 0, L_0x561b283aac00;  1 drivers
v0x561b27f14b40_0 .net "master_q_bar", 0 0, L_0x561b283aade0;  1 drivers
L_0x7fcde0583278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f14c30_0 .net "preset", 0 0, L_0x7fcde0583278;  1 drivers
v0x561b27f14d60_0 .net "q", 0 0, L_0x561b283ab3e0;  alias, 1 drivers
v0x561b27f14e00_0 .net "q_bar", 0 0, L_0x561b283ab5d0;  1 drivers
S_0x561b27f11ba0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f118c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283aaea0 .functor AND 1, L_0x561b283abc70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283aaf60 .functor NOT 1, L_0x561b283aaea0, C4<0>, C4<0>, C4<0>;
L_0x561b283ab070 .functor AND 1, L_0x561b283ab1f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ab0e0 .functor NOT 1, L_0x561b283ab070, C4<0>, C4<0>, C4<0>;
v0x561b27f12aa0_0 .net *"_ivl_0", 0 0, L_0x561b283aaea0;  1 drivers
v0x561b27f12ba0_0 .net *"_ivl_4", 0 0, L_0x561b283ab070;  1 drivers
v0x561b27f12c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f12d20_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f12dc0_0 .net "preset", 0 0, L_0x7fcde0583278;  alias, 1 drivers
v0x561b27f12e60_0 .net "q", 0 0, L_0x561b283aac00;  alias, 1 drivers
v0x561b27f12f00_0 .net "q_bar", 0 0, L_0x561b283aade0;  alias, 1 drivers
v0x561b27f12fa0_0 .net "reset", 0 0, L_0x561b283ab1f0;  1 drivers
v0x561b27f13040_0 .net "set", 0 0, L_0x561b283abc70;  alias, 1 drivers
S_0x561b27f11e90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f11ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283aaa90 .functor AND 1, L_0x561b283aaf60, L_0x7fcde0583278, C4<1>, C4<1>;
L_0x561b283aab00 .functor AND 1, L_0x561b283aaa90, L_0x561b283aade0, C4<1>, C4<1>;
L_0x561b283aac00 .functor NOT 1, L_0x561b283aab00, C4<0>, C4<0>, C4<0>;
L_0x561b283aad00 .functor AND 1, L_0x561b283ab0e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283aad70 .functor AND 1, L_0x561b283aad00, L_0x561b283aac00, C4<1>, C4<1>;
L_0x561b283aade0 .functor NOT 1, L_0x561b283aad70, C4<0>, C4<0>, C4<0>;
v0x561b27f12170_0 .net *"_ivl_0", 0 0, L_0x561b283aaa90;  1 drivers
v0x561b27f12270_0 .net *"_ivl_2", 0 0, L_0x561b283aab00;  1 drivers
v0x561b27f12350_0 .net *"_ivl_6", 0 0, L_0x561b283aad00;  1 drivers
v0x561b27f12410_0 .net *"_ivl_8", 0 0, L_0x561b283aad70;  1 drivers
v0x561b27f124f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f125e0_0 .net "preset", 0 0, L_0x7fcde0583278;  alias, 1 drivers
v0x561b27f126a0_0 .net "q", 0 0, L_0x561b283aac00;  alias, 1 drivers
v0x561b27f12760_0 .net "q_bar", 0 0, L_0x561b283aade0;  alias, 1 drivers
v0x561b27f12820_0 .net "reset", 0 0, L_0x561b283ab0e0;  1 drivers
v0x561b27f128e0_0 .net "set", 0 0, L_0x561b283aaf60;  1 drivers
S_0x561b27f13180 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f118c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ab710 .functor AND 1, L_0x561b283aac00, L_0x561b283aba60, C4<1>, C4<1>;
L_0x561b283ab780 .functor NOT 1, L_0x561b283ab710, C4<0>, C4<0>, C4<0>;
L_0x561b283ab890 .functor AND 1, L_0x561b283aade0, L_0x561b283aba60, C4<1>, C4<1>;
L_0x561b283ab950 .functor NOT 1, L_0x561b283ab890, C4<0>, C4<0>, C4<0>;
v0x561b27f140c0_0 .net *"_ivl_0", 0 0, L_0x561b283ab710;  1 drivers
v0x561b27f141c0_0 .net *"_ivl_4", 0 0, L_0x561b283ab890;  1 drivers
v0x561b27f142a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f14340_0 .net "enable", 0 0, L_0x561b283aba60;  1 drivers
v0x561b27f143e0_0 .net "preset", 0 0, L_0x7fcde0583278;  alias, 1 drivers
v0x561b27f14480_0 .net "q", 0 0, L_0x561b283ab3e0;  alias, 1 drivers
v0x561b27f14520_0 .net "q_bar", 0 0, L_0x561b283ab5d0;  alias, 1 drivers
v0x561b27f145c0_0 .net "reset", 0 0, L_0x561b283aade0;  alias, 1 drivers
v0x561b27f146b0_0 .net "set", 0 0, L_0x561b283aac00;  alias, 1 drivers
S_0x561b27f133e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f13180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ab2b0 .functor AND 1, L_0x561b283ab780, L_0x7fcde0583278, C4<1>, C4<1>;
L_0x561b283ab320 .functor AND 1, L_0x561b283ab2b0, L_0x561b283ab5d0, C4<1>, C4<1>;
L_0x561b283ab3e0 .functor NOT 1, L_0x561b283ab320, C4<0>, C4<0>, C4<0>;
L_0x561b283ab4a0 .functor AND 1, L_0x561b283ab950, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ab510 .functor AND 1, L_0x561b283ab4a0, L_0x561b283ab3e0, C4<1>, C4<1>;
L_0x561b283ab5d0 .functor NOT 1, L_0x561b283ab510, C4<0>, C4<0>, C4<0>;
v0x561b27f136a0_0 .net *"_ivl_0", 0 0, L_0x561b283ab2b0;  1 drivers
v0x561b27f137a0_0 .net *"_ivl_2", 0 0, L_0x561b283ab320;  1 drivers
v0x561b27f13880_0 .net *"_ivl_6", 0 0, L_0x561b283ab4a0;  1 drivers
v0x561b27f13970_0 .net *"_ivl_8", 0 0, L_0x561b283ab510;  1 drivers
v0x561b27f13a50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f13b40_0 .net "preset", 0 0, L_0x7fcde0583278;  alias, 1 drivers
v0x561b27f13c30_0 .net "q", 0 0, L_0x561b283ab3e0;  alias, 1 drivers
v0x561b27f13cf0_0 .net "q_bar", 0 0, L_0x561b283ab5d0;  alias, 1 drivers
v0x561b27f13db0_0 .net "reset", 0 0, L_0x561b283ab950;  1 drivers
v0x561b27f13f00_0 .net "set", 0 0, L_0x561b283ab780;  1 drivers
S_0x561b27f15950 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283acf70 .functor AND 1, L_0x561b283b6350, L_0x561b283b57d0, C4<1>, C4<1>;
L_0x561b283acfe0 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283ad050 .functor AND 1, L_0x561b283acfe0, L_0x561b283ac880, C4<1>, C4<1>;
L_0x561b283ad110 .functor OR 1, L_0x561b283acf70, L_0x561b283ad050, C4<0>, C4<0>;
o0x7fcde06819b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f19350_0 name=_ivl_0
v0x561b27f19450_0 .net *"_ivl_4", 0 0, L_0x561b283acf70;  1 drivers
v0x561b27f19530_0 .net *"_ivl_6", 0 0, L_0x561b283acfe0;  1 drivers
v0x561b27f195f0_0 .net *"_ivl_8", 0 0, L_0x561b283ad050;  1 drivers
v0x561b27f196d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f197c0_0 .net "data", 0 0, L_0x561b283b57d0;  1 drivers
v0x561b27f19880_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f19920_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f199c0_0 .net "out", 0 0, L_0x561b283abdc0;  1 drivers
v0x561b27f19af0_0 .net "q", 0 0, L_0x561b283ac880;  1 drivers
v0x561b27f19b90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283abdc0 .functor MUXZ 1, o0x7fcde06819b8, L_0x561b283ac880, L_0x561b283b6500, C4<>;
S_0x561b27f15bc0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f15950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ac690 .functor NOT 1, L_0x561b283ad110, C4<0>, C4<0>, C4<0>;
L_0x561b283acf00 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f18c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f18d40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f18e00_0 .net "d", 0 0, L_0x561b283ad110;  1 drivers
v0x561b27f18ea0_0 .net "master_q", 0 0, L_0x561b283ac060;  1 drivers
v0x561b27f18f40_0 .net "master_q_bar", 0 0, L_0x561b283ac240;  1 drivers
L_0x7fcde05832c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f19030_0 .net "preset", 0 0, L_0x7fcde05832c0;  1 drivers
v0x561b27f19160_0 .net "q", 0 0, L_0x561b283ac880;  alias, 1 drivers
v0x561b27f19200_0 .net "q_bar", 0 0, L_0x561b283aca70;  1 drivers
S_0x561b27f15e80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f15bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ac340 .functor AND 1, L_0x561b283ad110, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ac400 .functor NOT 1, L_0x561b283ac340, C4<0>, C4<0>, C4<0>;
L_0x561b283ac510 .functor AND 1, L_0x561b283ac690, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ac580 .functor NOT 1, L_0x561b283ac510, C4<0>, C4<0>, C4<0>;
v0x561b27f16e10_0 .net *"_ivl_0", 0 0, L_0x561b283ac340;  1 drivers
v0x561b27f16f10_0 .net *"_ivl_4", 0 0, L_0x561b283ac510;  1 drivers
v0x561b27f16ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f17090_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f17130_0 .net "preset", 0 0, L_0x7fcde05832c0;  alias, 1 drivers
v0x561b27f171d0_0 .net "q", 0 0, L_0x561b283ac060;  alias, 1 drivers
v0x561b27f17270_0 .net "q_bar", 0 0, L_0x561b283ac240;  alias, 1 drivers
v0x561b27f17310_0 .net "reset", 0 0, L_0x561b283ac690;  1 drivers
v0x561b27f173b0_0 .net "set", 0 0, L_0x561b283ad110;  alias, 1 drivers
S_0x561b27f16170 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f15e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283abef0 .functor AND 1, L_0x561b283ac400, L_0x7fcde05832c0, C4<1>, C4<1>;
L_0x561b283abf60 .functor AND 1, L_0x561b283abef0, L_0x561b283ac240, C4<1>, C4<1>;
L_0x561b283ac060 .functor NOT 1, L_0x561b283abf60, C4<0>, C4<0>, C4<0>;
L_0x561b283ac160 .functor AND 1, L_0x561b283ac580, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ac1d0 .functor AND 1, L_0x561b283ac160, L_0x561b283ac060, C4<1>, C4<1>;
L_0x561b283ac240 .functor NOT 1, L_0x561b283ac1d0, C4<0>, C4<0>, C4<0>;
v0x561b27f16450_0 .net *"_ivl_0", 0 0, L_0x561b283abef0;  1 drivers
v0x561b27f16550_0 .net *"_ivl_2", 0 0, L_0x561b283abf60;  1 drivers
v0x561b27f16630_0 .net *"_ivl_6", 0 0, L_0x561b283ac160;  1 drivers
v0x561b27f166f0_0 .net *"_ivl_8", 0 0, L_0x561b283ac1d0;  1 drivers
v0x561b27f167d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f168c0_0 .net "preset", 0 0, L_0x7fcde05832c0;  alias, 1 drivers
v0x561b27f16980_0 .net "q", 0 0, L_0x561b283ac060;  alias, 1 drivers
v0x561b27f16a40_0 .net "q_bar", 0 0, L_0x561b283ac240;  alias, 1 drivers
v0x561b27f16b00_0 .net "reset", 0 0, L_0x561b283ac580;  1 drivers
v0x561b27f16c50_0 .net "set", 0 0, L_0x561b283ac400;  1 drivers
S_0x561b27f17580 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f15bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283acbb0 .functor AND 1, L_0x561b283ac060, L_0x561b283acf00, C4<1>, C4<1>;
L_0x561b283acc20 .functor NOT 1, L_0x561b283acbb0, C4<0>, C4<0>, C4<0>;
L_0x561b283acd30 .functor AND 1, L_0x561b283ac240, L_0x561b283acf00, C4<1>, C4<1>;
L_0x561b283acdf0 .functor NOT 1, L_0x561b283acd30, C4<0>, C4<0>, C4<0>;
v0x561b27f184c0_0 .net *"_ivl_0", 0 0, L_0x561b283acbb0;  1 drivers
v0x561b27f185c0_0 .net *"_ivl_4", 0 0, L_0x561b283acd30;  1 drivers
v0x561b27f186a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f18740_0 .net "enable", 0 0, L_0x561b283acf00;  1 drivers
v0x561b27f187e0_0 .net "preset", 0 0, L_0x7fcde05832c0;  alias, 1 drivers
v0x561b27f18880_0 .net "q", 0 0, L_0x561b283ac880;  alias, 1 drivers
v0x561b27f18920_0 .net "q_bar", 0 0, L_0x561b283aca70;  alias, 1 drivers
v0x561b27f189c0_0 .net "reset", 0 0, L_0x561b283ac240;  alias, 1 drivers
v0x561b27f18ab0_0 .net "set", 0 0, L_0x561b283ac060;  alias, 1 drivers
S_0x561b27f177e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f17580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ac750 .functor AND 1, L_0x561b283acc20, L_0x7fcde05832c0, C4<1>, C4<1>;
L_0x561b283ac7c0 .functor AND 1, L_0x561b283ac750, L_0x561b283aca70, C4<1>, C4<1>;
L_0x561b283ac880 .functor NOT 1, L_0x561b283ac7c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ac940 .functor AND 1, L_0x561b283acdf0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ac9b0 .functor AND 1, L_0x561b283ac940, L_0x561b283ac880, C4<1>, C4<1>;
L_0x561b283aca70 .functor NOT 1, L_0x561b283ac9b0, C4<0>, C4<0>, C4<0>;
v0x561b27f17aa0_0 .net *"_ivl_0", 0 0, L_0x561b283ac750;  1 drivers
v0x561b27f17ba0_0 .net *"_ivl_2", 0 0, L_0x561b283ac7c0;  1 drivers
v0x561b27f17c80_0 .net *"_ivl_6", 0 0, L_0x561b283ac940;  1 drivers
v0x561b27f17d70_0 .net *"_ivl_8", 0 0, L_0x561b283ac9b0;  1 drivers
v0x561b27f17e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f17f40_0 .net "preset", 0 0, L_0x7fcde05832c0;  alias, 1 drivers
v0x561b27f18030_0 .net "q", 0 0, L_0x561b283ac880;  alias, 1 drivers
v0x561b27f180f0_0 .net "q_bar", 0 0, L_0x561b283aca70;  alias, 1 drivers
v0x561b27f181b0_0 .net "reset", 0 0, L_0x561b283acdf0;  1 drivers
v0x561b27f18300_0 .net "set", 0 0, L_0x561b283acc20;  1 drivers
S_0x561b27f19cd0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ae410 .functor AND 1, L_0x561b283b6350, L_0x561b283b58c0, C4<1>, C4<1>;
L_0x561b283ae480 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283ae4f0 .functor AND 1, L_0x561b283ae480, L_0x561b283add20, C4<1>, C4<1>;
L_0x561b283ae5b0 .functor OR 1, L_0x561b283ae410, L_0x561b283ae4f0, C4<0>, C4<0>;
o0x7fcde0682678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f1d740_0 name=_ivl_0
v0x561b27f1d840_0 .net *"_ivl_4", 0 0, L_0x561b283ae410;  1 drivers
v0x561b27f1d920_0 .net *"_ivl_6", 0 0, L_0x561b283ae480;  1 drivers
v0x561b27f1d9e0_0 .net *"_ivl_8", 0 0, L_0x561b283ae4f0;  1 drivers
v0x561b27f1dac0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f1dbb0_0 .net "data", 0 0, L_0x561b283b58c0;  1 drivers
v0x561b27f1dc70_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f1dd60_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f1de50_0 .net "out", 0 0, L_0x561b283ad260;  1 drivers
v0x561b27f1dfa0_0 .net "q", 0 0, L_0x561b283add20;  1 drivers
v0x561b27f1e040_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283ad260 .functor MUXZ 1, o0x7fcde0682678, L_0x561b283add20, L_0x561b283b6500, C4<>;
S_0x561b27f19f20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f19cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283adb30 .functor NOT 1, L_0x561b283ae5b0, C4<0>, C4<0>, C4<0>;
L_0x561b283ae3a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f1d070_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1d130_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f1d1f0_0 .net "d", 0 0, L_0x561b283ae5b0;  1 drivers
v0x561b27f1d290_0 .net "master_q", 0 0, L_0x561b283ad500;  1 drivers
v0x561b27f1d330_0 .net "master_q_bar", 0 0, L_0x561b283ad6e0;  1 drivers
L_0x7fcde0583308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f1d420_0 .net "preset", 0 0, L_0x7fcde0583308;  1 drivers
v0x561b27f1d550_0 .net "q", 0 0, L_0x561b283add20;  alias, 1 drivers
v0x561b27f1d5f0_0 .net "q_bar", 0 0, L_0x561b283adf10;  1 drivers
S_0x561b27f1a1e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f19f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ad7e0 .functor AND 1, L_0x561b283ae5b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ad8a0 .functor NOT 1, L_0x561b283ad7e0, C4<0>, C4<0>, C4<0>;
L_0x561b283ad9b0 .functor AND 1, L_0x561b283adb30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ada20 .functor NOT 1, L_0x561b283ad9b0, C4<0>, C4<0>, C4<0>;
v0x561b27f1b1a0_0 .net *"_ivl_0", 0 0, L_0x561b283ad7e0;  1 drivers
v0x561b27f1b2a0_0 .net *"_ivl_4", 0 0, L_0x561b283ad9b0;  1 drivers
v0x561b27f1b380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1b420_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f1b4c0_0 .net "preset", 0 0, L_0x7fcde0583308;  alias, 1 drivers
v0x561b27f1b560_0 .net "q", 0 0, L_0x561b283ad500;  alias, 1 drivers
v0x561b27f1b630_0 .net "q_bar", 0 0, L_0x561b283ad6e0;  alias, 1 drivers
v0x561b27f1b700_0 .net "reset", 0 0, L_0x561b283adb30;  1 drivers
v0x561b27f1b7a0_0 .net "set", 0 0, L_0x561b283ae5b0;  alias, 1 drivers
S_0x561b27f1a4d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f1a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ad390 .functor AND 1, L_0x561b283ad8a0, L_0x7fcde0583308, C4<1>, C4<1>;
L_0x561b283ad400 .functor AND 1, L_0x561b283ad390, L_0x561b283ad6e0, C4<1>, C4<1>;
L_0x561b283ad500 .functor NOT 1, L_0x561b283ad400, C4<0>, C4<0>, C4<0>;
L_0x561b283ad600 .functor AND 1, L_0x561b283ada20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ad670 .functor AND 1, L_0x561b283ad600, L_0x561b283ad500, C4<1>, C4<1>;
L_0x561b283ad6e0 .functor NOT 1, L_0x561b283ad670, C4<0>, C4<0>, C4<0>;
v0x561b27f1a7b0_0 .net *"_ivl_0", 0 0, L_0x561b283ad390;  1 drivers
v0x561b27f1a8b0_0 .net *"_ivl_2", 0 0, L_0x561b283ad400;  1 drivers
v0x561b27f1a990_0 .net *"_ivl_6", 0 0, L_0x561b283ad600;  1 drivers
v0x561b27f1aa80_0 .net *"_ivl_8", 0 0, L_0x561b283ad670;  1 drivers
v0x561b27f1ab60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1ac50_0 .net "preset", 0 0, L_0x7fcde0583308;  alias, 1 drivers
v0x561b27f1ad10_0 .net "q", 0 0, L_0x561b283ad500;  alias, 1 drivers
v0x561b27f1add0_0 .net "q_bar", 0 0, L_0x561b283ad6e0;  alias, 1 drivers
v0x561b27f1ae90_0 .net "reset", 0 0, L_0x561b283ada20;  1 drivers
v0x561b27f1afe0_0 .net "set", 0 0, L_0x561b283ad8a0;  1 drivers
S_0x561b27f1b970 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f19f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ae050 .functor AND 1, L_0x561b283ad500, L_0x561b283ae3a0, C4<1>, C4<1>;
L_0x561b283ae0c0 .functor NOT 1, L_0x561b283ae050, C4<0>, C4<0>, C4<0>;
L_0x561b283ae1d0 .functor AND 1, L_0x561b283ad6e0, L_0x561b283ae3a0, C4<1>, C4<1>;
L_0x561b283ae290 .functor NOT 1, L_0x561b283ae1d0, C4<0>, C4<0>, C4<0>;
v0x561b27f1c8b0_0 .net *"_ivl_0", 0 0, L_0x561b283ae050;  1 drivers
v0x561b27f1c9b0_0 .net *"_ivl_4", 0 0, L_0x561b283ae1d0;  1 drivers
v0x561b27f1ca90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1cb30_0 .net "enable", 0 0, L_0x561b283ae3a0;  1 drivers
v0x561b27f1cbd0_0 .net "preset", 0 0, L_0x7fcde0583308;  alias, 1 drivers
v0x561b27f1cc70_0 .net "q", 0 0, L_0x561b283add20;  alias, 1 drivers
v0x561b27f1cd10_0 .net "q_bar", 0 0, L_0x561b283adf10;  alias, 1 drivers
v0x561b27f1cdb0_0 .net "reset", 0 0, L_0x561b283ad6e0;  alias, 1 drivers
v0x561b27f1cea0_0 .net "set", 0 0, L_0x561b283ad500;  alias, 1 drivers
S_0x561b27f1bbd0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f1b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283adbf0 .functor AND 1, L_0x561b283ae0c0, L_0x7fcde0583308, C4<1>, C4<1>;
L_0x561b283adc60 .functor AND 1, L_0x561b283adbf0, L_0x561b283adf10, C4<1>, C4<1>;
L_0x561b283add20 .functor NOT 1, L_0x561b283adc60, C4<0>, C4<0>, C4<0>;
L_0x561b283adde0 .functor AND 1, L_0x561b283ae290, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ade50 .functor AND 1, L_0x561b283adde0, L_0x561b283add20, C4<1>, C4<1>;
L_0x561b283adf10 .functor NOT 1, L_0x561b283ade50, C4<0>, C4<0>, C4<0>;
v0x561b27f1be90_0 .net *"_ivl_0", 0 0, L_0x561b283adbf0;  1 drivers
v0x561b27f1bf90_0 .net *"_ivl_2", 0 0, L_0x561b283adc60;  1 drivers
v0x561b27f1c070_0 .net *"_ivl_6", 0 0, L_0x561b283adde0;  1 drivers
v0x561b27f1c160_0 .net *"_ivl_8", 0 0, L_0x561b283ade50;  1 drivers
v0x561b27f1c240_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1c330_0 .net "preset", 0 0, L_0x7fcde0583308;  alias, 1 drivers
v0x561b27f1c420_0 .net "q", 0 0, L_0x561b283add20;  alias, 1 drivers
v0x561b27f1c4e0_0 .net "q_bar", 0 0, L_0x561b283adf10;  alias, 1 drivers
v0x561b27f1c5a0_0 .net "reset", 0 0, L_0x561b283ae290;  1 drivers
v0x561b27f1c6f0_0 .net "set", 0 0, L_0x561b283ae0c0;  1 drivers
S_0x561b27f1e1a0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283af8e0 .functor AND 1, L_0x561b283b6350, L_0x561b283b59b0, C4<1>, C4<1>;
L_0x561b283af950 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283afbd0 .functor AND 1, L_0x561b283af950, L_0x561b283af1f0, C4<1>, C4<1>;
L_0x561b283afc90 .functor OR 1, L_0x561b283af8e0, L_0x561b283afbd0, C4<0>, C4<0>;
o0x7fcde0683338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f21b70_0 name=_ivl_0
v0x561b27f21c70_0 .net *"_ivl_4", 0 0, L_0x561b283af8e0;  1 drivers
v0x561b27f21d50_0 .net *"_ivl_6", 0 0, L_0x561b283af950;  1 drivers
v0x561b27f21e10_0 .net *"_ivl_8", 0 0, L_0x561b283afbd0;  1 drivers
v0x561b27f21ef0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f21fe0_0 .net "data", 0 0, L_0x561b283b59b0;  1 drivers
v0x561b27f220a0_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f22140_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f221e0_0 .net "out", 0 0, L_0x561b283ae700;  1 drivers
v0x561b27f22330_0 .net "q", 0 0, L_0x561b283af1f0;  1 drivers
v0x561b27f223d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283ae700 .functor MUXZ 1, o0x7fcde0683338, L_0x561b283af1f0, L_0x561b283b6500, C4<>;
S_0x561b27f1e3f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f1e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283af000 .functor NOT 1, L_0x561b283afc90, C4<0>, C4<0>, C4<0>;
L_0x561b283af870 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f214a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f21560_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f21620_0 .net "d", 0 0, L_0x561b283afc90;  1 drivers
v0x561b27f216c0_0 .net "master_q", 0 0, L_0x561b283ae9a0;  1 drivers
v0x561b27f21760_0 .net "master_q_bar", 0 0, L_0x561b283aeb80;  1 drivers
L_0x7fcde0583350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f21850_0 .net "preset", 0 0, L_0x7fcde0583350;  1 drivers
v0x561b27f21980_0 .net "q", 0 0, L_0x561b283af1f0;  alias, 1 drivers
v0x561b27f21a20_0 .net "q_bar", 0 0, L_0x561b283af3e0;  1 drivers
S_0x561b27f1e6d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283aec80 .functor AND 1, L_0x561b283afc90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283aed40 .functor NOT 1, L_0x561b283aec80, C4<0>, C4<0>, C4<0>;
L_0x561b283aee50 .functor AND 1, L_0x561b283af000, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283aeec0 .functor NOT 1, L_0x561b283aee50, C4<0>, C4<0>, C4<0>;
v0x561b27f1f660_0 .net *"_ivl_0", 0 0, L_0x561b283aec80;  1 drivers
v0x561b27f1f760_0 .net *"_ivl_4", 0 0, L_0x561b283aee50;  1 drivers
v0x561b27f1f840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1f8e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f1f980_0 .net "preset", 0 0, L_0x7fcde0583350;  alias, 1 drivers
v0x561b27f1fa20_0 .net "q", 0 0, L_0x561b283ae9a0;  alias, 1 drivers
v0x561b27f1fac0_0 .net "q_bar", 0 0, L_0x561b283aeb80;  alias, 1 drivers
v0x561b27f1fb60_0 .net "reset", 0 0, L_0x561b283af000;  1 drivers
v0x561b27f1fc00_0 .net "set", 0 0, L_0x561b283afc90;  alias, 1 drivers
S_0x561b27f1e9c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f1e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ae830 .functor AND 1, L_0x561b283aed40, L_0x7fcde0583350, C4<1>, C4<1>;
L_0x561b283ae8a0 .functor AND 1, L_0x561b283ae830, L_0x561b283aeb80, C4<1>, C4<1>;
L_0x561b283ae9a0 .functor NOT 1, L_0x561b283ae8a0, C4<0>, C4<0>, C4<0>;
L_0x561b283aeaa0 .functor AND 1, L_0x561b283aeec0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283aeb10 .functor AND 1, L_0x561b283aeaa0, L_0x561b283ae9a0, C4<1>, C4<1>;
L_0x561b283aeb80 .functor NOT 1, L_0x561b283aeb10, C4<0>, C4<0>, C4<0>;
v0x561b27f1eca0_0 .net *"_ivl_0", 0 0, L_0x561b283ae830;  1 drivers
v0x561b27f1eda0_0 .net *"_ivl_2", 0 0, L_0x561b283ae8a0;  1 drivers
v0x561b27f1ee80_0 .net *"_ivl_6", 0 0, L_0x561b283aeaa0;  1 drivers
v0x561b27f1ef40_0 .net *"_ivl_8", 0 0, L_0x561b283aeb10;  1 drivers
v0x561b27f1f020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f1f110_0 .net "preset", 0 0, L_0x7fcde0583350;  alias, 1 drivers
v0x561b27f1f1d0_0 .net "q", 0 0, L_0x561b283ae9a0;  alias, 1 drivers
v0x561b27f1f290_0 .net "q_bar", 0 0, L_0x561b283aeb80;  alias, 1 drivers
v0x561b27f1f350_0 .net "reset", 0 0, L_0x561b283aeec0;  1 drivers
v0x561b27f1f4a0_0 .net "set", 0 0, L_0x561b283aed40;  1 drivers
S_0x561b27f1fdd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f1e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283af520 .functor AND 1, L_0x561b283ae9a0, L_0x561b283af870, C4<1>, C4<1>;
L_0x561b283af590 .functor NOT 1, L_0x561b283af520, C4<0>, C4<0>, C4<0>;
L_0x561b283af6a0 .functor AND 1, L_0x561b283aeb80, L_0x561b283af870, C4<1>, C4<1>;
L_0x561b283af760 .functor NOT 1, L_0x561b283af6a0, C4<0>, C4<0>, C4<0>;
v0x561b27f20ce0_0 .net *"_ivl_0", 0 0, L_0x561b283af520;  1 drivers
v0x561b27f20de0_0 .net *"_ivl_4", 0 0, L_0x561b283af6a0;  1 drivers
v0x561b27f20ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f20f60_0 .net "enable", 0 0, L_0x561b283af870;  1 drivers
v0x561b27f21000_0 .net "preset", 0 0, L_0x7fcde0583350;  alias, 1 drivers
v0x561b27f210a0_0 .net "q", 0 0, L_0x561b283af1f0;  alias, 1 drivers
v0x561b27f21140_0 .net "q_bar", 0 0, L_0x561b283af3e0;  alias, 1 drivers
v0x561b27f211e0_0 .net "reset", 0 0, L_0x561b283aeb80;  alias, 1 drivers
v0x561b27f212d0_0 .net "set", 0 0, L_0x561b283ae9a0;  alias, 1 drivers
S_0x561b27f20030 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f1fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283af0c0 .functor AND 1, L_0x561b283af590, L_0x7fcde0583350, C4<1>, C4<1>;
L_0x561b283af130 .functor AND 1, L_0x561b283af0c0, L_0x561b283af3e0, C4<1>, C4<1>;
L_0x561b283af1f0 .functor NOT 1, L_0x561b283af130, C4<0>, C4<0>, C4<0>;
L_0x561b283af2b0 .functor AND 1, L_0x561b283af760, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283af320 .functor AND 1, L_0x561b283af2b0, L_0x561b283af1f0, C4<1>, C4<1>;
L_0x561b283af3e0 .functor NOT 1, L_0x561b283af320, C4<0>, C4<0>, C4<0>;
v0x561b27f202f0_0 .net *"_ivl_0", 0 0, L_0x561b283af0c0;  1 drivers
v0x561b27f203f0_0 .net *"_ivl_2", 0 0, L_0x561b283af130;  1 drivers
v0x561b27f204d0_0 .net *"_ivl_6", 0 0, L_0x561b283af2b0;  1 drivers
v0x561b27f20590_0 .net *"_ivl_8", 0 0, L_0x561b283af320;  1 drivers
v0x561b27f20670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f20760_0 .net "preset", 0 0, L_0x7fcde0583350;  alias, 1 drivers
v0x561b27f20850_0 .net "q", 0 0, L_0x561b283af1f0;  alias, 1 drivers
v0x561b27f20910_0 .net "q_bar", 0 0, L_0x561b283af3e0;  alias, 1 drivers
v0x561b27f209d0_0 .net "reset", 0 0, L_0x561b283af760;  1 drivers
v0x561b27f20b20_0 .net "set", 0 0, L_0x561b283af590;  1 drivers
S_0x561b27f22530 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b1080 .functor AND 1, L_0x561b283b6350, L_0x561b283b5aa0, C4<1>, C4<1>;
L_0x561b283b10f0 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283b1160 .functor AND 1, L_0x561b283b10f0, L_0x561b283b0930, C4<1>, C4<1>;
L_0x561b283b1220 .functor OR 1, L_0x561b283b1080, L_0x561b283b1160, C4<0>, C4<0>;
o0x7fcde0683ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f25f50_0 name=_ivl_0
v0x561b27f26050_0 .net *"_ivl_4", 0 0, L_0x561b283b1080;  1 drivers
v0x561b27f26130_0 .net *"_ivl_6", 0 0, L_0x561b283b10f0;  1 drivers
v0x561b27f261f0_0 .net *"_ivl_8", 0 0, L_0x561b283b1160;  1 drivers
v0x561b27f262d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f263c0_0 .net "data", 0 0, L_0x561b283b5aa0;  1 drivers
v0x561b27f26480_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f265b0_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f266e0_0 .net "out", 0 0, L_0x561b283afe10;  1 drivers
v0x561b27f26830_0 .net "q", 0 0, L_0x561b283b0930;  1 drivers
v0x561b27f268d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283afe10 .functor MUXZ 1, o0x7fcde0683ff8, L_0x561b283b0930, L_0x561b283b6500, C4<>;
S_0x561b27f227d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f22530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b0740 .functor NOT 1, L_0x561b283b1220, C4<0>, C4<0>, C4<0>;
L_0x561b283b1010 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f25880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f25940_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f25a00_0 .net "d", 0 0, L_0x561b283b1220;  1 drivers
v0x561b27f25aa0_0 .net "master_q", 0 0, L_0x561b283b00b0;  1 drivers
v0x561b27f25b40_0 .net "master_q_bar", 0 0, L_0x561b283b02c0;  1 drivers
L_0x7fcde0583398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f25c30_0 .net "preset", 0 0, L_0x7fcde0583398;  1 drivers
v0x561b27f25d60_0 .net "q", 0 0, L_0x561b283b0930;  alias, 1 drivers
v0x561b27f25e00_0 .net "q_bar", 0 0, L_0x561b283b0b50;  1 drivers
S_0x561b27f22ab0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f227d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b03c0 .functor AND 1, L_0x561b283b1220, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b0480 .functor NOT 1, L_0x561b283b03c0, C4<0>, C4<0>, C4<0>;
L_0x561b283b0590 .functor AND 1, L_0x561b283b0740, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b0600 .functor NOT 1, L_0x561b283b0590, C4<0>, C4<0>, C4<0>;
v0x561b27f23a40_0 .net *"_ivl_0", 0 0, L_0x561b283b03c0;  1 drivers
v0x561b27f23b40_0 .net *"_ivl_4", 0 0, L_0x561b283b0590;  1 drivers
v0x561b27f23c20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f23cc0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f23d60_0 .net "preset", 0 0, L_0x7fcde0583398;  alias, 1 drivers
v0x561b27f23e00_0 .net "q", 0 0, L_0x561b283b00b0;  alias, 1 drivers
v0x561b27f23ea0_0 .net "q_bar", 0 0, L_0x561b283b02c0;  alias, 1 drivers
v0x561b27f23f40_0 .net "reset", 0 0, L_0x561b283b0740;  1 drivers
v0x561b27f23fe0_0 .net "set", 0 0, L_0x561b283b1220;  alias, 1 drivers
S_0x561b27f22da0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f22ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283aff40 .functor AND 1, L_0x561b283b0480, L_0x7fcde0583398, C4<1>, C4<1>;
L_0x561b283affb0 .functor AND 1, L_0x561b283aff40, L_0x561b283b02c0, C4<1>, C4<1>;
L_0x561b283b00b0 .functor NOT 1, L_0x561b283affb0, C4<0>, C4<0>, C4<0>;
L_0x561b283b01b0 .functor AND 1, L_0x561b283b0600, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b0250 .functor AND 1, L_0x561b283b01b0, L_0x561b283b00b0, C4<1>, C4<1>;
L_0x561b283b02c0 .functor NOT 1, L_0x561b283b0250, C4<0>, C4<0>, C4<0>;
v0x561b27f23080_0 .net *"_ivl_0", 0 0, L_0x561b283aff40;  1 drivers
v0x561b27f23180_0 .net *"_ivl_2", 0 0, L_0x561b283affb0;  1 drivers
v0x561b27f23260_0 .net *"_ivl_6", 0 0, L_0x561b283b01b0;  1 drivers
v0x561b27f23320_0 .net *"_ivl_8", 0 0, L_0x561b283b0250;  1 drivers
v0x561b27f23400_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f234f0_0 .net "preset", 0 0, L_0x7fcde0583398;  alias, 1 drivers
v0x561b27f235b0_0 .net "q", 0 0, L_0x561b283b00b0;  alias, 1 drivers
v0x561b27f23670_0 .net "q_bar", 0 0, L_0x561b283b02c0;  alias, 1 drivers
v0x561b27f23730_0 .net "reset", 0 0, L_0x561b283b0600;  1 drivers
v0x561b27f23880_0 .net "set", 0 0, L_0x561b283b0480;  1 drivers
S_0x561b27f241b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f227d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b0c90 .functor AND 1, L_0x561b283b00b0, L_0x561b283b1010, C4<1>, C4<1>;
L_0x561b283b0d00 .functor NOT 1, L_0x561b283b0c90, C4<0>, C4<0>, C4<0>;
L_0x561b283b0e10 .functor AND 1, L_0x561b283b02c0, L_0x561b283b1010, C4<1>, C4<1>;
L_0x561b283b0ed0 .functor NOT 1, L_0x561b283b0e10, C4<0>, C4<0>, C4<0>;
v0x561b27f250c0_0 .net *"_ivl_0", 0 0, L_0x561b283b0c90;  1 drivers
v0x561b27f251c0_0 .net *"_ivl_4", 0 0, L_0x561b283b0e10;  1 drivers
v0x561b27f252a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f25340_0 .net "enable", 0 0, L_0x561b283b1010;  1 drivers
v0x561b27f253e0_0 .net "preset", 0 0, L_0x7fcde0583398;  alias, 1 drivers
v0x561b27f25480_0 .net "q", 0 0, L_0x561b283b0930;  alias, 1 drivers
v0x561b27f25520_0 .net "q_bar", 0 0, L_0x561b283b0b50;  alias, 1 drivers
v0x561b27f255c0_0 .net "reset", 0 0, L_0x561b283b02c0;  alias, 1 drivers
v0x561b27f256b0_0 .net "set", 0 0, L_0x561b283b00b0;  alias, 1 drivers
S_0x561b27f24410 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f241b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b0800 .functor AND 1, L_0x561b283b0d00, L_0x7fcde0583398, C4<1>, C4<1>;
L_0x561b283b0870 .functor AND 1, L_0x561b283b0800, L_0x561b283b0b50, C4<1>, C4<1>;
L_0x561b283b0930 .functor NOT 1, L_0x561b283b0870, C4<0>, C4<0>, C4<0>;
L_0x561b283b09f0 .functor AND 1, L_0x561b283b0ed0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b0a90 .functor AND 1, L_0x561b283b09f0, L_0x561b283b0930, C4<1>, C4<1>;
L_0x561b283b0b50 .functor NOT 1, L_0x561b283b0a90, C4<0>, C4<0>, C4<0>;
v0x561b27f246d0_0 .net *"_ivl_0", 0 0, L_0x561b283b0800;  1 drivers
v0x561b27f247d0_0 .net *"_ivl_2", 0 0, L_0x561b283b0870;  1 drivers
v0x561b27f248b0_0 .net *"_ivl_6", 0 0, L_0x561b283b09f0;  1 drivers
v0x561b27f24970_0 .net *"_ivl_8", 0 0, L_0x561b283b0a90;  1 drivers
v0x561b27f24a50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f24b40_0 .net "preset", 0 0, L_0x7fcde0583398;  alias, 1 drivers
v0x561b27f24c30_0 .net "q", 0 0, L_0x561b283b0930;  alias, 1 drivers
v0x561b27f24cf0_0 .net "q_bar", 0 0, L_0x561b283b0b50;  alias, 1 drivers
v0x561b27f24db0_0 .net "reset", 0 0, L_0x561b283b0ed0;  1 drivers
v0x561b27f24f00_0 .net "set", 0 0, L_0x561b283b0d00;  1 drivers
S_0x561b27f26a30 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b2610 .functor AND 1, L_0x561b283b6350, L_0x561b283b5b90, C4<1>, C4<1>;
L_0x561b283b2680 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283b26f0 .functor AND 1, L_0x561b283b2680, L_0x561b283b1ec0, C4<1>, C4<1>;
L_0x561b283b27b0 .functor OR 1, L_0x561b283b2610, L_0x561b283b26f0, C4<0>, C4<0>;
o0x7fcde0684cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f2a360_0 name=_ivl_0
v0x561b27f2a460_0 .net *"_ivl_4", 0 0, L_0x561b283b2610;  1 drivers
v0x561b27f2a540_0 .net *"_ivl_6", 0 0, L_0x561b283b2680;  1 drivers
v0x561b27f2a600_0 .net *"_ivl_8", 0 0, L_0x561b283b26f0;  1 drivers
v0x561b27f2a6e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f2a7d0_0 .net "data", 0 0, L_0x561b283b5b90;  1 drivers
v0x561b27f2a890_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f2a930_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f2a9d0_0 .net "out", 0 0, L_0x561b283b13a0;  1 drivers
v0x561b27f2ab20_0 .net "q", 0 0, L_0x561b283b1ec0;  1 drivers
v0x561b27f2abc0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b13a0 .functor MUXZ 1, o0x7fcde0684cb8, L_0x561b283b1ec0, L_0x561b283b6500, C4<>;
S_0x561b27f26c80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f26a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b1cd0 .functor NOT 1, L_0x561b283b27b0, C4<0>, C4<0>, C4<0>;
L_0x561b283b25a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f29c90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f29d50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f29e10_0 .net "d", 0 0, L_0x561b283b27b0;  1 drivers
v0x561b27f29eb0_0 .net "master_q", 0 0, L_0x561b283b1640;  1 drivers
v0x561b27f29f50_0 .net "master_q_bar", 0 0, L_0x561b283b1850;  1 drivers
L_0x7fcde05833e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f2a040_0 .net "preset", 0 0, L_0x7fcde05833e0;  1 drivers
v0x561b27f2a170_0 .net "q", 0 0, L_0x561b283b1ec0;  alias, 1 drivers
v0x561b27f2a210_0 .net "q_bar", 0 0, L_0x561b283b20e0;  1 drivers
S_0x561b27f26f10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f26c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b1950 .functor AND 1, L_0x561b283b27b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b1a10 .functor NOT 1, L_0x561b283b1950, C4<0>, C4<0>, C4<0>;
L_0x561b283b1b20 .functor AND 1, L_0x561b283b1cd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b1b90 .functor NOT 1, L_0x561b283b1b20, C4<0>, C4<0>, C4<0>;
v0x561b27f27e50_0 .net *"_ivl_0", 0 0, L_0x561b283b1950;  1 drivers
v0x561b27f27f50_0 .net *"_ivl_4", 0 0, L_0x561b283b1b20;  1 drivers
v0x561b27f28030_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f280d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f28170_0 .net "preset", 0 0, L_0x7fcde05833e0;  alias, 1 drivers
v0x561b27f28210_0 .net "q", 0 0, L_0x561b283b1640;  alias, 1 drivers
v0x561b27f282b0_0 .net "q_bar", 0 0, L_0x561b283b1850;  alias, 1 drivers
v0x561b27f28350_0 .net "reset", 0 0, L_0x561b283b1cd0;  1 drivers
v0x561b27f283f0_0 .net "set", 0 0, L_0x561b283b27b0;  alias, 1 drivers
S_0x561b27f271b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f26f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b14d0 .functor AND 1, L_0x561b283b1a10, L_0x7fcde05833e0, C4<1>, C4<1>;
L_0x561b283b1540 .functor AND 1, L_0x561b283b14d0, L_0x561b283b1850, C4<1>, C4<1>;
L_0x561b283b1640 .functor NOT 1, L_0x561b283b1540, C4<0>, C4<0>, C4<0>;
L_0x561b283b1740 .functor AND 1, L_0x561b283b1b90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b17e0 .functor AND 1, L_0x561b283b1740, L_0x561b283b1640, C4<1>, C4<1>;
L_0x561b283b1850 .functor NOT 1, L_0x561b283b17e0, C4<0>, C4<0>, C4<0>;
v0x561b27f27490_0 .net *"_ivl_0", 0 0, L_0x561b283b14d0;  1 drivers
v0x561b27f27590_0 .net *"_ivl_2", 0 0, L_0x561b283b1540;  1 drivers
v0x561b27f27670_0 .net *"_ivl_6", 0 0, L_0x561b283b1740;  1 drivers
v0x561b27f27730_0 .net *"_ivl_8", 0 0, L_0x561b283b17e0;  1 drivers
v0x561b27f27810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f27900_0 .net "preset", 0 0, L_0x7fcde05833e0;  alias, 1 drivers
v0x561b27f279c0_0 .net "q", 0 0, L_0x561b283b1640;  alias, 1 drivers
v0x561b27f27a80_0 .net "q_bar", 0 0, L_0x561b283b1850;  alias, 1 drivers
v0x561b27f27b40_0 .net "reset", 0 0, L_0x561b283b1b90;  1 drivers
v0x561b27f27c90_0 .net "set", 0 0, L_0x561b283b1a10;  1 drivers
S_0x561b27f285c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f26c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b2220 .functor AND 1, L_0x561b283b1640, L_0x561b283b25a0, C4<1>, C4<1>;
L_0x561b283b2290 .functor NOT 1, L_0x561b283b2220, C4<0>, C4<0>, C4<0>;
L_0x561b283b23a0 .functor AND 1, L_0x561b283b1850, L_0x561b283b25a0, C4<1>, C4<1>;
L_0x561b283b2460 .functor NOT 1, L_0x561b283b23a0, C4<0>, C4<0>, C4<0>;
v0x561b27f294d0_0 .net *"_ivl_0", 0 0, L_0x561b283b2220;  1 drivers
v0x561b27f295d0_0 .net *"_ivl_4", 0 0, L_0x561b283b23a0;  1 drivers
v0x561b27f296b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f29750_0 .net "enable", 0 0, L_0x561b283b25a0;  1 drivers
v0x561b27f297f0_0 .net "preset", 0 0, L_0x7fcde05833e0;  alias, 1 drivers
v0x561b27f29890_0 .net "q", 0 0, L_0x561b283b1ec0;  alias, 1 drivers
v0x561b27f29930_0 .net "q_bar", 0 0, L_0x561b283b20e0;  alias, 1 drivers
v0x561b27f299d0_0 .net "reset", 0 0, L_0x561b283b1850;  alias, 1 drivers
v0x561b27f29ac0_0 .net "set", 0 0, L_0x561b283b1640;  alias, 1 drivers
S_0x561b27f28820 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f285c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b1d90 .functor AND 1, L_0x561b283b2290, L_0x7fcde05833e0, C4<1>, C4<1>;
L_0x561b283b1e00 .functor AND 1, L_0x561b283b1d90, L_0x561b283b20e0, C4<1>, C4<1>;
L_0x561b283b1ec0 .functor NOT 1, L_0x561b283b1e00, C4<0>, C4<0>, C4<0>;
L_0x561b283b1f80 .functor AND 1, L_0x561b283b2460, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b2020 .functor AND 1, L_0x561b283b1f80, L_0x561b283b1ec0, C4<1>, C4<1>;
L_0x561b283b20e0 .functor NOT 1, L_0x561b283b2020, C4<0>, C4<0>, C4<0>;
v0x561b27f28ae0_0 .net *"_ivl_0", 0 0, L_0x561b283b1d90;  1 drivers
v0x561b27f28be0_0 .net *"_ivl_2", 0 0, L_0x561b283b1e00;  1 drivers
v0x561b27f28cc0_0 .net *"_ivl_6", 0 0, L_0x561b283b1f80;  1 drivers
v0x561b27f28d80_0 .net *"_ivl_8", 0 0, L_0x561b283b2020;  1 drivers
v0x561b27f28e60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f28f50_0 .net "preset", 0 0, L_0x7fcde05833e0;  alias, 1 drivers
v0x561b27f29040_0 .net "q", 0 0, L_0x561b283b1ec0;  alias, 1 drivers
v0x561b27f29100_0 .net "q_bar", 0 0, L_0x561b283b20e0;  alias, 1 drivers
v0x561b27f291c0_0 .net "reset", 0 0, L_0x561b283b2460;  1 drivers
v0x561b27f29310_0 .net "set", 0 0, L_0x561b283b2290;  1 drivers
S_0x561b27f2ad20 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b3ba0 .functor AND 1, L_0x561b283b6350, L_0x561b283b5cc0, C4<1>, C4<1>;
L_0x561b283b3c10 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283b3c80 .functor AND 1, L_0x561b283b3c10, L_0x561b283b3450, C4<1>, C4<1>;
L_0x561b283b3d40 .functor OR 1, L_0x561b283b3ba0, L_0x561b283b3c80, C4<0>, C4<0>;
o0x7fcde0685978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f2e720_0 name=_ivl_0
v0x561b27f2e820_0 .net *"_ivl_4", 0 0, L_0x561b283b3ba0;  1 drivers
v0x561b27f2e900_0 .net *"_ivl_6", 0 0, L_0x561b283b3c10;  1 drivers
v0x561b27f2e9c0_0 .net *"_ivl_8", 0 0, L_0x561b283b3c80;  1 drivers
v0x561b27f2eaa0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f2eb90_0 .net "data", 0 0, L_0x561b283b5cc0;  1 drivers
v0x561b27f2ec50_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f2ecf0_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f2ed90_0 .net "out", 0 0, L_0x561b283b2930;  1 drivers
v0x561b27f2eee0_0 .net "q", 0 0, L_0x561b283b3450;  1 drivers
v0x561b27f2ef80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b2930 .functor MUXZ 1, o0x7fcde0685978, L_0x561b283b3450, L_0x561b283b6500, C4<>;
S_0x561b27f2af70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f2ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b3260 .functor NOT 1, L_0x561b283b3d40, C4<0>, C4<0>, C4<0>;
L_0x561b283b3b30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f2e050_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f2e110_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f2e1d0_0 .net "d", 0 0, L_0x561b283b3d40;  1 drivers
v0x561b27f2e270_0 .net "master_q", 0 0, L_0x561b283b2bd0;  1 drivers
v0x561b27f2e310_0 .net "master_q_bar", 0 0, L_0x561b283b2de0;  1 drivers
L_0x7fcde0583428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f2e400_0 .net "preset", 0 0, L_0x7fcde0583428;  1 drivers
v0x561b27f2e530_0 .net "q", 0 0, L_0x561b283b3450;  alias, 1 drivers
v0x561b27f2e5d0_0 .net "q_bar", 0 0, L_0x561b283b3670;  1 drivers
S_0x561b27f2b250 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f2af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b2ee0 .functor AND 1, L_0x561b283b3d40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b2fa0 .functor NOT 1, L_0x561b283b2ee0, C4<0>, C4<0>, C4<0>;
L_0x561b283b30b0 .functor AND 1, L_0x561b283b3260, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b3120 .functor NOT 1, L_0x561b283b30b0, C4<0>, C4<0>, C4<0>;
v0x561b27f2c1e0_0 .net *"_ivl_0", 0 0, L_0x561b283b2ee0;  1 drivers
v0x561b27f2c2e0_0 .net *"_ivl_4", 0 0, L_0x561b283b30b0;  1 drivers
v0x561b27f2c3c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f2c460_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f2c500_0 .net "preset", 0 0, L_0x7fcde0583428;  alias, 1 drivers
v0x561b27f2c5a0_0 .net "q", 0 0, L_0x561b283b2bd0;  alias, 1 drivers
v0x561b27f2c640_0 .net "q_bar", 0 0, L_0x561b283b2de0;  alias, 1 drivers
v0x561b27f2c6e0_0 .net "reset", 0 0, L_0x561b283b3260;  1 drivers
v0x561b27f2c780_0 .net "set", 0 0, L_0x561b283b3d40;  alias, 1 drivers
S_0x561b27f2b540 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f2b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b2a60 .functor AND 1, L_0x561b283b2fa0, L_0x7fcde0583428, C4<1>, C4<1>;
L_0x561b283b2ad0 .functor AND 1, L_0x561b283b2a60, L_0x561b283b2de0, C4<1>, C4<1>;
L_0x561b283b2bd0 .functor NOT 1, L_0x561b283b2ad0, C4<0>, C4<0>, C4<0>;
L_0x561b283b2cd0 .functor AND 1, L_0x561b283b3120, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b2d70 .functor AND 1, L_0x561b283b2cd0, L_0x561b283b2bd0, C4<1>, C4<1>;
L_0x561b283b2de0 .functor NOT 1, L_0x561b283b2d70, C4<0>, C4<0>, C4<0>;
v0x561b27f2b820_0 .net *"_ivl_0", 0 0, L_0x561b283b2a60;  1 drivers
v0x561b27f2b920_0 .net *"_ivl_2", 0 0, L_0x561b283b2ad0;  1 drivers
v0x561b27f2ba00_0 .net *"_ivl_6", 0 0, L_0x561b283b2cd0;  1 drivers
v0x561b27f2bac0_0 .net *"_ivl_8", 0 0, L_0x561b283b2d70;  1 drivers
v0x561b27f2bba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f2bc90_0 .net "preset", 0 0, L_0x7fcde0583428;  alias, 1 drivers
v0x561b27f2bd50_0 .net "q", 0 0, L_0x561b283b2bd0;  alias, 1 drivers
v0x561b27f2be10_0 .net "q_bar", 0 0, L_0x561b283b2de0;  alias, 1 drivers
v0x561b27f2bed0_0 .net "reset", 0 0, L_0x561b283b3120;  1 drivers
v0x561b27f2c020_0 .net "set", 0 0, L_0x561b283b2fa0;  1 drivers
S_0x561b27f2c950 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f2af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b37b0 .functor AND 1, L_0x561b283b2bd0, L_0x561b283b3b30, C4<1>, C4<1>;
L_0x561b283b3820 .functor NOT 1, L_0x561b283b37b0, C4<0>, C4<0>, C4<0>;
L_0x561b283b3930 .functor AND 1, L_0x561b283b2de0, L_0x561b283b3b30, C4<1>, C4<1>;
L_0x561b283b39f0 .functor NOT 1, L_0x561b283b3930, C4<0>, C4<0>, C4<0>;
v0x561b27f2d890_0 .net *"_ivl_0", 0 0, L_0x561b283b37b0;  1 drivers
v0x561b27f2d990_0 .net *"_ivl_4", 0 0, L_0x561b283b3930;  1 drivers
v0x561b27f2da70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f2db10_0 .net "enable", 0 0, L_0x561b283b3b30;  1 drivers
v0x561b27f2dbb0_0 .net "preset", 0 0, L_0x7fcde0583428;  alias, 1 drivers
v0x561b27f2dc50_0 .net "q", 0 0, L_0x561b283b3450;  alias, 1 drivers
v0x561b27f2dcf0_0 .net "q_bar", 0 0, L_0x561b283b3670;  alias, 1 drivers
v0x561b27f2dd90_0 .net "reset", 0 0, L_0x561b283b2de0;  alias, 1 drivers
v0x561b27f2de80_0 .net "set", 0 0, L_0x561b283b2bd0;  alias, 1 drivers
S_0x561b27f2cbb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f2c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b3320 .functor AND 1, L_0x561b283b3820, L_0x7fcde0583428, C4<1>, C4<1>;
L_0x561b283b3390 .functor AND 1, L_0x561b283b3320, L_0x561b283b3670, C4<1>, C4<1>;
L_0x561b283b3450 .functor NOT 1, L_0x561b283b3390, C4<0>, C4<0>, C4<0>;
L_0x561b283b3510 .functor AND 1, L_0x561b283b39f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b35b0 .functor AND 1, L_0x561b283b3510, L_0x561b283b3450, C4<1>, C4<1>;
L_0x561b283b3670 .functor NOT 1, L_0x561b283b35b0, C4<0>, C4<0>, C4<0>;
v0x561b27f2ce70_0 .net *"_ivl_0", 0 0, L_0x561b283b3320;  1 drivers
v0x561b27f2cf70_0 .net *"_ivl_2", 0 0, L_0x561b283b3390;  1 drivers
v0x561b27f2d050_0 .net *"_ivl_6", 0 0, L_0x561b283b3510;  1 drivers
v0x561b27f2d140_0 .net *"_ivl_8", 0 0, L_0x561b283b35b0;  1 drivers
v0x561b27f2d220_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f2d310_0 .net "preset", 0 0, L_0x7fcde0583428;  alias, 1 drivers
v0x561b27f2d400_0 .net "q", 0 0, L_0x561b283b3450;  alias, 1 drivers
v0x561b27f2d4c0_0 .net "q_bar", 0 0, L_0x561b283b3670;  alias, 1 drivers
v0x561b27f2d580_0 .net "reset", 0 0, L_0x561b283b39f0;  1 drivers
v0x561b27f2d6d0_0 .net "set", 0 0, L_0x561b283b3820;  1 drivers
S_0x561b27f2f0e0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27f11340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b53a0 .functor AND 1, L_0x561b283b6350, L_0x561b283b5db0, C4<1>, C4<1>;
L_0x561b283b5430 .functor NOT 1, L_0x561b283b6350, C4<0>, C4<0>, C4<0>;
L_0x561b283b54a0 .functor AND 1, L_0x561b283b5430, L_0x561b283b4c30, C4<1>, C4<1>;
L_0x561b283b5560 .functor OR 1, L_0x561b283b53a0, L_0x561b283b54a0, C4<0>, C4<0>;
o0x7fcde0686638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f32ae0_0 name=_ivl_0
v0x561b27f32be0_0 .net *"_ivl_4", 0 0, L_0x561b283b53a0;  1 drivers
v0x561b27f32cc0_0 .net *"_ivl_6", 0 0, L_0x561b283b5430;  1 drivers
v0x561b27f32d80_0 .net *"_ivl_8", 0 0, L_0x561b283b54a0;  1 drivers
v0x561b27f32e60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f32f50_0 .net "data", 0 0, L_0x561b283b5db0;  1 drivers
v0x561b27f33010_0 .net "enable_in", 0 0, L_0x561b283b6350;  alias, 1 drivers
v0x561b27f330b0_0 .net "enable_out", 0 0, L_0x561b283b6500;  alias, 1 drivers
v0x561b27f33150_0 .net "out", 0 0, L_0x561b283b3ec0;  1 drivers
v0x561b27f332a0_0 .net "q", 0 0, L_0x561b283b4c30;  1 drivers
v0x561b27f33340_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b3ec0 .functor MUXZ 1, o0x7fcde0686638, L_0x561b283b4c30, L_0x561b283b6500, C4<>;
S_0x561b27f2f330 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f2f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b4a20 .functor NOT 1, L_0x561b283b5560, C4<0>, C4<0>, C4<0>;
L_0x561b283b5330 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f32410_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f324d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f32590_0 .net "d", 0 0, L_0x561b283b5560;  1 drivers
v0x561b27f32630_0 .net "master_q", 0 0, L_0x561b283b4370;  1 drivers
v0x561b27f326d0_0 .net "master_q_bar", 0 0, L_0x561b283b4580;  1 drivers
L_0x7fcde0583470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f327c0_0 .net "preset", 0 0, L_0x7fcde0583470;  1 drivers
v0x561b27f328f0_0 .net "q", 0 0, L_0x561b283b4c30;  alias, 1 drivers
v0x561b27f32990_0 .net "q_bar", 0 0, L_0x561b283b4e70;  1 drivers
S_0x561b27f2f610 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b4680 .functor AND 1, L_0x561b283b5560, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b4740 .functor NOT 1, L_0x561b283b4680, C4<0>, C4<0>, C4<0>;
L_0x561b283b4850 .functor AND 1, L_0x561b283b4a20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b48e0 .functor NOT 1, L_0x561b283b4850, C4<0>, C4<0>, C4<0>;
v0x561b27f305a0_0 .net *"_ivl_0", 0 0, L_0x561b283b4680;  1 drivers
v0x561b27f306a0_0 .net *"_ivl_4", 0 0, L_0x561b283b4850;  1 drivers
v0x561b27f30780_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f30820_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f308c0_0 .net "preset", 0 0, L_0x7fcde0583470;  alias, 1 drivers
v0x561b27f30960_0 .net "q", 0 0, L_0x561b283b4370;  alias, 1 drivers
v0x561b27f30a00_0 .net "q_bar", 0 0, L_0x561b283b4580;  alias, 1 drivers
v0x561b27f30aa0_0 .net "reset", 0 0, L_0x561b283b4a20;  1 drivers
v0x561b27f30b40_0 .net "set", 0 0, L_0x561b283b5560;  alias, 1 drivers
S_0x561b27f2f900 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f2f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b4200 .functor AND 1, L_0x561b283b4740, L_0x7fcde0583470, C4<1>, C4<1>;
L_0x561b283b4270 .functor AND 1, L_0x561b283b4200, L_0x561b283b4580, C4<1>, C4<1>;
L_0x561b283b4370 .functor NOT 1, L_0x561b283b4270, C4<0>, C4<0>, C4<0>;
L_0x561b283b4470 .functor AND 1, L_0x561b283b48e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b4510 .functor AND 1, L_0x561b283b4470, L_0x561b283b4370, C4<1>, C4<1>;
L_0x561b283b4580 .functor NOT 1, L_0x561b283b4510, C4<0>, C4<0>, C4<0>;
v0x561b27f2fbe0_0 .net *"_ivl_0", 0 0, L_0x561b283b4200;  1 drivers
v0x561b27f2fce0_0 .net *"_ivl_2", 0 0, L_0x561b283b4270;  1 drivers
v0x561b27f2fdc0_0 .net *"_ivl_6", 0 0, L_0x561b283b4470;  1 drivers
v0x561b27f2fe80_0 .net *"_ivl_8", 0 0, L_0x561b283b4510;  1 drivers
v0x561b27f2ff60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f30050_0 .net "preset", 0 0, L_0x7fcde0583470;  alias, 1 drivers
v0x561b27f30110_0 .net "q", 0 0, L_0x561b283b4370;  alias, 1 drivers
v0x561b27f301d0_0 .net "q_bar", 0 0, L_0x561b283b4580;  alias, 1 drivers
v0x561b27f30290_0 .net "reset", 0 0, L_0x561b283b48e0;  1 drivers
v0x561b27f303e0_0 .net "set", 0 0, L_0x561b283b4740;  1 drivers
S_0x561b27f30d10 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b4fb0 .functor AND 1, L_0x561b283b4370, L_0x561b283b5330, C4<1>, C4<1>;
L_0x561b283b5020 .functor NOT 1, L_0x561b283b4fb0, C4<0>, C4<0>, C4<0>;
L_0x561b283b5130 .functor AND 1, L_0x561b283b4580, L_0x561b283b5330, C4<1>, C4<1>;
L_0x561b283b51f0 .functor NOT 1, L_0x561b283b5130, C4<0>, C4<0>, C4<0>;
v0x561b27f31c50_0 .net *"_ivl_0", 0 0, L_0x561b283b4fb0;  1 drivers
v0x561b27f31d50_0 .net *"_ivl_4", 0 0, L_0x561b283b5130;  1 drivers
v0x561b27f31e30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f31ed0_0 .net "enable", 0 0, L_0x561b283b5330;  1 drivers
v0x561b27f31f70_0 .net "preset", 0 0, L_0x7fcde0583470;  alias, 1 drivers
v0x561b27f32010_0 .net "q", 0 0, L_0x561b283b4c30;  alias, 1 drivers
v0x561b27f320b0_0 .net "q_bar", 0 0, L_0x561b283b4e70;  alias, 1 drivers
v0x561b27f32150_0 .net "reset", 0 0, L_0x561b283b4580;  alias, 1 drivers
v0x561b27f32240_0 .net "set", 0 0, L_0x561b283b4370;  alias, 1 drivers
S_0x561b27f30f70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f30d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b4ae0 .functor AND 1, L_0x561b283b5020, L_0x7fcde0583470, C4<1>, C4<1>;
L_0x561b283b4b70 .functor AND 1, L_0x561b283b4ae0, L_0x561b283b4e70, C4<1>, C4<1>;
L_0x561b283b4c30 .functor NOT 1, L_0x561b283b4b70, C4<0>, C4<0>, C4<0>;
L_0x561b283b4cf0 .functor AND 1, L_0x561b283b51f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b4db0 .functor AND 1, L_0x561b283b4cf0, L_0x561b283b4c30, C4<1>, C4<1>;
L_0x561b283b4e70 .functor NOT 1, L_0x561b283b4db0, C4<0>, C4<0>, C4<0>;
v0x561b27f31230_0 .net *"_ivl_0", 0 0, L_0x561b283b4ae0;  1 drivers
v0x561b27f31330_0 .net *"_ivl_2", 0 0, L_0x561b283b4b70;  1 drivers
v0x561b27f31410_0 .net *"_ivl_6", 0 0, L_0x561b283b4cf0;  1 drivers
v0x561b27f31500_0 .net *"_ivl_8", 0 0, L_0x561b283b4db0;  1 drivers
v0x561b27f315e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f316d0_0 .net "preset", 0 0, L_0x7fcde0583470;  alias, 1 drivers
v0x561b27f317c0_0 .net "q", 0 0, L_0x561b283b4c30;  alias, 1 drivers
v0x561b27f31880_0 .net "q_bar", 0 0, L_0x561b283b4e70;  alias, 1 drivers
v0x561b27f31940_0 .net "reset", 0 0, L_0x561b283b51f0;  1 drivers
v0x561b27f31a90_0 .net "set", 0 0, L_0x561b283b5020;  1 drivers
S_0x561b27f33b80 .scope module, "mem2" "byte_register" 12 21, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27f75cf0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f75db0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27f75e70_0 .net "enable_in", 0 0, L_0x561b283c2150;  1 drivers
v0x561b27f76020_0 .net "enable_out", 0 0, L_0x561b283c22b0;  1 drivers
v0x561b27f761d0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27f76270_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c14e0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283c15d0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283c16c0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283c17b0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283c18a0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283c1990 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283c1ac0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283c1bb0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283c1cf0_0_0 .concat [ 1 1 1 1], L_0x561b283b65c0, L_0x561b283b7a40, L_0x561b283b8f80, L_0x561b283ba3e0;
LS_0x561b283c1cf0_0_4 .concat [ 1 1 1 1], L_0x561b283bbb10, L_0x561b283bd140, L_0x561b283be770, L_0x561b283bfda0;
L_0x561b283c1cf0 .concat [ 4 4 0 0], LS_0x561b283c1cf0_0_0, LS_0x561b283c1cf0_0_4;
S_0x561b27f33e00 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b7730 .functor AND 1, L_0x561b283c2150, L_0x561b283c14e0, C4<1>, C4<1>;
L_0x561b283b77c0 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283b7830 .functor AND 1, L_0x561b283b77c0, L_0x561b283b7040, C4<1>, C4<1>;
L_0x561b283b78f0 .functor OR 1, L_0x561b283b7730, L_0x561b283b7830, C4<0>, C4<0>;
o0x7fcde0687418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f377a0_0 name=_ivl_0
v0x561b27f378a0_0 .net *"_ivl_4", 0 0, L_0x561b283b7730;  1 drivers
v0x561b27f37980_0 .net *"_ivl_6", 0 0, L_0x561b283b77c0;  1 drivers
v0x561b27f37a40_0 .net *"_ivl_8", 0 0, L_0x561b283b7830;  1 drivers
v0x561b27f37b20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f37c10_0 .net "data", 0 0, L_0x561b283c14e0;  1 drivers
v0x561b27f37cd0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f37d90_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f37e50_0 .net "out", 0 0, L_0x561b283b65c0;  1 drivers
v0x561b27f37fa0_0 .net "q", 0 0, L_0x561b283b7040;  1 drivers
v0x561b27f38040_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b65c0 .functor MUXZ 1, o0x7fcde0687418, L_0x561b283b7040, L_0x561b283c22b0, C4<>;
S_0x561b27f340e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f33e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b6e50 .functor NOT 1, L_0x561b283b78f0, C4<0>, C4<0>, C4<0>;
L_0x561b283b76c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f370d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f37190_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f37250_0 .net "d", 0 0, L_0x561b283b78f0;  1 drivers
v0x561b27f372f0_0 .net "master_q", 0 0, L_0x561b283b6860;  1 drivers
v0x561b27f37390_0 .net "master_q_bar", 0 0, L_0x561b283b6a40;  1 drivers
L_0x7fcde0583548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f37480_0 .net "preset", 0 0, L_0x7fcde0583548;  1 drivers
v0x561b27f375b0_0 .net "q", 0 0, L_0x561b283b7040;  alias, 1 drivers
v0x561b27f37650_0 .net "q_bar", 0 0, L_0x561b283b7230;  1 drivers
S_0x561b27f343c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f340e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b6b00 .functor AND 1, L_0x561b283b78f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b6bc0 .functor NOT 1, L_0x561b283b6b00, C4<0>, C4<0>, C4<0>;
L_0x561b283b6cd0 .functor AND 1, L_0x561b283b6e50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b6d40 .functor NOT 1, L_0x561b283b6cd0, C4<0>, C4<0>, C4<0>;
v0x561b27f352c0_0 .net *"_ivl_0", 0 0, L_0x561b283b6b00;  1 drivers
v0x561b27f353c0_0 .net *"_ivl_4", 0 0, L_0x561b283b6cd0;  1 drivers
v0x561b27f354a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f35540_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f355e0_0 .net "preset", 0 0, L_0x7fcde0583548;  alias, 1 drivers
v0x561b27f35680_0 .net "q", 0 0, L_0x561b283b6860;  alias, 1 drivers
v0x561b27f35720_0 .net "q_bar", 0 0, L_0x561b283b6a40;  alias, 1 drivers
v0x561b27f357f0_0 .net "reset", 0 0, L_0x561b283b6e50;  1 drivers
v0x561b27f35890_0 .net "set", 0 0, L_0x561b283b78f0;  alias, 1 drivers
S_0x561b27f346b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f343c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b66f0 .functor AND 1, L_0x561b283b6bc0, L_0x7fcde0583548, C4<1>, C4<1>;
L_0x561b283b6760 .functor AND 1, L_0x561b283b66f0, L_0x561b283b6a40, C4<1>, C4<1>;
L_0x561b283b6860 .functor NOT 1, L_0x561b283b6760, C4<0>, C4<0>, C4<0>;
L_0x561b283b6960 .functor AND 1, L_0x561b283b6d40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b69d0 .functor AND 1, L_0x561b283b6960, L_0x561b283b6860, C4<1>, C4<1>;
L_0x561b283b6a40 .functor NOT 1, L_0x561b283b69d0, C4<0>, C4<0>, C4<0>;
v0x561b27f34990_0 .net *"_ivl_0", 0 0, L_0x561b283b66f0;  1 drivers
v0x561b27f34a90_0 .net *"_ivl_2", 0 0, L_0x561b283b6760;  1 drivers
v0x561b27f34b70_0 .net *"_ivl_6", 0 0, L_0x561b283b6960;  1 drivers
v0x561b27f34c30_0 .net *"_ivl_8", 0 0, L_0x561b283b69d0;  1 drivers
v0x561b27f34d10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f34e00_0 .net "preset", 0 0, L_0x7fcde0583548;  alias, 1 drivers
v0x561b27f34ec0_0 .net "q", 0 0, L_0x561b283b6860;  alias, 1 drivers
v0x561b27f34f80_0 .net "q_bar", 0 0, L_0x561b283b6a40;  alias, 1 drivers
v0x561b27f35040_0 .net "reset", 0 0, L_0x561b283b6d40;  1 drivers
v0x561b27f35100_0 .net "set", 0 0, L_0x561b283b6bc0;  1 drivers
S_0x561b27f359d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f340e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b7370 .functor AND 1, L_0x561b283b6860, L_0x561b283b76c0, C4<1>, C4<1>;
L_0x561b283b73e0 .functor NOT 1, L_0x561b283b7370, C4<0>, C4<0>, C4<0>;
L_0x561b283b74f0 .functor AND 1, L_0x561b283b6a40, L_0x561b283b76c0, C4<1>, C4<1>;
L_0x561b283b75b0 .functor NOT 1, L_0x561b283b74f0, C4<0>, C4<0>, C4<0>;
v0x561b27f36910_0 .net *"_ivl_0", 0 0, L_0x561b283b7370;  1 drivers
v0x561b27f36a10_0 .net *"_ivl_4", 0 0, L_0x561b283b74f0;  1 drivers
v0x561b27f36af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f36b90_0 .net "enable", 0 0, L_0x561b283b76c0;  1 drivers
v0x561b27f36c30_0 .net "preset", 0 0, L_0x7fcde0583548;  alias, 1 drivers
v0x561b27f36cd0_0 .net "q", 0 0, L_0x561b283b7040;  alias, 1 drivers
v0x561b27f36d70_0 .net "q_bar", 0 0, L_0x561b283b7230;  alias, 1 drivers
v0x561b27f36e10_0 .net "reset", 0 0, L_0x561b283b6a40;  alias, 1 drivers
v0x561b27f36f00_0 .net "set", 0 0, L_0x561b283b6860;  alias, 1 drivers
S_0x561b27f35c30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f359d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b6f10 .functor AND 1, L_0x561b283b73e0, L_0x7fcde0583548, C4<1>, C4<1>;
L_0x561b283b6f80 .functor AND 1, L_0x561b283b6f10, L_0x561b283b7230, C4<1>, C4<1>;
L_0x561b283b7040 .functor NOT 1, L_0x561b283b6f80, C4<0>, C4<0>, C4<0>;
L_0x561b283b7100 .functor AND 1, L_0x561b283b75b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b7170 .functor AND 1, L_0x561b283b7100, L_0x561b283b7040, C4<1>, C4<1>;
L_0x561b283b7230 .functor NOT 1, L_0x561b283b7170, C4<0>, C4<0>, C4<0>;
v0x561b27f35ef0_0 .net *"_ivl_0", 0 0, L_0x561b283b6f10;  1 drivers
v0x561b27f35ff0_0 .net *"_ivl_2", 0 0, L_0x561b283b6f80;  1 drivers
v0x561b27f360d0_0 .net *"_ivl_6", 0 0, L_0x561b283b7100;  1 drivers
v0x561b27f361c0_0 .net *"_ivl_8", 0 0, L_0x561b283b7170;  1 drivers
v0x561b27f362a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f36390_0 .net "preset", 0 0, L_0x7fcde0583548;  alias, 1 drivers
v0x561b27f36480_0 .net "q", 0 0, L_0x561b283b7040;  alias, 1 drivers
v0x561b27f36540_0 .net "q_bar", 0 0, L_0x561b283b7230;  alias, 1 drivers
v0x561b27f36600_0 .net "reset", 0 0, L_0x561b283b75b0;  1 drivers
v0x561b27f36750_0 .net "set", 0 0, L_0x561b283b73e0;  1 drivers
S_0x561b27f381a0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283b8c70 .functor AND 1, L_0x561b283c2150, L_0x561b283c15d0, C4<1>, C4<1>;
L_0x561b283b8d00 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283b8d70 .functor AND 1, L_0x561b283b8d00, L_0x561b283b8560, C4<1>, C4<1>;
L_0x561b283b8e30 .functor OR 1, L_0x561b283b8c70, L_0x561b283b8d70, C4<0>, C4<0>;
o0x7fcde0688138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f3bba0_0 name=_ivl_0
v0x561b27f3bca0_0 .net *"_ivl_4", 0 0, L_0x561b283b8c70;  1 drivers
v0x561b27f3bd80_0 .net *"_ivl_6", 0 0, L_0x561b283b8d00;  1 drivers
v0x561b27f3be40_0 .net *"_ivl_8", 0 0, L_0x561b283b8d70;  1 drivers
v0x561b27f3bf20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f3c010_0 .net "data", 0 0, L_0x561b283c15d0;  1 drivers
v0x561b27f3c0d0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f3c170_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f3c210_0 .net "out", 0 0, L_0x561b283b7a40;  1 drivers
v0x561b27f3c340_0 .net "q", 0 0, L_0x561b283b8560;  1 drivers
v0x561b27f3c3e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b7a40 .functor MUXZ 1, o0x7fcde0688138, L_0x561b283b8560, L_0x561b283c22b0, C4<>;
S_0x561b27f38410 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f381a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b8350 .functor NOT 1, L_0x561b283b8e30, C4<0>, C4<0>, C4<0>;
L_0x561b283b8c00 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f3b4d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3b590_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f3b650_0 .net "d", 0 0, L_0x561b283b8e30;  1 drivers
v0x561b27f3b6f0_0 .net "master_q", 0 0, L_0x561b283b7ce0;  1 drivers
v0x561b27f3b790_0 .net "master_q_bar", 0 0, L_0x561b283b7ee0;  1 drivers
L_0x7fcde0583590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f3b880_0 .net "preset", 0 0, L_0x7fcde0583590;  1 drivers
v0x561b27f3b9b0_0 .net "q", 0 0, L_0x561b283b8560;  alias, 1 drivers
v0x561b27f3ba50_0 .net "q_bar", 0 0, L_0x561b283b8770;  1 drivers
S_0x561b27f386d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f38410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b7fe0 .functor AND 1, L_0x561b283b8e30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b80a0 .functor NOT 1, L_0x561b283b7fe0, C4<0>, C4<0>, C4<0>;
L_0x561b283b81b0 .functor AND 1, L_0x561b283b8350, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b8240 .functor NOT 1, L_0x561b283b81b0, C4<0>, C4<0>, C4<0>;
v0x561b27f39660_0 .net *"_ivl_0", 0 0, L_0x561b283b7fe0;  1 drivers
v0x561b27f39760_0 .net *"_ivl_4", 0 0, L_0x561b283b81b0;  1 drivers
v0x561b27f39840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f398e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f39980_0 .net "preset", 0 0, L_0x7fcde0583590;  alias, 1 drivers
v0x561b27f39a20_0 .net "q", 0 0, L_0x561b283b7ce0;  alias, 1 drivers
v0x561b27f39ac0_0 .net "q_bar", 0 0, L_0x561b283b7ee0;  alias, 1 drivers
v0x561b27f39b60_0 .net "reset", 0 0, L_0x561b283b8350;  1 drivers
v0x561b27f39c00_0 .net "set", 0 0, L_0x561b283b8e30;  alias, 1 drivers
S_0x561b27f389c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f386d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b7b70 .functor AND 1, L_0x561b283b80a0, L_0x7fcde0583590, C4<1>, C4<1>;
L_0x561b283b7be0 .functor AND 1, L_0x561b283b7b70, L_0x561b283b7ee0, C4<1>, C4<1>;
L_0x561b283b7ce0 .functor NOT 1, L_0x561b283b7be0, C4<0>, C4<0>, C4<0>;
L_0x561b283b7de0 .functor AND 1, L_0x561b283b8240, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b7e70 .functor AND 1, L_0x561b283b7de0, L_0x561b283b7ce0, C4<1>, C4<1>;
L_0x561b283b7ee0 .functor NOT 1, L_0x561b283b7e70, C4<0>, C4<0>, C4<0>;
v0x561b27f38ca0_0 .net *"_ivl_0", 0 0, L_0x561b283b7b70;  1 drivers
v0x561b27f38da0_0 .net *"_ivl_2", 0 0, L_0x561b283b7be0;  1 drivers
v0x561b27f38e80_0 .net *"_ivl_6", 0 0, L_0x561b283b7de0;  1 drivers
v0x561b27f38f40_0 .net *"_ivl_8", 0 0, L_0x561b283b7e70;  1 drivers
v0x561b27f39020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f39110_0 .net "preset", 0 0, L_0x7fcde0583590;  alias, 1 drivers
v0x561b27f391d0_0 .net "q", 0 0, L_0x561b283b7ce0;  alias, 1 drivers
v0x561b27f39290_0 .net "q_bar", 0 0, L_0x561b283b7ee0;  alias, 1 drivers
v0x561b27f39350_0 .net "reset", 0 0, L_0x561b283b8240;  1 drivers
v0x561b27f394a0_0 .net "set", 0 0, L_0x561b283b80a0;  1 drivers
S_0x561b27f39dd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f38410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b88b0 .functor AND 1, L_0x561b283b7ce0, L_0x561b283b8c00, C4<1>, C4<1>;
L_0x561b283b8920 .functor NOT 1, L_0x561b283b88b0, C4<0>, C4<0>, C4<0>;
L_0x561b283b8a30 .functor AND 1, L_0x561b283b7ee0, L_0x561b283b8c00, C4<1>, C4<1>;
L_0x561b283b8af0 .functor NOT 1, L_0x561b283b8a30, C4<0>, C4<0>, C4<0>;
v0x561b27f3ad10_0 .net *"_ivl_0", 0 0, L_0x561b283b88b0;  1 drivers
v0x561b27f3ae10_0 .net *"_ivl_4", 0 0, L_0x561b283b8a30;  1 drivers
v0x561b27f3aef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3af90_0 .net "enable", 0 0, L_0x561b283b8c00;  1 drivers
v0x561b27f3b030_0 .net "preset", 0 0, L_0x7fcde0583590;  alias, 1 drivers
v0x561b27f3b0d0_0 .net "q", 0 0, L_0x561b283b8560;  alias, 1 drivers
v0x561b27f3b170_0 .net "q_bar", 0 0, L_0x561b283b8770;  alias, 1 drivers
v0x561b27f3b210_0 .net "reset", 0 0, L_0x561b283b7ee0;  alias, 1 drivers
v0x561b27f3b300_0 .net "set", 0 0, L_0x561b283b7ce0;  alias, 1 drivers
S_0x561b27f3a030 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f39dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b8410 .functor AND 1, L_0x561b283b8920, L_0x7fcde0583590, C4<1>, C4<1>;
L_0x561b283b84a0 .functor AND 1, L_0x561b283b8410, L_0x561b283b8770, C4<1>, C4<1>;
L_0x561b283b8560 .functor NOT 1, L_0x561b283b84a0, C4<0>, C4<0>, C4<0>;
L_0x561b283b8620 .functor AND 1, L_0x561b283b8af0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b86b0 .functor AND 1, L_0x561b283b8620, L_0x561b283b8560, C4<1>, C4<1>;
L_0x561b283b8770 .functor NOT 1, L_0x561b283b86b0, C4<0>, C4<0>, C4<0>;
v0x561b27f3a2f0_0 .net *"_ivl_0", 0 0, L_0x561b283b8410;  1 drivers
v0x561b27f3a3f0_0 .net *"_ivl_2", 0 0, L_0x561b283b84a0;  1 drivers
v0x561b27f3a4d0_0 .net *"_ivl_6", 0 0, L_0x561b283b8620;  1 drivers
v0x561b27f3a5c0_0 .net *"_ivl_8", 0 0, L_0x561b283b86b0;  1 drivers
v0x561b27f3a6a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3a790_0 .net "preset", 0 0, L_0x7fcde0583590;  alias, 1 drivers
v0x561b27f3a880_0 .net "q", 0 0, L_0x561b283b8560;  alias, 1 drivers
v0x561b27f3a940_0 .net "q_bar", 0 0, L_0x561b283b8770;  alias, 1 drivers
v0x561b27f3aa00_0 .net "reset", 0 0, L_0x561b283b8af0;  1 drivers
v0x561b27f3ab50_0 .net "set", 0 0, L_0x561b283b8920;  1 drivers
S_0x561b27f3c520 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ba0a0 .functor AND 1, L_0x561b283c2150, L_0x561b283c16c0, C4<1>, C4<1>;
L_0x561b283ba130 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283ba1a0 .functor AND 1, L_0x561b283ba130, L_0x561b283b9990, C4<1>, C4<1>;
L_0x561b283ba260 .functor OR 1, L_0x561b283ba0a0, L_0x561b283ba1a0, C4<0>, C4<0>;
o0x7fcde0688df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f3ff90_0 name=_ivl_0
v0x561b27f40090_0 .net *"_ivl_4", 0 0, L_0x561b283ba0a0;  1 drivers
v0x561b27f40170_0 .net *"_ivl_6", 0 0, L_0x561b283ba130;  1 drivers
v0x561b27f40230_0 .net *"_ivl_8", 0 0, L_0x561b283ba1a0;  1 drivers
v0x561b27f40310_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f40400_0 .net "data", 0 0, L_0x561b283c16c0;  1 drivers
v0x561b27f404c0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f405b0_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f406a0_0 .net "out", 0 0, L_0x561b283b8f80;  1 drivers
v0x561b27f407f0_0 .net "q", 0 0, L_0x561b283b9990;  1 drivers
v0x561b27f40890_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283b8f80 .functor MUXZ 1, o0x7fcde0688df8, L_0x561b283b9990, L_0x561b283c22b0, C4<>;
S_0x561b27f3c770 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f3c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b9780 .functor NOT 1, L_0x561b283ba260, C4<0>, C4<0>, C4<0>;
L_0x561b283ba030 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f3f8c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3f980_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f3fa40_0 .net "d", 0 0, L_0x561b283ba260;  1 drivers
v0x561b27f3fae0_0 .net "master_q", 0 0, L_0x561b283b91b0;  1 drivers
v0x561b27f3fb80_0 .net "master_q_bar", 0 0, L_0x561b283b9390;  1 drivers
L_0x7fcde05835d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f3fc70_0 .net "preset", 0 0, L_0x7fcde05835d8;  1 drivers
v0x561b27f3fda0_0 .net "q", 0 0, L_0x561b283b9990;  alias, 1 drivers
v0x561b27f3fe40_0 .net "q_bar", 0 0, L_0x561b283b9ba0;  1 drivers
S_0x561b27f3ca30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f3c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b9400 .functor AND 1, L_0x561b283ba260, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b94c0 .functor NOT 1, L_0x561b283b9400, C4<0>, C4<0>, C4<0>;
L_0x561b283b95d0 .functor AND 1, L_0x561b283b9780, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283b9640 .functor NOT 1, L_0x561b283b95d0, C4<0>, C4<0>, C4<0>;
v0x561b27f3d9f0_0 .net *"_ivl_0", 0 0, L_0x561b283b9400;  1 drivers
v0x561b27f3daf0_0 .net *"_ivl_4", 0 0, L_0x561b283b95d0;  1 drivers
v0x561b27f3dbd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3dc70_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f3dd10_0 .net "preset", 0 0, L_0x7fcde05835d8;  alias, 1 drivers
v0x561b27f3ddb0_0 .net "q", 0 0, L_0x561b283b91b0;  alias, 1 drivers
v0x561b27f3de80_0 .net "q_bar", 0 0, L_0x561b283b9390;  alias, 1 drivers
v0x561b27f3df50_0 .net "reset", 0 0, L_0x561b283b9780;  1 drivers
v0x561b27f3dff0_0 .net "set", 0 0, L_0x561b283ba260;  alias, 1 drivers
S_0x561b27f3cd20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f3ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28398f20 .functor AND 1, L_0x561b283b94c0, L_0x7fcde05835d8, C4<1>, C4<1>;
L_0x561b283b90b0 .functor AND 1, L_0x561b28398f20, L_0x561b283b9390, C4<1>, C4<1>;
L_0x561b283b91b0 .functor NOT 1, L_0x561b283b90b0, C4<0>, C4<0>, C4<0>;
L_0x561b283b92b0 .functor AND 1, L_0x561b283b9640, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b9320 .functor AND 1, L_0x561b283b92b0, L_0x561b283b91b0, C4<1>, C4<1>;
L_0x561b283b9390 .functor NOT 1, L_0x561b283b9320, C4<0>, C4<0>, C4<0>;
v0x561b27f3d000_0 .net *"_ivl_0", 0 0, L_0x561b28398f20;  1 drivers
v0x561b27f3d100_0 .net *"_ivl_2", 0 0, L_0x561b283b90b0;  1 drivers
v0x561b27f3d1e0_0 .net *"_ivl_6", 0 0, L_0x561b283b92b0;  1 drivers
v0x561b27f3d2d0_0 .net *"_ivl_8", 0 0, L_0x561b283b9320;  1 drivers
v0x561b27f3d3b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3d4a0_0 .net "preset", 0 0, L_0x7fcde05835d8;  alias, 1 drivers
v0x561b27f3d560_0 .net "q", 0 0, L_0x561b283b91b0;  alias, 1 drivers
v0x561b27f3d620_0 .net "q_bar", 0 0, L_0x561b283b9390;  alias, 1 drivers
v0x561b27f3d6e0_0 .net "reset", 0 0, L_0x561b283b9640;  1 drivers
v0x561b27f3d830_0 .net "set", 0 0, L_0x561b283b94c0;  1 drivers
S_0x561b27f3e1c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f3c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283b9ce0 .functor AND 1, L_0x561b283b91b0, L_0x561b283ba030, C4<1>, C4<1>;
L_0x561b283b9d50 .functor NOT 1, L_0x561b283b9ce0, C4<0>, C4<0>, C4<0>;
L_0x561b283b9e60 .functor AND 1, L_0x561b283b9390, L_0x561b283ba030, C4<1>, C4<1>;
L_0x561b283b9f20 .functor NOT 1, L_0x561b283b9e60, C4<0>, C4<0>, C4<0>;
v0x561b27f3f100_0 .net *"_ivl_0", 0 0, L_0x561b283b9ce0;  1 drivers
v0x561b27f3f200_0 .net *"_ivl_4", 0 0, L_0x561b283b9e60;  1 drivers
v0x561b27f3f2e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3f380_0 .net "enable", 0 0, L_0x561b283ba030;  1 drivers
v0x561b27f3f420_0 .net "preset", 0 0, L_0x7fcde05835d8;  alias, 1 drivers
v0x561b27f3f4c0_0 .net "q", 0 0, L_0x561b283b9990;  alias, 1 drivers
v0x561b27f3f560_0 .net "q_bar", 0 0, L_0x561b283b9ba0;  alias, 1 drivers
v0x561b27f3f600_0 .net "reset", 0 0, L_0x561b283b9390;  alias, 1 drivers
v0x561b27f3f6f0_0 .net "set", 0 0, L_0x561b283b91b0;  alias, 1 drivers
S_0x561b27f3e420 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f3e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283b9840 .functor AND 1, L_0x561b283b9d50, L_0x7fcde05835d8, C4<1>, C4<1>;
L_0x561b283b98d0 .functor AND 1, L_0x561b283b9840, L_0x561b283b9ba0, C4<1>, C4<1>;
L_0x561b283b9990 .functor NOT 1, L_0x561b283b98d0, C4<0>, C4<0>, C4<0>;
L_0x561b283b9a50 .functor AND 1, L_0x561b283b9f20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283b9ae0 .functor AND 1, L_0x561b283b9a50, L_0x561b283b9990, C4<1>, C4<1>;
L_0x561b283b9ba0 .functor NOT 1, L_0x561b283b9ae0, C4<0>, C4<0>, C4<0>;
v0x561b27f3e6e0_0 .net *"_ivl_0", 0 0, L_0x561b283b9840;  1 drivers
v0x561b27f3e7e0_0 .net *"_ivl_2", 0 0, L_0x561b283b98d0;  1 drivers
v0x561b27f3e8c0_0 .net *"_ivl_6", 0 0, L_0x561b283b9a50;  1 drivers
v0x561b27f3e9b0_0 .net *"_ivl_8", 0 0, L_0x561b283b9ae0;  1 drivers
v0x561b27f3ea90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f3eb80_0 .net "preset", 0 0, L_0x7fcde05835d8;  alias, 1 drivers
v0x561b27f3ec70_0 .net "q", 0 0, L_0x561b283b9990;  alias, 1 drivers
v0x561b27f3ed30_0 .net "q_bar", 0 0, L_0x561b283b9ba0;  alias, 1 drivers
v0x561b27f3edf0_0 .net "reset", 0 0, L_0x561b283b9f20;  1 drivers
v0x561b27f3ef40_0 .net "set", 0 0, L_0x561b283b9d50;  1 drivers
S_0x561b27f409f0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283bb6d0 .functor AND 1, L_0x561b283c2150, L_0x561b283c17b0, C4<1>, C4<1>;
L_0x561b283bb760 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b27f75f10 .functor AND 1, L_0x561b283bb760, L_0x561b283baf60, C4<1>, C4<1>;
L_0x561b283bb9e0 .functor OR 1, L_0x561b283bb6d0, L_0x561b27f75f10, C4<0>, C4<0>;
o0x7fcde0689ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f443c0_0 name=_ivl_0
v0x561b27f444c0_0 .net *"_ivl_4", 0 0, L_0x561b283bb6d0;  1 drivers
v0x561b27f445a0_0 .net *"_ivl_6", 0 0, L_0x561b283bb760;  1 drivers
v0x561b27f44660_0 .net *"_ivl_8", 0 0, L_0x561b27f75f10;  1 drivers
v0x561b27f44740_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f44830_0 .net "data", 0 0, L_0x561b283c17b0;  1 drivers
v0x561b27f448f0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f44990_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f44a30_0 .net "out", 0 0, L_0x561b283ba3e0;  1 drivers
v0x561b27f44b80_0 .net "q", 0 0, L_0x561b283baf60;  1 drivers
v0x561b27f44c20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283ba3e0 .functor MUXZ 1, o0x7fcde0689ab8, L_0x561b283baf60, L_0x561b283c22b0, C4<>;
S_0x561b27f40c40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f409f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bad50 .functor NOT 1, L_0x561b283bb9e0, C4<0>, C4<0>, C4<0>;
L_0x561b283bb660 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f43cf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f43db0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f43e70_0 .net "d", 0 0, L_0x561b283bb9e0;  1 drivers
v0x561b27f43f10_0 .net "master_q", 0 0, L_0x561b283ba680;  1 drivers
v0x561b27f43fb0_0 .net "master_q_bar", 0 0, L_0x561b283ba8b0;  1 drivers
L_0x7fcde0583620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f440a0_0 .net "preset", 0 0, L_0x7fcde0583620;  1 drivers
v0x561b27f441d0_0 .net "q", 0 0, L_0x561b283baf60;  alias, 1 drivers
v0x561b27f44270_0 .net "q_bar", 0 0, L_0x561b283bb1a0;  1 drivers
S_0x561b27f40f20 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f40c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ba9b0 .functor AND 1, L_0x561b283bb9e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283baa70 .functor NOT 1, L_0x561b283ba9b0, C4<0>, C4<0>, C4<0>;
L_0x561b283bab80 .functor AND 1, L_0x561b283bad50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bac10 .functor NOT 1, L_0x561b283bab80, C4<0>, C4<0>, C4<0>;
v0x561b27f41eb0_0 .net *"_ivl_0", 0 0, L_0x561b283ba9b0;  1 drivers
v0x561b27f41fb0_0 .net *"_ivl_4", 0 0, L_0x561b283bab80;  1 drivers
v0x561b27f42090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f42130_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f421d0_0 .net "preset", 0 0, L_0x7fcde0583620;  alias, 1 drivers
v0x561b27f42270_0 .net "q", 0 0, L_0x561b283ba680;  alias, 1 drivers
v0x561b27f42310_0 .net "q_bar", 0 0, L_0x561b283ba8b0;  alias, 1 drivers
v0x561b27f423b0_0 .net "reset", 0 0, L_0x561b283bad50;  1 drivers
v0x561b27f42450_0 .net "set", 0 0, L_0x561b283bb9e0;  alias, 1 drivers
S_0x561b27f41210 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f40f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ba510 .functor AND 1, L_0x561b283baa70, L_0x7fcde0583620, C4<1>, C4<1>;
L_0x561b283ba580 .functor AND 1, L_0x561b283ba510, L_0x561b283ba8b0, C4<1>, C4<1>;
L_0x561b283ba680 .functor NOT 1, L_0x561b283ba580, C4<0>, C4<0>, C4<0>;
L_0x561b283ba780 .functor AND 1, L_0x561b283bac10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ba840 .functor AND 1, L_0x561b283ba780, L_0x561b283ba680, C4<1>, C4<1>;
L_0x561b283ba8b0 .functor NOT 1, L_0x561b283ba840, C4<0>, C4<0>, C4<0>;
v0x561b27f414f0_0 .net *"_ivl_0", 0 0, L_0x561b283ba510;  1 drivers
v0x561b27f415f0_0 .net *"_ivl_2", 0 0, L_0x561b283ba580;  1 drivers
v0x561b27f416d0_0 .net *"_ivl_6", 0 0, L_0x561b283ba780;  1 drivers
v0x561b27f41790_0 .net *"_ivl_8", 0 0, L_0x561b283ba840;  1 drivers
v0x561b27f41870_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f41960_0 .net "preset", 0 0, L_0x7fcde0583620;  alias, 1 drivers
v0x561b27f41a20_0 .net "q", 0 0, L_0x561b283ba680;  alias, 1 drivers
v0x561b27f41ae0_0 .net "q_bar", 0 0, L_0x561b283ba8b0;  alias, 1 drivers
v0x561b27f41ba0_0 .net "reset", 0 0, L_0x561b283bac10;  1 drivers
v0x561b27f41cf0_0 .net "set", 0 0, L_0x561b283baa70;  1 drivers
S_0x561b27f42620 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f40c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bb2e0 .functor AND 1, L_0x561b283ba680, L_0x561b283bb660, C4<1>, C4<1>;
L_0x561b283bb350 .functor NOT 1, L_0x561b283bb2e0, C4<0>, C4<0>, C4<0>;
L_0x561b283bb460 .functor AND 1, L_0x561b283ba8b0, L_0x561b283bb660, C4<1>, C4<1>;
L_0x561b283bb520 .functor NOT 1, L_0x561b283bb460, C4<0>, C4<0>, C4<0>;
v0x561b27f43530_0 .net *"_ivl_0", 0 0, L_0x561b283bb2e0;  1 drivers
v0x561b27f43630_0 .net *"_ivl_4", 0 0, L_0x561b283bb460;  1 drivers
v0x561b27f43710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f437b0_0 .net "enable", 0 0, L_0x561b283bb660;  1 drivers
v0x561b27f43850_0 .net "preset", 0 0, L_0x7fcde0583620;  alias, 1 drivers
v0x561b27f438f0_0 .net "q", 0 0, L_0x561b283baf60;  alias, 1 drivers
v0x561b27f43990_0 .net "q_bar", 0 0, L_0x561b283bb1a0;  alias, 1 drivers
v0x561b27f43a30_0 .net "reset", 0 0, L_0x561b283ba8b0;  alias, 1 drivers
v0x561b27f43b20_0 .net "set", 0 0, L_0x561b283ba680;  alias, 1 drivers
S_0x561b27f42880 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f42620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bae10 .functor AND 1, L_0x561b283bb350, L_0x7fcde0583620, C4<1>, C4<1>;
L_0x561b283baea0 .functor AND 1, L_0x561b283bae10, L_0x561b283bb1a0, C4<1>, C4<1>;
L_0x561b283baf60 .functor NOT 1, L_0x561b283baea0, C4<0>, C4<0>, C4<0>;
L_0x561b283bb020 .functor AND 1, L_0x561b283bb520, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bb0e0 .functor AND 1, L_0x561b283bb020, L_0x561b283baf60, C4<1>, C4<1>;
L_0x561b283bb1a0 .functor NOT 1, L_0x561b283bb0e0, C4<0>, C4<0>, C4<0>;
v0x561b27f42b40_0 .net *"_ivl_0", 0 0, L_0x561b283bae10;  1 drivers
v0x561b27f42c40_0 .net *"_ivl_2", 0 0, L_0x561b283baea0;  1 drivers
v0x561b27f42d20_0 .net *"_ivl_6", 0 0, L_0x561b283bb020;  1 drivers
v0x561b27f42de0_0 .net *"_ivl_8", 0 0, L_0x561b283bb0e0;  1 drivers
v0x561b27f42ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f42fb0_0 .net "preset", 0 0, L_0x7fcde0583620;  alias, 1 drivers
v0x561b27f430a0_0 .net "q", 0 0, L_0x561b283baf60;  alias, 1 drivers
v0x561b27f43160_0 .net "q_bar", 0 0, L_0x561b283bb1a0;  alias, 1 drivers
v0x561b27f43220_0 .net "reset", 0 0, L_0x561b283bb520;  1 drivers
v0x561b27f43370_0 .net "set", 0 0, L_0x561b283bb350;  1 drivers
S_0x561b27f44d80 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283bce00 .functor AND 1, L_0x561b283c2150, L_0x561b283c18a0, C4<1>, C4<1>;
L_0x561b283bce90 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283bcf00 .functor AND 1, L_0x561b283bce90, L_0x561b283bc690, C4<1>, C4<1>;
L_0x561b283bcfc0 .functor OR 1, L_0x561b283bce00, L_0x561b283bcf00, C4<0>, C4<0>;
o0x7fcde068a778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f487a0_0 name=_ivl_0
v0x561b27f488a0_0 .net *"_ivl_4", 0 0, L_0x561b283bce00;  1 drivers
v0x561b27f48980_0 .net *"_ivl_6", 0 0, L_0x561b283bce90;  1 drivers
v0x561b27f48a40_0 .net *"_ivl_8", 0 0, L_0x561b283bcf00;  1 drivers
v0x561b27f48b20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f48c10_0 .net "data", 0 0, L_0x561b283c18a0;  1 drivers
v0x561b27f48cd0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f48e00_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f48f30_0 .net "out", 0 0, L_0x561b283bbb10;  1 drivers
v0x561b27f49080_0 .net "q", 0 0, L_0x561b283bc690;  1 drivers
v0x561b27f49120_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283bbb10 .functor MUXZ 1, o0x7fcde068a778, L_0x561b283bc690, L_0x561b283c22b0, C4<>;
S_0x561b27f45020 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f44d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bc480 .functor NOT 1, L_0x561b283bcfc0, C4<0>, C4<0>, C4<0>;
L_0x561b283bcd90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f480d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f48190_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f48250_0 .net "d", 0 0, L_0x561b283bcfc0;  1 drivers
v0x561b27f482f0_0 .net "master_q", 0 0, L_0x561b283bbdb0;  1 drivers
v0x561b27f48390_0 .net "master_q_bar", 0 0, L_0x561b283bbfe0;  1 drivers
L_0x7fcde0583668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f48480_0 .net "preset", 0 0, L_0x7fcde0583668;  1 drivers
v0x561b27f485b0_0 .net "q", 0 0, L_0x561b283bc690;  alias, 1 drivers
v0x561b27f48650_0 .net "q_bar", 0 0, L_0x561b283bc8d0;  1 drivers
S_0x561b27f45300 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f45020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bc0e0 .functor AND 1, L_0x561b283bcfc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bc1a0 .functor NOT 1, L_0x561b283bc0e0, C4<0>, C4<0>, C4<0>;
L_0x561b283bc2b0 .functor AND 1, L_0x561b283bc480, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bc340 .functor NOT 1, L_0x561b283bc2b0, C4<0>, C4<0>, C4<0>;
v0x561b27f46290_0 .net *"_ivl_0", 0 0, L_0x561b283bc0e0;  1 drivers
v0x561b27f46390_0 .net *"_ivl_4", 0 0, L_0x561b283bc2b0;  1 drivers
v0x561b27f46470_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f46510_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f465b0_0 .net "preset", 0 0, L_0x7fcde0583668;  alias, 1 drivers
v0x561b27f46650_0 .net "q", 0 0, L_0x561b283bbdb0;  alias, 1 drivers
v0x561b27f466f0_0 .net "q_bar", 0 0, L_0x561b283bbfe0;  alias, 1 drivers
v0x561b27f46790_0 .net "reset", 0 0, L_0x561b283bc480;  1 drivers
v0x561b27f46830_0 .net "set", 0 0, L_0x561b283bcfc0;  alias, 1 drivers
S_0x561b27f455f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f45300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bbc40 .functor AND 1, L_0x561b283bc1a0, L_0x7fcde0583668, C4<1>, C4<1>;
L_0x561b283bbcb0 .functor AND 1, L_0x561b283bbc40, L_0x561b283bbfe0, C4<1>, C4<1>;
L_0x561b283bbdb0 .functor NOT 1, L_0x561b283bbcb0, C4<0>, C4<0>, C4<0>;
L_0x561b283bbeb0 .functor AND 1, L_0x561b283bc340, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bbf70 .functor AND 1, L_0x561b283bbeb0, L_0x561b283bbdb0, C4<1>, C4<1>;
L_0x561b283bbfe0 .functor NOT 1, L_0x561b283bbf70, C4<0>, C4<0>, C4<0>;
v0x561b27f458d0_0 .net *"_ivl_0", 0 0, L_0x561b283bbc40;  1 drivers
v0x561b27f459d0_0 .net *"_ivl_2", 0 0, L_0x561b283bbcb0;  1 drivers
v0x561b27f45ab0_0 .net *"_ivl_6", 0 0, L_0x561b283bbeb0;  1 drivers
v0x561b27f45b70_0 .net *"_ivl_8", 0 0, L_0x561b283bbf70;  1 drivers
v0x561b27f45c50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f45d40_0 .net "preset", 0 0, L_0x7fcde0583668;  alias, 1 drivers
v0x561b27f45e00_0 .net "q", 0 0, L_0x561b283bbdb0;  alias, 1 drivers
v0x561b27f45ec0_0 .net "q_bar", 0 0, L_0x561b283bbfe0;  alias, 1 drivers
v0x561b27f45f80_0 .net "reset", 0 0, L_0x561b283bc340;  1 drivers
v0x561b27f460d0_0 .net "set", 0 0, L_0x561b283bc1a0;  1 drivers
S_0x561b27f46a00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f45020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bca10 .functor AND 1, L_0x561b283bbdb0, L_0x561b283bcd90, C4<1>, C4<1>;
L_0x561b283bca80 .functor NOT 1, L_0x561b283bca10, C4<0>, C4<0>, C4<0>;
L_0x561b283bcb90 .functor AND 1, L_0x561b283bbfe0, L_0x561b283bcd90, C4<1>, C4<1>;
L_0x561b283bcc50 .functor NOT 1, L_0x561b283bcb90, C4<0>, C4<0>, C4<0>;
v0x561b27f47910_0 .net *"_ivl_0", 0 0, L_0x561b283bca10;  1 drivers
v0x561b27f47a10_0 .net *"_ivl_4", 0 0, L_0x561b283bcb90;  1 drivers
v0x561b27f47af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f47b90_0 .net "enable", 0 0, L_0x561b283bcd90;  1 drivers
v0x561b27f47c30_0 .net "preset", 0 0, L_0x7fcde0583668;  alias, 1 drivers
v0x561b27f47cd0_0 .net "q", 0 0, L_0x561b283bc690;  alias, 1 drivers
v0x561b27f47d70_0 .net "q_bar", 0 0, L_0x561b283bc8d0;  alias, 1 drivers
v0x561b27f47e10_0 .net "reset", 0 0, L_0x561b283bbfe0;  alias, 1 drivers
v0x561b27f47f00_0 .net "set", 0 0, L_0x561b283bbdb0;  alias, 1 drivers
S_0x561b27f46c60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f46a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bc540 .functor AND 1, L_0x561b283bca80, L_0x7fcde0583668, C4<1>, C4<1>;
L_0x561b283bc5d0 .functor AND 1, L_0x561b283bc540, L_0x561b283bc8d0, C4<1>, C4<1>;
L_0x561b283bc690 .functor NOT 1, L_0x561b283bc5d0, C4<0>, C4<0>, C4<0>;
L_0x561b283bc750 .functor AND 1, L_0x561b283bcc50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bc810 .functor AND 1, L_0x561b283bc750, L_0x561b283bc690, C4<1>, C4<1>;
L_0x561b283bc8d0 .functor NOT 1, L_0x561b283bc810, C4<0>, C4<0>, C4<0>;
v0x561b27f46f20_0 .net *"_ivl_0", 0 0, L_0x561b283bc540;  1 drivers
v0x561b27f47020_0 .net *"_ivl_2", 0 0, L_0x561b283bc5d0;  1 drivers
v0x561b27f47100_0 .net *"_ivl_6", 0 0, L_0x561b283bc750;  1 drivers
v0x561b27f471c0_0 .net *"_ivl_8", 0 0, L_0x561b283bc810;  1 drivers
v0x561b27f472a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f47390_0 .net "preset", 0 0, L_0x7fcde0583668;  alias, 1 drivers
v0x561b27f47480_0 .net "q", 0 0, L_0x561b283bc690;  alias, 1 drivers
v0x561b27f47540_0 .net "q_bar", 0 0, L_0x561b283bc8d0;  alias, 1 drivers
v0x561b27f47600_0 .net "reset", 0 0, L_0x561b283bcc50;  1 drivers
v0x561b27f47750_0 .net "set", 0 0, L_0x561b283bca80;  1 drivers
S_0x561b27f49280 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283be430 .functor AND 1, L_0x561b283c2150, L_0x561b283c1990, C4<1>, C4<1>;
L_0x561b283be4c0 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283be530 .functor AND 1, L_0x561b283be4c0, L_0x561b283bdcc0, C4<1>, C4<1>;
L_0x561b283be5f0 .functor OR 1, L_0x561b283be430, L_0x561b283be530, C4<0>, C4<0>;
o0x7fcde062a438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f6cbb0_0 name=_ivl_0
v0x561b27f6ccb0_0 .net *"_ivl_4", 0 0, L_0x561b283be430;  1 drivers
v0x561b27f6cd90_0 .net *"_ivl_6", 0 0, L_0x561b283be4c0;  1 drivers
v0x561b27f6ce50_0 .net *"_ivl_8", 0 0, L_0x561b283be530;  1 drivers
v0x561b27f6cf30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f6d020_0 .net "data", 0 0, L_0x561b283c1990;  1 drivers
v0x561b27f6d0e0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f6d180_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f6d220_0 .net "out", 0 0, L_0x561b283bd140;  1 drivers
v0x561b27f6d370_0 .net "q", 0 0, L_0x561b283bdcc0;  1 drivers
v0x561b27f6d410_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283bd140 .functor MUXZ 1, o0x7fcde062a438, L_0x561b283bdcc0, L_0x561b283c22b0, C4<>;
S_0x561b27f494d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f49280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bdab0 .functor NOT 1, L_0x561b283be5f0, C4<0>, C4<0>, C4<0>;
L_0x561b283be3c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f6c4e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f6c5a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f6c660_0 .net "d", 0 0, L_0x561b283be5f0;  1 drivers
v0x561b27f6c700_0 .net "master_q", 0 0, L_0x561b283bd3e0;  1 drivers
v0x561b27f6c7a0_0 .net "master_q_bar", 0 0, L_0x561b283bd610;  1 drivers
L_0x7fcde05836b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f6c890_0 .net "preset", 0 0, L_0x7fcde05836b0;  1 drivers
v0x561b27f6c9c0_0 .net "q", 0 0, L_0x561b283bdcc0;  alias, 1 drivers
v0x561b27f6ca60_0 .net "q_bar", 0 0, L_0x561b283bdf00;  1 drivers
S_0x561b27f49760 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f494d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bd710 .functor AND 1, L_0x561b283be5f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bd7d0 .functor NOT 1, L_0x561b283bd710, C4<0>, C4<0>, C4<0>;
L_0x561b283bd8e0 .functor AND 1, L_0x561b283bdab0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bd970 .functor NOT 1, L_0x561b283bd8e0, C4<0>, C4<0>, C4<0>;
v0x561b27f4a6a0_0 .net *"_ivl_0", 0 0, L_0x561b283bd710;  1 drivers
v0x561b27f4a7a0_0 .net *"_ivl_4", 0 0, L_0x561b283bd8e0;  1 drivers
v0x561b27f4a880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f4a920_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f4a9c0_0 .net "preset", 0 0, L_0x7fcde05836b0;  alias, 1 drivers
v0x561b27f4aa60_0 .net "q", 0 0, L_0x561b283bd3e0;  alias, 1 drivers
v0x561b27f4ab00_0 .net "q_bar", 0 0, L_0x561b283bd610;  alias, 1 drivers
v0x561b27f4aba0_0 .net "reset", 0 0, L_0x561b283bdab0;  1 drivers
v0x561b27f4ac40_0 .net "set", 0 0, L_0x561b283be5f0;  alias, 1 drivers
S_0x561b27f49a00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f49760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bd270 .functor AND 1, L_0x561b283bd7d0, L_0x7fcde05836b0, C4<1>, C4<1>;
L_0x561b283bd2e0 .functor AND 1, L_0x561b283bd270, L_0x561b283bd610, C4<1>, C4<1>;
L_0x561b283bd3e0 .functor NOT 1, L_0x561b283bd2e0, C4<0>, C4<0>, C4<0>;
L_0x561b283bd4e0 .functor AND 1, L_0x561b283bd970, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bd5a0 .functor AND 1, L_0x561b283bd4e0, L_0x561b283bd3e0, C4<1>, C4<1>;
L_0x561b283bd610 .functor NOT 1, L_0x561b283bd5a0, C4<0>, C4<0>, C4<0>;
v0x561b27f49ce0_0 .net *"_ivl_0", 0 0, L_0x561b283bd270;  1 drivers
v0x561b27f49de0_0 .net *"_ivl_2", 0 0, L_0x561b283bd2e0;  1 drivers
v0x561b27f49ec0_0 .net *"_ivl_6", 0 0, L_0x561b283bd4e0;  1 drivers
v0x561b27f49f80_0 .net *"_ivl_8", 0 0, L_0x561b283bd5a0;  1 drivers
v0x561b27f4a060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f4a150_0 .net "preset", 0 0, L_0x7fcde05836b0;  alias, 1 drivers
v0x561b27f4a210_0 .net "q", 0 0, L_0x561b283bd3e0;  alias, 1 drivers
v0x561b27f4a2d0_0 .net "q_bar", 0 0, L_0x561b283bd610;  alias, 1 drivers
v0x561b27f4a390_0 .net "reset", 0 0, L_0x561b283bd970;  1 drivers
v0x561b27f4a4e0_0 .net "set", 0 0, L_0x561b283bd7d0;  1 drivers
S_0x561b27f4ae10 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f494d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283be040 .functor AND 1, L_0x561b283bd3e0, L_0x561b283be3c0, C4<1>, C4<1>;
L_0x561b283be0b0 .functor NOT 1, L_0x561b283be040, C4<0>, C4<0>, C4<0>;
L_0x561b283be1c0 .functor AND 1, L_0x561b283bd610, L_0x561b283be3c0, C4<1>, C4<1>;
L_0x561b283be280 .functor NOT 1, L_0x561b283be1c0, C4<0>, C4<0>, C4<0>;
v0x561b27f6bd20_0 .net *"_ivl_0", 0 0, L_0x561b283be040;  1 drivers
v0x561b27f6be20_0 .net *"_ivl_4", 0 0, L_0x561b283be1c0;  1 drivers
v0x561b27f6bf00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f6bfa0_0 .net "enable", 0 0, L_0x561b283be3c0;  1 drivers
v0x561b27f6c040_0 .net "preset", 0 0, L_0x7fcde05836b0;  alias, 1 drivers
v0x561b27f6c0e0_0 .net "q", 0 0, L_0x561b283bdcc0;  alias, 1 drivers
v0x561b27f6c180_0 .net "q_bar", 0 0, L_0x561b283bdf00;  alias, 1 drivers
v0x561b27f6c220_0 .net "reset", 0 0, L_0x561b283bd610;  alias, 1 drivers
v0x561b27f6c310_0 .net "set", 0 0, L_0x561b283bd3e0;  alias, 1 drivers
S_0x561b27f4b070 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f4ae10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bdb70 .functor AND 1, L_0x561b283be0b0, L_0x7fcde05836b0, C4<1>, C4<1>;
L_0x561b283bdc00 .functor AND 1, L_0x561b283bdb70, L_0x561b283bdf00, C4<1>, C4<1>;
L_0x561b283bdcc0 .functor NOT 1, L_0x561b283bdc00, C4<0>, C4<0>, C4<0>;
L_0x561b283bdd80 .functor AND 1, L_0x561b283be280, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bde40 .functor AND 1, L_0x561b283bdd80, L_0x561b283bdcc0, C4<1>, C4<1>;
L_0x561b283bdf00 .functor NOT 1, L_0x561b283bde40, C4<0>, C4<0>, C4<0>;
v0x561b27f4b330_0 .net *"_ivl_0", 0 0, L_0x561b283bdb70;  1 drivers
v0x561b27f4b430_0 .net *"_ivl_2", 0 0, L_0x561b283bdc00;  1 drivers
v0x561b27f4b510_0 .net *"_ivl_6", 0 0, L_0x561b283bdd80;  1 drivers
v0x561b27f4b5d0_0 .net *"_ivl_8", 0 0, L_0x561b283bde40;  1 drivers
v0x561b27f4b6b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f4b7a0_0 .net "preset", 0 0, L_0x7fcde05836b0;  alias, 1 drivers
v0x561b27f4b890_0 .net "q", 0 0, L_0x561b283bdcc0;  alias, 1 drivers
v0x561b27f4b950_0 .net "q_bar", 0 0, L_0x561b283bdf00;  alias, 1 drivers
v0x561b27f4ba10_0 .net "reset", 0 0, L_0x561b283be280;  1 drivers
v0x561b27f4bb60_0 .net "set", 0 0, L_0x561b283be0b0;  1 drivers
S_0x561b27f6d570 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283bfa60 .functor AND 1, L_0x561b283c2150, L_0x561b283c1ac0, C4<1>, C4<1>;
L_0x561b283bfaf0 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283bfb60 .functor AND 1, L_0x561b283bfaf0, L_0x561b283bf2f0, C4<1>, C4<1>;
L_0x561b283bfc20 .functor OR 1, L_0x561b283bfa60, L_0x561b283bfb60, C4<0>, C4<0>;
o0x7fcde062b0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f70f70_0 name=_ivl_0
v0x561b27f71070_0 .net *"_ivl_4", 0 0, L_0x561b283bfa60;  1 drivers
v0x561b27f71150_0 .net *"_ivl_6", 0 0, L_0x561b283bfaf0;  1 drivers
v0x561b27f71210_0 .net *"_ivl_8", 0 0, L_0x561b283bfb60;  1 drivers
v0x561b27f712f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f713e0_0 .net "data", 0 0, L_0x561b283c1ac0;  1 drivers
v0x561b27f714a0_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f71540_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f715e0_0 .net "out", 0 0, L_0x561b283be770;  1 drivers
v0x561b27f71730_0 .net "q", 0 0, L_0x561b283bf2f0;  1 drivers
v0x561b27f717d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283be770 .functor MUXZ 1, o0x7fcde062b0f8, L_0x561b283bf2f0, L_0x561b283c22b0, C4<>;
S_0x561b27f6d7c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f6d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bf0e0 .functor NOT 1, L_0x561b283bfc20, C4<0>, C4<0>, C4<0>;
L_0x561b283bf9f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f708a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f70960_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f70a20_0 .net "d", 0 0, L_0x561b283bfc20;  1 drivers
v0x561b27f70ac0_0 .net "master_q", 0 0, L_0x561b283bea10;  1 drivers
v0x561b27f70b60_0 .net "master_q_bar", 0 0, L_0x561b283bec40;  1 drivers
L_0x7fcde05836f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f70c50_0 .net "preset", 0 0, L_0x7fcde05836f8;  1 drivers
v0x561b27f70d80_0 .net "q", 0 0, L_0x561b283bf2f0;  alias, 1 drivers
v0x561b27f70e20_0 .net "q_bar", 0 0, L_0x561b283bf530;  1 drivers
S_0x561b27f6daa0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f6d7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bed40 .functor AND 1, L_0x561b283bfc20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283bee00 .functor NOT 1, L_0x561b283bed40, C4<0>, C4<0>, C4<0>;
L_0x561b283bef10 .functor AND 1, L_0x561b283bf0e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283befa0 .functor NOT 1, L_0x561b283bef10, C4<0>, C4<0>, C4<0>;
v0x561b27f6ea30_0 .net *"_ivl_0", 0 0, L_0x561b283bed40;  1 drivers
v0x561b27f6eb30_0 .net *"_ivl_4", 0 0, L_0x561b283bef10;  1 drivers
v0x561b27f6ec10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f6ecb0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f6ed50_0 .net "preset", 0 0, L_0x7fcde05836f8;  alias, 1 drivers
v0x561b27f6edf0_0 .net "q", 0 0, L_0x561b283bea10;  alias, 1 drivers
v0x561b27f6ee90_0 .net "q_bar", 0 0, L_0x561b283bec40;  alias, 1 drivers
v0x561b27f6ef30_0 .net "reset", 0 0, L_0x561b283bf0e0;  1 drivers
v0x561b27f6efd0_0 .net "set", 0 0, L_0x561b283bfc20;  alias, 1 drivers
S_0x561b27f6dd90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f6daa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283be8a0 .functor AND 1, L_0x561b283bee00, L_0x7fcde05836f8, C4<1>, C4<1>;
L_0x561b283be910 .functor AND 1, L_0x561b283be8a0, L_0x561b283bec40, C4<1>, C4<1>;
L_0x561b283bea10 .functor NOT 1, L_0x561b283be910, C4<0>, C4<0>, C4<0>;
L_0x561b283beb10 .functor AND 1, L_0x561b283befa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bebd0 .functor AND 1, L_0x561b283beb10, L_0x561b283bea10, C4<1>, C4<1>;
L_0x561b283bec40 .functor NOT 1, L_0x561b283bebd0, C4<0>, C4<0>, C4<0>;
v0x561b27f6e070_0 .net *"_ivl_0", 0 0, L_0x561b283be8a0;  1 drivers
v0x561b27f6e170_0 .net *"_ivl_2", 0 0, L_0x561b283be910;  1 drivers
v0x561b27f6e250_0 .net *"_ivl_6", 0 0, L_0x561b283beb10;  1 drivers
v0x561b27f6e310_0 .net *"_ivl_8", 0 0, L_0x561b283bebd0;  1 drivers
v0x561b27f6e3f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f6e4e0_0 .net "preset", 0 0, L_0x7fcde05836f8;  alias, 1 drivers
v0x561b27f6e5a0_0 .net "q", 0 0, L_0x561b283bea10;  alias, 1 drivers
v0x561b27f6e660_0 .net "q_bar", 0 0, L_0x561b283bec40;  alias, 1 drivers
v0x561b27f6e720_0 .net "reset", 0 0, L_0x561b283befa0;  1 drivers
v0x561b27f6e870_0 .net "set", 0 0, L_0x561b283bee00;  1 drivers
S_0x561b27f6f1a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f6d7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283bf670 .functor AND 1, L_0x561b283bea10, L_0x561b283bf9f0, C4<1>, C4<1>;
L_0x561b283bf6e0 .functor NOT 1, L_0x561b283bf670, C4<0>, C4<0>, C4<0>;
L_0x561b283bf7f0 .functor AND 1, L_0x561b283bec40, L_0x561b283bf9f0, C4<1>, C4<1>;
L_0x561b283bf8b0 .functor NOT 1, L_0x561b283bf7f0, C4<0>, C4<0>, C4<0>;
v0x561b27f700e0_0 .net *"_ivl_0", 0 0, L_0x561b283bf670;  1 drivers
v0x561b27f701e0_0 .net *"_ivl_4", 0 0, L_0x561b283bf7f0;  1 drivers
v0x561b27f702c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f70360_0 .net "enable", 0 0, L_0x561b283bf9f0;  1 drivers
v0x561b27f70400_0 .net "preset", 0 0, L_0x7fcde05836f8;  alias, 1 drivers
v0x561b27f704a0_0 .net "q", 0 0, L_0x561b283bf2f0;  alias, 1 drivers
v0x561b27f70540_0 .net "q_bar", 0 0, L_0x561b283bf530;  alias, 1 drivers
v0x561b27f705e0_0 .net "reset", 0 0, L_0x561b283bec40;  alias, 1 drivers
v0x561b27f706d0_0 .net "set", 0 0, L_0x561b283bea10;  alias, 1 drivers
S_0x561b27f6f400 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f6f1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283bf1a0 .functor AND 1, L_0x561b283bf6e0, L_0x7fcde05836f8, C4<1>, C4<1>;
L_0x561b283bf230 .functor AND 1, L_0x561b283bf1a0, L_0x561b283bf530, C4<1>, C4<1>;
L_0x561b283bf2f0 .functor NOT 1, L_0x561b283bf230, C4<0>, C4<0>, C4<0>;
L_0x561b283bf3b0 .functor AND 1, L_0x561b283bf8b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283bf470 .functor AND 1, L_0x561b283bf3b0, L_0x561b283bf2f0, C4<1>, C4<1>;
L_0x561b283bf530 .functor NOT 1, L_0x561b283bf470, C4<0>, C4<0>, C4<0>;
v0x561b27f6f6c0_0 .net *"_ivl_0", 0 0, L_0x561b283bf1a0;  1 drivers
v0x561b27f6f7c0_0 .net *"_ivl_2", 0 0, L_0x561b283bf230;  1 drivers
v0x561b27f6f8a0_0 .net *"_ivl_6", 0 0, L_0x561b283bf3b0;  1 drivers
v0x561b27f6f990_0 .net *"_ivl_8", 0 0, L_0x561b283bf470;  1 drivers
v0x561b27f6fa70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f6fb60_0 .net "preset", 0 0, L_0x7fcde05836f8;  alias, 1 drivers
v0x561b27f6fc50_0 .net "q", 0 0, L_0x561b283bf2f0;  alias, 1 drivers
v0x561b27f6fd10_0 .net "q_bar", 0 0, L_0x561b283bf530;  alias, 1 drivers
v0x561b27f6fdd0_0 .net "reset", 0 0, L_0x561b283bf8b0;  1 drivers
v0x561b27f6ff20_0 .net "set", 0 0, L_0x561b283bf6e0;  1 drivers
S_0x561b27f71930 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27f33b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c11a0 .functor AND 1, L_0x561b283c2150, L_0x561b283c1bb0, C4<1>, C4<1>;
L_0x561b283c1230 .functor NOT 1, L_0x561b283c2150, C4<0>, C4<0>, C4<0>;
L_0x561b283c12a0 .functor AND 1, L_0x561b283c1230, L_0x561b283c0a30, C4<1>, C4<1>;
L_0x561b283c1360 .functor OR 1, L_0x561b283c11a0, L_0x561b283c12a0, C4<0>, C4<0>;
o0x7fcde062bdb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f75330_0 name=_ivl_0
v0x561b27f75430_0 .net *"_ivl_4", 0 0, L_0x561b283c11a0;  1 drivers
v0x561b27f75510_0 .net *"_ivl_6", 0 0, L_0x561b283c1230;  1 drivers
v0x561b27f755d0_0 .net *"_ivl_8", 0 0, L_0x561b283c12a0;  1 drivers
v0x561b27f756b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f757a0_0 .net "data", 0 0, L_0x561b283c1bb0;  1 drivers
v0x561b27f75860_0 .net "enable_in", 0 0, L_0x561b283c2150;  alias, 1 drivers
v0x561b27f75900_0 .net "enable_out", 0 0, L_0x561b283c22b0;  alias, 1 drivers
v0x561b27f759a0_0 .net "out", 0 0, L_0x561b283bfda0;  1 drivers
v0x561b27f75af0_0 .net "q", 0 0, L_0x561b283c0a30;  1 drivers
v0x561b27f75b90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283bfda0 .functor MUXZ 1, o0x7fcde062bdb8, L_0x561b283c0a30, L_0x561b283c22b0, C4<>;
S_0x561b27f71b80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f71930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c0820 .functor NOT 1, L_0x561b283c1360, C4<0>, C4<0>, C4<0>;
L_0x561b283c1130 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f74c60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f74d20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f74de0_0 .net "d", 0 0, L_0x561b283c1360;  1 drivers
v0x561b27f74e80_0 .net "master_q", 0 0, L_0x561b283c0150;  1 drivers
v0x561b27f74f20_0 .net "master_q_bar", 0 0, L_0x561b283c0380;  1 drivers
L_0x7fcde0583740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f75010_0 .net "preset", 0 0, L_0x7fcde0583740;  1 drivers
v0x561b27f75140_0 .net "q", 0 0, L_0x561b283c0a30;  alias, 1 drivers
v0x561b27f751e0_0 .net "q_bar", 0 0, L_0x561b283c0c70;  1 drivers
S_0x561b27f71e60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f71b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c0480 .functor AND 1, L_0x561b283c1360, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c0540 .functor NOT 1, L_0x561b283c0480, C4<0>, C4<0>, C4<0>;
L_0x561b283c0650 .functor AND 1, L_0x561b283c0820, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c06e0 .functor NOT 1, L_0x561b283c0650, C4<0>, C4<0>, C4<0>;
v0x561b27f72df0_0 .net *"_ivl_0", 0 0, L_0x561b283c0480;  1 drivers
v0x561b27f72ef0_0 .net *"_ivl_4", 0 0, L_0x561b283c0650;  1 drivers
v0x561b27f72fd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f73070_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f73110_0 .net "preset", 0 0, L_0x7fcde0583740;  alias, 1 drivers
v0x561b27f731b0_0 .net "q", 0 0, L_0x561b283c0150;  alias, 1 drivers
v0x561b27f73250_0 .net "q_bar", 0 0, L_0x561b283c0380;  alias, 1 drivers
v0x561b27f732f0_0 .net "reset", 0 0, L_0x561b283c0820;  1 drivers
v0x561b27f73390_0 .net "set", 0 0, L_0x561b283c1360;  alias, 1 drivers
S_0x561b27f72150 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f71e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b27f76150 .functor AND 1, L_0x561b283c0540, L_0x7fcde0583740, C4<1>, C4<1>;
L_0x561b283c0050 .functor AND 1, L_0x561b27f76150, L_0x561b283c0380, C4<1>, C4<1>;
L_0x561b283c0150 .functor NOT 1, L_0x561b283c0050, C4<0>, C4<0>, C4<0>;
L_0x561b283c0250 .functor AND 1, L_0x561b283c06e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c0310 .functor AND 1, L_0x561b283c0250, L_0x561b283c0150, C4<1>, C4<1>;
L_0x561b283c0380 .functor NOT 1, L_0x561b283c0310, C4<0>, C4<0>, C4<0>;
v0x561b27f72430_0 .net *"_ivl_0", 0 0, L_0x561b27f76150;  1 drivers
v0x561b27f72530_0 .net *"_ivl_2", 0 0, L_0x561b283c0050;  1 drivers
v0x561b27f72610_0 .net *"_ivl_6", 0 0, L_0x561b283c0250;  1 drivers
v0x561b27f726d0_0 .net *"_ivl_8", 0 0, L_0x561b283c0310;  1 drivers
v0x561b27f727b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f728a0_0 .net "preset", 0 0, L_0x7fcde0583740;  alias, 1 drivers
v0x561b27f72960_0 .net "q", 0 0, L_0x561b283c0150;  alias, 1 drivers
v0x561b27f72a20_0 .net "q_bar", 0 0, L_0x561b283c0380;  alias, 1 drivers
v0x561b27f72ae0_0 .net "reset", 0 0, L_0x561b283c06e0;  1 drivers
v0x561b27f72c30_0 .net "set", 0 0, L_0x561b283c0540;  1 drivers
S_0x561b27f73560 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f71b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c0db0 .functor AND 1, L_0x561b283c0150, L_0x561b283c1130, C4<1>, C4<1>;
L_0x561b283c0e20 .functor NOT 1, L_0x561b283c0db0, C4<0>, C4<0>, C4<0>;
L_0x561b283c0f30 .functor AND 1, L_0x561b283c0380, L_0x561b283c1130, C4<1>, C4<1>;
L_0x561b283c0ff0 .functor NOT 1, L_0x561b283c0f30, C4<0>, C4<0>, C4<0>;
v0x561b27f744a0_0 .net *"_ivl_0", 0 0, L_0x561b283c0db0;  1 drivers
v0x561b27f745a0_0 .net *"_ivl_4", 0 0, L_0x561b283c0f30;  1 drivers
v0x561b27f74680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f74720_0 .net "enable", 0 0, L_0x561b283c1130;  1 drivers
v0x561b27f747c0_0 .net "preset", 0 0, L_0x7fcde0583740;  alias, 1 drivers
v0x561b27f74860_0 .net "q", 0 0, L_0x561b283c0a30;  alias, 1 drivers
v0x561b27f74900_0 .net "q_bar", 0 0, L_0x561b283c0c70;  alias, 1 drivers
v0x561b27f749a0_0 .net "reset", 0 0, L_0x561b283c0380;  alias, 1 drivers
v0x561b27f74a90_0 .net "set", 0 0, L_0x561b283c0150;  alias, 1 drivers
S_0x561b27f737c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f73560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c08e0 .functor AND 1, L_0x561b283c0e20, L_0x7fcde0583740, C4<1>, C4<1>;
L_0x561b283c0970 .functor AND 1, L_0x561b283c08e0, L_0x561b283c0c70, C4<1>, C4<1>;
L_0x561b283c0a30 .functor NOT 1, L_0x561b283c0970, C4<0>, C4<0>, C4<0>;
L_0x561b283c0af0 .functor AND 1, L_0x561b283c0ff0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c0bb0 .functor AND 1, L_0x561b283c0af0, L_0x561b283c0a30, C4<1>, C4<1>;
L_0x561b283c0c70 .functor NOT 1, L_0x561b283c0bb0, C4<0>, C4<0>, C4<0>;
v0x561b27f73a80_0 .net *"_ivl_0", 0 0, L_0x561b283c08e0;  1 drivers
v0x561b27f73b80_0 .net *"_ivl_2", 0 0, L_0x561b283c0970;  1 drivers
v0x561b27f73c60_0 .net *"_ivl_6", 0 0, L_0x561b283c0af0;  1 drivers
v0x561b27f73d50_0 .net *"_ivl_8", 0 0, L_0x561b283c0bb0;  1 drivers
v0x561b27f73e30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f73f20_0 .net "preset", 0 0, L_0x7fcde0583740;  alias, 1 drivers
v0x561b27f74010_0 .net "q", 0 0, L_0x561b283c0a30;  alias, 1 drivers
v0x561b27f740d0_0 .net "q_bar", 0 0, L_0x561b283c0c70;  alias, 1 drivers
v0x561b27f74190_0 .net "reset", 0 0, L_0x561b283c0ff0;  1 drivers
v0x561b27f742e0_0 .net "set", 0 0, L_0x561b283c0e20;  1 drivers
S_0x561b27f763d0 .scope module, "mem3" "byte_register" 12 30, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27f98530_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f985f0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27f986b0_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  1 drivers
v0x561b27f98860_0 .net "enable_out", 0 0, L_0x561b283cebc0;  1 drivers
v0x561b27f98a10_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27f98bc0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283cdd50 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283cde40 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283cdf30 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283ce020 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283ce110 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283ce200 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283ce330 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283ce420 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283ce560_0_0 .concat [ 1 1 1 1], L_0x561b283c23f0, L_0x561b28325b40, L_0x561b283c55e0, L_0x561b283c6b40;
LS_0x561b283ce560_0_4 .concat [ 1 1 1 1], L_0x561b283c8380, L_0x561b283c99b0, L_0x561b283cafe0, L_0x561b283cc610;
L_0x561b283ce560 .concat [ 4 4 0 0], LS_0x561b283ce560_0_0, LS_0x561b283ce560_0_4;
S_0x561b27f76650 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c35e0 .functor AND 1, L_0x561b283ce9c0, L_0x561b283cdd50, C4<1>, C4<1>;
L_0x561b283c3670 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c36e0 .functor AND 1, L_0x561b283c3670, L_0x561b283c2ed0, C4<1>, C4<1>;
L_0x561b283c37a0 .functor OR 1, L_0x561b283c35e0, L_0x561b283c36e0, C4<0>, C4<0>;
o0x7fcde062cb98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f79fe0_0 name=_ivl_0
v0x561b27f7a0e0_0 .net *"_ivl_4", 0 0, L_0x561b283c35e0;  1 drivers
v0x561b27f7a1c0_0 .net *"_ivl_6", 0 0, L_0x561b283c3670;  1 drivers
v0x561b27f7a280_0 .net *"_ivl_8", 0 0, L_0x561b283c36e0;  1 drivers
v0x561b27f7a360_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f7a450_0 .net "data", 0 0, L_0x561b283cdd50;  1 drivers
v0x561b27f7a510_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f7a5d0_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f7a690_0 .net "out", 0 0, L_0x561b283c23f0;  1 drivers
v0x561b27f7a7e0_0 .net "q", 0 0, L_0x561b283c2ed0;  1 drivers
v0x561b27f7a880_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c23f0 .functor MUXZ 1, o0x7fcde062cb98, L_0x561b283c2ed0, L_0x561b283cebc0, C4<>;
S_0x561b27f76950 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f76650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c2cc0 .functor NOT 1, L_0x561b283c37a0, C4<0>, C4<0>, C4<0>;
L_0x561b283c3570 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f79910_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f799d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f79a90_0 .net "d", 0 0, L_0x561b283c37a0;  1 drivers
v0x561b27f79b30_0 .net "master_q", 0 0, L_0x561b283c2690;  1 drivers
v0x561b27f79bd0_0 .net "master_q_bar", 0 0, L_0x561b283c2870;  1 drivers
L_0x7fcde0583818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f79cc0_0 .net "preset", 0 0, L_0x7fcde0583818;  1 drivers
v0x561b27f79df0_0 .net "q", 0 0, L_0x561b283c2ed0;  alias, 1 drivers
v0x561b27f79e90_0 .net "q_bar", 0 0, L_0x561b283c30e0;  1 drivers
S_0x561b27f76c30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f76950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c2970 .functor AND 1, L_0x561b283c37a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c2a30 .functor NOT 1, L_0x561b283c2970, C4<0>, C4<0>, C4<0>;
L_0x561b283c2b40 .functor AND 1, L_0x561b283c2cc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c2bb0 .functor NOT 1, L_0x561b283c2b40, C4<0>, C4<0>, C4<0>;
v0x561b27f77b30_0 .net *"_ivl_0", 0 0, L_0x561b283c2970;  1 drivers
v0x561b27f77c30_0 .net *"_ivl_4", 0 0, L_0x561b283c2b40;  1 drivers
v0x561b27f77d10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f77db0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f77e50_0 .net "preset", 0 0, L_0x7fcde0583818;  alias, 1 drivers
v0x561b27f77ef0_0 .net "q", 0 0, L_0x561b283c2690;  alias, 1 drivers
v0x561b27f77f90_0 .net "q_bar", 0 0, L_0x561b283c2870;  alias, 1 drivers
v0x561b27f78030_0 .net "reset", 0 0, L_0x561b283c2cc0;  1 drivers
v0x561b27f780d0_0 .net "set", 0 0, L_0x561b283c37a0;  alias, 1 drivers
S_0x561b27f76f20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f76c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c2520 .functor AND 1, L_0x561b283c2a30, L_0x7fcde0583818, C4<1>, C4<1>;
L_0x561b283c2590 .functor AND 1, L_0x561b283c2520, L_0x561b283c2870, C4<1>, C4<1>;
L_0x561b283c2690 .functor NOT 1, L_0x561b283c2590, C4<0>, C4<0>, C4<0>;
L_0x561b283c2790 .functor AND 1, L_0x561b283c2bb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c2800 .functor AND 1, L_0x561b283c2790, L_0x561b283c2690, C4<1>, C4<1>;
L_0x561b283c2870 .functor NOT 1, L_0x561b283c2800, C4<0>, C4<0>, C4<0>;
v0x561b27f77200_0 .net *"_ivl_0", 0 0, L_0x561b283c2520;  1 drivers
v0x561b27f77300_0 .net *"_ivl_2", 0 0, L_0x561b283c2590;  1 drivers
v0x561b27f773e0_0 .net *"_ivl_6", 0 0, L_0x561b283c2790;  1 drivers
v0x561b27f774a0_0 .net *"_ivl_8", 0 0, L_0x561b283c2800;  1 drivers
v0x561b27f77580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f77670_0 .net "preset", 0 0, L_0x7fcde0583818;  alias, 1 drivers
v0x561b27f77730_0 .net "q", 0 0, L_0x561b283c2690;  alias, 1 drivers
v0x561b27f777f0_0 .net "q_bar", 0 0, L_0x561b283c2870;  alias, 1 drivers
v0x561b27f778b0_0 .net "reset", 0 0, L_0x561b283c2bb0;  1 drivers
v0x561b27f77970_0 .net "set", 0 0, L_0x561b283c2a30;  1 drivers
S_0x561b27f78210 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f76950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c3220 .functor AND 1, L_0x561b283c2690, L_0x561b283c3570, C4<1>, C4<1>;
L_0x561b283c3290 .functor NOT 1, L_0x561b283c3220, C4<0>, C4<0>, C4<0>;
L_0x561b283c33a0 .functor AND 1, L_0x561b283c2870, L_0x561b283c3570, C4<1>, C4<1>;
L_0x561b283c3460 .functor NOT 1, L_0x561b283c33a0, C4<0>, C4<0>, C4<0>;
v0x561b27f79150_0 .net *"_ivl_0", 0 0, L_0x561b283c3220;  1 drivers
v0x561b27f79250_0 .net *"_ivl_4", 0 0, L_0x561b283c33a0;  1 drivers
v0x561b27f79330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f793d0_0 .net "enable", 0 0, L_0x561b283c3570;  1 drivers
v0x561b27f79470_0 .net "preset", 0 0, L_0x7fcde0583818;  alias, 1 drivers
v0x561b27f79510_0 .net "q", 0 0, L_0x561b283c2ed0;  alias, 1 drivers
v0x561b27f795b0_0 .net "q_bar", 0 0, L_0x561b283c30e0;  alias, 1 drivers
v0x561b27f79650_0 .net "reset", 0 0, L_0x561b283c2870;  alias, 1 drivers
v0x561b27f79740_0 .net "set", 0 0, L_0x561b283c2690;  alias, 1 drivers
S_0x561b27f78470 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f78210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c2d80 .functor AND 1, L_0x561b283c3290, L_0x7fcde0583818, C4<1>, C4<1>;
L_0x561b283c2e10 .functor AND 1, L_0x561b283c2d80, L_0x561b283c30e0, C4<1>, C4<1>;
L_0x561b283c2ed0 .functor NOT 1, L_0x561b283c2e10, C4<0>, C4<0>, C4<0>;
L_0x561b283c2f90 .functor AND 1, L_0x561b283c3460, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c3020 .functor AND 1, L_0x561b283c2f90, L_0x561b283c2ed0, C4<1>, C4<1>;
L_0x561b283c30e0 .functor NOT 1, L_0x561b283c3020, C4<0>, C4<0>, C4<0>;
v0x561b27f78730_0 .net *"_ivl_0", 0 0, L_0x561b283c2d80;  1 drivers
v0x561b27f78830_0 .net *"_ivl_2", 0 0, L_0x561b283c2e10;  1 drivers
v0x561b27f78910_0 .net *"_ivl_6", 0 0, L_0x561b283c2f90;  1 drivers
v0x561b27f78a00_0 .net *"_ivl_8", 0 0, L_0x561b283c3020;  1 drivers
v0x561b27f78ae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f78bd0_0 .net "preset", 0 0, L_0x7fcde0583818;  alias, 1 drivers
v0x561b27f78cc0_0 .net "q", 0 0, L_0x561b283c2ed0;  alias, 1 drivers
v0x561b27f78d80_0 .net "q_bar", 0 0, L_0x561b283c30e0;  alias, 1 drivers
v0x561b27f78e40_0 .net "reset", 0 0, L_0x561b283c3460;  1 drivers
v0x561b27f78f90_0 .net "set", 0 0, L_0x561b283c3290;  1 drivers
S_0x561b27f7a9e0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c52f0 .functor AND 1, L_0x561b283ce9c0, L_0x561b283cde40, C4<1>, C4<1>;
L_0x561b283c5360 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c53d0 .functor AND 1, L_0x561b283c5360, L_0x561b283c4c00, C4<1>, C4<1>;
L_0x561b283c5490 .functor OR 1, L_0x561b283c52f0, L_0x561b283c53d0, C4<0>, C4<0>;
o0x7fcde062d8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f7e3e0_0 name=_ivl_0
v0x561b27f7e4e0_0 .net *"_ivl_4", 0 0, L_0x561b283c52f0;  1 drivers
v0x561b27f7e5c0_0 .net *"_ivl_6", 0 0, L_0x561b283c5360;  1 drivers
v0x561b27f7e680_0 .net *"_ivl_8", 0 0, L_0x561b283c53d0;  1 drivers
v0x561b27f7e760_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f7e850_0 .net "data", 0 0, L_0x561b283cde40;  1 drivers
v0x561b27f7e910_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f7e9b0_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f7ea50_0 .net "out", 0 0, L_0x561b28325b40;  1 drivers
v0x561b27f7eb80_0 .net "q", 0 0, L_0x561b283c4c00;  1 drivers
v0x561b27f7ec20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28325b40 .functor MUXZ 1, o0x7fcde062d8b8, L_0x561b283c4c00, L_0x561b283cebc0, C4<>;
S_0x561b27f7ac50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f7a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c4a10 .functor NOT 1, L_0x561b283c5490, C4<0>, C4<0>, C4<0>;
L_0x561b283c5280 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f7dd10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7ddd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f7de90_0 .net "d", 0 0, L_0x561b283c5490;  1 drivers
v0x561b27f7df30_0 .net "master_q", 0 0, L_0x561b28325de0;  1 drivers
v0x561b27f7dfd0_0 .net "master_q_bar", 0 0, L_0x561b28325fe0;  1 drivers
L_0x7fcde0583860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f7e0c0_0 .net "preset", 0 0, L_0x7fcde0583860;  1 drivers
v0x561b27f7e1f0_0 .net "q", 0 0, L_0x561b283c4c00;  alias, 1 drivers
v0x561b27f7e290_0 .net "q_bar", 0 0, L_0x561b283c4df0;  1 drivers
S_0x561b27f7af10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f7ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283260e0 .functor AND 1, L_0x561b283c5490, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283261a0 .functor NOT 1, L_0x561b283260e0, C4<0>, C4<0>, C4<0>;
L_0x561b283262b0 .functor AND 1, L_0x561b283c4a10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c4900 .functor NOT 1, L_0x561b283262b0, C4<0>, C4<0>, C4<0>;
v0x561b27f7bea0_0 .net *"_ivl_0", 0 0, L_0x561b283260e0;  1 drivers
v0x561b27f7bfa0_0 .net *"_ivl_4", 0 0, L_0x561b283262b0;  1 drivers
v0x561b27f7c080_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7c120_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f7c1c0_0 .net "preset", 0 0, L_0x7fcde0583860;  alias, 1 drivers
v0x561b27f7c260_0 .net "q", 0 0, L_0x561b28325de0;  alias, 1 drivers
v0x561b27f7c300_0 .net "q_bar", 0 0, L_0x561b28325fe0;  alias, 1 drivers
v0x561b27f7c3a0_0 .net "reset", 0 0, L_0x561b283c4a10;  1 drivers
v0x561b27f7c440_0 .net "set", 0 0, L_0x561b283c5490;  alias, 1 drivers
S_0x561b27f7b200 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f7af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28325c70 .functor AND 1, L_0x561b283261a0, L_0x7fcde0583860, C4<1>, C4<1>;
L_0x561b28325ce0 .functor AND 1, L_0x561b28325c70, L_0x561b28325fe0, C4<1>, C4<1>;
L_0x561b28325de0 .functor NOT 1, L_0x561b28325ce0, C4<0>, C4<0>, C4<0>;
L_0x561b28325ee0 .functor AND 1, L_0x561b283c4900, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28325f70 .functor AND 1, L_0x561b28325ee0, L_0x561b28325de0, C4<1>, C4<1>;
L_0x561b28325fe0 .functor NOT 1, L_0x561b28325f70, C4<0>, C4<0>, C4<0>;
v0x561b27f7b4e0_0 .net *"_ivl_0", 0 0, L_0x561b28325c70;  1 drivers
v0x561b27f7b5e0_0 .net *"_ivl_2", 0 0, L_0x561b28325ce0;  1 drivers
v0x561b27f7b6c0_0 .net *"_ivl_6", 0 0, L_0x561b28325ee0;  1 drivers
v0x561b27f7b780_0 .net *"_ivl_8", 0 0, L_0x561b28325f70;  1 drivers
v0x561b27f7b860_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7b950_0 .net "preset", 0 0, L_0x7fcde0583860;  alias, 1 drivers
v0x561b27f7ba10_0 .net "q", 0 0, L_0x561b28325de0;  alias, 1 drivers
v0x561b27f7bad0_0 .net "q_bar", 0 0, L_0x561b28325fe0;  alias, 1 drivers
v0x561b27f7bb90_0 .net "reset", 0 0, L_0x561b283c4900;  1 drivers
v0x561b27f7bce0_0 .net "set", 0 0, L_0x561b283261a0;  1 drivers
S_0x561b27f7c610 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f7ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c4f30 .functor AND 1, L_0x561b28325de0, L_0x561b283c5280, C4<1>, C4<1>;
L_0x561b283c4fa0 .functor NOT 1, L_0x561b283c4f30, C4<0>, C4<0>, C4<0>;
L_0x561b283c50b0 .functor AND 1, L_0x561b28325fe0, L_0x561b283c5280, C4<1>, C4<1>;
L_0x561b283c5170 .functor NOT 1, L_0x561b283c50b0, C4<0>, C4<0>, C4<0>;
v0x561b27f7d550_0 .net *"_ivl_0", 0 0, L_0x561b283c4f30;  1 drivers
v0x561b27f7d650_0 .net *"_ivl_4", 0 0, L_0x561b283c50b0;  1 drivers
v0x561b27f7d730_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7d7d0_0 .net "enable", 0 0, L_0x561b283c5280;  1 drivers
v0x561b27f7d870_0 .net "preset", 0 0, L_0x7fcde0583860;  alias, 1 drivers
v0x561b27f7d910_0 .net "q", 0 0, L_0x561b283c4c00;  alias, 1 drivers
v0x561b27f7d9b0_0 .net "q_bar", 0 0, L_0x561b283c4df0;  alias, 1 drivers
v0x561b27f7da50_0 .net "reset", 0 0, L_0x561b28325fe0;  alias, 1 drivers
v0x561b27f7db40_0 .net "set", 0 0, L_0x561b28325de0;  alias, 1 drivers
S_0x561b27f7c870 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f7c610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c4ad0 .functor AND 1, L_0x561b283c4fa0, L_0x7fcde0583860, C4<1>, C4<1>;
L_0x561b283c4b40 .functor AND 1, L_0x561b283c4ad0, L_0x561b283c4df0, C4<1>, C4<1>;
L_0x561b283c4c00 .functor NOT 1, L_0x561b283c4b40, C4<0>, C4<0>, C4<0>;
L_0x561b283c4cc0 .functor AND 1, L_0x561b283c5170, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c4d30 .functor AND 1, L_0x561b283c4cc0, L_0x561b283c4c00, C4<1>, C4<1>;
L_0x561b283c4df0 .functor NOT 1, L_0x561b283c4d30, C4<0>, C4<0>, C4<0>;
v0x561b27f7cb30_0 .net *"_ivl_0", 0 0, L_0x561b283c4ad0;  1 drivers
v0x561b27f7cc30_0 .net *"_ivl_2", 0 0, L_0x561b283c4b40;  1 drivers
v0x561b27f7cd10_0 .net *"_ivl_6", 0 0, L_0x561b283c4cc0;  1 drivers
v0x561b27f7ce00_0 .net *"_ivl_8", 0 0, L_0x561b283c4d30;  1 drivers
v0x561b27f7cee0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7cfd0_0 .net "preset", 0 0, L_0x7fcde0583860;  alias, 1 drivers
v0x561b27f7d0c0_0 .net "q", 0 0, L_0x561b283c4c00;  alias, 1 drivers
v0x561b27f7d180_0 .net "q_bar", 0 0, L_0x561b283c4df0;  alias, 1 drivers
v0x561b27f7d240_0 .net "reset", 0 0, L_0x561b283c5170;  1 drivers
v0x561b27f7d390_0 .net "set", 0 0, L_0x561b283c4fa0;  1 drivers
S_0x561b27f7ed60 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c6800 .functor AND 1, L_0x561b283ce9c0, L_0x561b283cdf30, C4<1>, C4<1>;
L_0x561b283c6890 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c6900 .functor AND 1, L_0x561b283c6890, L_0x561b283c60c0, C4<1>, C4<1>;
L_0x561b283c69c0 .functor OR 1, L_0x561b283c6800, L_0x561b283c6900, C4<0>, C4<0>;
o0x7fcde062e578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f827d0_0 name=_ivl_0
v0x561b27f828d0_0 .net *"_ivl_4", 0 0, L_0x561b283c6800;  1 drivers
v0x561b27f829b0_0 .net *"_ivl_6", 0 0, L_0x561b283c6890;  1 drivers
v0x561b27f82a70_0 .net *"_ivl_8", 0 0, L_0x561b283c6900;  1 drivers
v0x561b27f82b50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f82c40_0 .net "data", 0 0, L_0x561b283cdf30;  1 drivers
v0x561b27f82d00_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f82df0_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f82ee0_0 .net "out", 0 0, L_0x561b283c55e0;  1 drivers
v0x561b27f83030_0 .net "q", 0 0, L_0x561b283c60c0;  1 drivers
v0x561b27f830d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c55e0 .functor MUXZ 1, o0x7fcde062e578, L_0x561b283c60c0, L_0x561b283cebc0, C4<>;
S_0x561b27f7efb0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f7ed60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c5eb0 .functor NOT 1, L_0x561b283c69c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c6790 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f82100_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f821c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f82280_0 .net "d", 0 0, L_0x561b283c69c0;  1 drivers
v0x561b27f82320_0 .net "master_q", 0 0, L_0x561b283c5880;  1 drivers
v0x561b27f823c0_0 .net "master_q_bar", 0 0, L_0x561b283c5a60;  1 drivers
L_0x7fcde05838a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f824b0_0 .net "preset", 0 0, L_0x7fcde05838a8;  1 drivers
v0x561b27f825e0_0 .net "q", 0 0, L_0x561b283c60c0;  alias, 1 drivers
v0x561b27f82680_0 .net "q_bar", 0 0, L_0x561b283c6300;  1 drivers
S_0x561b27f7f270 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f7efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c5b60 .functor AND 1, L_0x561b283c69c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c5c20 .functor NOT 1, L_0x561b283c5b60, C4<0>, C4<0>, C4<0>;
L_0x561b283c5d30 .functor AND 1, L_0x561b283c5eb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c5da0 .functor NOT 1, L_0x561b283c5d30, C4<0>, C4<0>, C4<0>;
v0x561b27f80230_0 .net *"_ivl_0", 0 0, L_0x561b283c5b60;  1 drivers
v0x561b27f80330_0 .net *"_ivl_4", 0 0, L_0x561b283c5d30;  1 drivers
v0x561b27f80410_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f804b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f80550_0 .net "preset", 0 0, L_0x7fcde05838a8;  alias, 1 drivers
v0x561b27f805f0_0 .net "q", 0 0, L_0x561b283c5880;  alias, 1 drivers
v0x561b27f806c0_0 .net "q_bar", 0 0, L_0x561b283c5a60;  alias, 1 drivers
v0x561b27f80790_0 .net "reset", 0 0, L_0x561b283c5eb0;  1 drivers
v0x561b27f80830_0 .net "set", 0 0, L_0x561b283c69c0;  alias, 1 drivers
S_0x561b27f7f560 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f7f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c5710 .functor AND 1, L_0x561b283c5c20, L_0x7fcde05838a8, C4<1>, C4<1>;
L_0x561b283c5780 .functor AND 1, L_0x561b283c5710, L_0x561b283c5a60, C4<1>, C4<1>;
L_0x561b283c5880 .functor NOT 1, L_0x561b283c5780, C4<0>, C4<0>, C4<0>;
L_0x561b283c5980 .functor AND 1, L_0x561b283c5da0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c59f0 .functor AND 1, L_0x561b283c5980, L_0x561b283c5880, C4<1>, C4<1>;
L_0x561b283c5a60 .functor NOT 1, L_0x561b283c59f0, C4<0>, C4<0>, C4<0>;
v0x561b27f7f840_0 .net *"_ivl_0", 0 0, L_0x561b283c5710;  1 drivers
v0x561b27f7f940_0 .net *"_ivl_2", 0 0, L_0x561b283c5780;  1 drivers
v0x561b27f7fa20_0 .net *"_ivl_6", 0 0, L_0x561b283c5980;  1 drivers
v0x561b27f7fb10_0 .net *"_ivl_8", 0 0, L_0x561b283c59f0;  1 drivers
v0x561b27f7fbf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f7fce0_0 .net "preset", 0 0, L_0x7fcde05838a8;  alias, 1 drivers
v0x561b27f7fda0_0 .net "q", 0 0, L_0x561b283c5880;  alias, 1 drivers
v0x561b27f7fe60_0 .net "q_bar", 0 0, L_0x561b283c5a60;  alias, 1 drivers
v0x561b27f7ff20_0 .net "reset", 0 0, L_0x561b283c5da0;  1 drivers
v0x561b27f80070_0 .net "set", 0 0, L_0x561b283c5c20;  1 drivers
S_0x561b27f80a00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f7efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c6440 .functor AND 1, L_0x561b283c5880, L_0x561b283c6790, C4<1>, C4<1>;
L_0x561b283c64b0 .functor NOT 1, L_0x561b283c6440, C4<0>, C4<0>, C4<0>;
L_0x561b283c65c0 .functor AND 1, L_0x561b283c5a60, L_0x561b283c6790, C4<1>, C4<1>;
L_0x561b283c6680 .functor NOT 1, L_0x561b283c65c0, C4<0>, C4<0>, C4<0>;
v0x561b27f81940_0 .net *"_ivl_0", 0 0, L_0x561b283c6440;  1 drivers
v0x561b27f81a40_0 .net *"_ivl_4", 0 0, L_0x561b283c65c0;  1 drivers
v0x561b27f81b20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f81bc0_0 .net "enable", 0 0, L_0x561b283c6790;  1 drivers
v0x561b27f81c60_0 .net "preset", 0 0, L_0x7fcde05838a8;  alias, 1 drivers
v0x561b27f81d00_0 .net "q", 0 0, L_0x561b283c60c0;  alias, 1 drivers
v0x561b27f81da0_0 .net "q_bar", 0 0, L_0x561b283c6300;  alias, 1 drivers
v0x561b27f81e40_0 .net "reset", 0 0, L_0x561b283c5a60;  alias, 1 drivers
v0x561b27f81f30_0 .net "set", 0 0, L_0x561b283c5880;  alias, 1 drivers
S_0x561b27f80c60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f80a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c5f70 .functor AND 1, L_0x561b283c64b0, L_0x7fcde05838a8, C4<1>, C4<1>;
L_0x561b283c6000 .functor AND 1, L_0x561b283c5f70, L_0x561b283c6300, C4<1>, C4<1>;
L_0x561b283c60c0 .functor NOT 1, L_0x561b283c6000, C4<0>, C4<0>, C4<0>;
L_0x561b283c6180 .functor AND 1, L_0x561b283c6680, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c6240 .functor AND 1, L_0x561b283c6180, L_0x561b283c60c0, C4<1>, C4<1>;
L_0x561b283c6300 .functor NOT 1, L_0x561b283c6240, C4<0>, C4<0>, C4<0>;
v0x561b27f80f20_0 .net *"_ivl_0", 0 0, L_0x561b283c5f70;  1 drivers
v0x561b27f81020_0 .net *"_ivl_2", 0 0, L_0x561b283c6000;  1 drivers
v0x561b27f81100_0 .net *"_ivl_6", 0 0, L_0x561b283c6180;  1 drivers
v0x561b27f811f0_0 .net *"_ivl_8", 0 0, L_0x561b283c6240;  1 drivers
v0x561b27f812d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f813c0_0 .net "preset", 0 0, L_0x7fcde05838a8;  alias, 1 drivers
v0x561b27f814b0_0 .net "q", 0 0, L_0x561b283c60c0;  alias, 1 drivers
v0x561b27f81570_0 .net "q_bar", 0 0, L_0x561b283c6300;  alias, 1 drivers
v0x561b27f81630_0 .net "reset", 0 0, L_0x561b283c6680;  1 drivers
v0x561b27f81780_0 .net "set", 0 0, L_0x561b283c64b0;  1 drivers
S_0x561b27f83230 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c7e30 .functor AND 1, L_0x561b283ce9c0, L_0x561b283ce020, C4<1>, C4<1>;
L_0x561b283c7ec0 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c8140 .functor AND 1, L_0x561b283c7ec0, L_0x561b283c76c0, C4<1>, C4<1>;
L_0x561b283c8200 .functor OR 1, L_0x561b283c7e30, L_0x561b283c8140, C4<0>, C4<0>;
o0x7fcde062f238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f86c00_0 name=_ivl_0
v0x561b27f86d00_0 .net *"_ivl_4", 0 0, L_0x561b283c7e30;  1 drivers
v0x561b27f86de0_0 .net *"_ivl_6", 0 0, L_0x561b283c7ec0;  1 drivers
v0x561b27f86ea0_0 .net *"_ivl_8", 0 0, L_0x561b283c8140;  1 drivers
v0x561b27f86f80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f87070_0 .net "data", 0 0, L_0x561b283ce020;  1 drivers
v0x561b27f87130_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f871d0_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f87270_0 .net "out", 0 0, L_0x561b283c6b40;  1 drivers
v0x561b27f873c0_0 .net "q", 0 0, L_0x561b283c76c0;  1 drivers
v0x561b27f87460_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c6b40 .functor MUXZ 1, o0x7fcde062f238, L_0x561b283c76c0, L_0x561b283cebc0, C4<>;
S_0x561b27f83480 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f83230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c74b0 .functor NOT 1, L_0x561b283c8200, C4<0>, C4<0>, C4<0>;
L_0x561b283c7dc0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f86530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f865f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f866b0_0 .net "d", 0 0, L_0x561b283c8200;  1 drivers
v0x561b27f86750_0 .net "master_q", 0 0, L_0x561b283c6de0;  1 drivers
v0x561b27f867f0_0 .net "master_q_bar", 0 0, L_0x561b283c7010;  1 drivers
L_0x7fcde05838f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f868e0_0 .net "preset", 0 0, L_0x7fcde05838f0;  1 drivers
v0x561b27f86a10_0 .net "q", 0 0, L_0x561b283c76c0;  alias, 1 drivers
v0x561b27f86ab0_0 .net "q_bar", 0 0, L_0x561b283c7900;  1 drivers
S_0x561b27f83760 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f83480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c7110 .functor AND 1, L_0x561b283c8200, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c71d0 .functor NOT 1, L_0x561b283c7110, C4<0>, C4<0>, C4<0>;
L_0x561b283c72e0 .functor AND 1, L_0x561b283c74b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c7370 .functor NOT 1, L_0x561b283c72e0, C4<0>, C4<0>, C4<0>;
v0x561b27f846f0_0 .net *"_ivl_0", 0 0, L_0x561b283c7110;  1 drivers
v0x561b27f847f0_0 .net *"_ivl_4", 0 0, L_0x561b283c72e0;  1 drivers
v0x561b27f848d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f84970_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f84a10_0 .net "preset", 0 0, L_0x7fcde05838f0;  alias, 1 drivers
v0x561b27f84ab0_0 .net "q", 0 0, L_0x561b283c6de0;  alias, 1 drivers
v0x561b27f84b50_0 .net "q_bar", 0 0, L_0x561b283c7010;  alias, 1 drivers
v0x561b27f84bf0_0 .net "reset", 0 0, L_0x561b283c74b0;  1 drivers
v0x561b27f84c90_0 .net "set", 0 0, L_0x561b283c8200;  alias, 1 drivers
S_0x561b27f83a50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f83760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c6c70 .functor AND 1, L_0x561b283c71d0, L_0x7fcde05838f0, C4<1>, C4<1>;
L_0x561b283c6ce0 .functor AND 1, L_0x561b283c6c70, L_0x561b283c7010, C4<1>, C4<1>;
L_0x561b283c6de0 .functor NOT 1, L_0x561b283c6ce0, C4<0>, C4<0>, C4<0>;
L_0x561b283c6ee0 .functor AND 1, L_0x561b283c7370, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c6fa0 .functor AND 1, L_0x561b283c6ee0, L_0x561b283c6de0, C4<1>, C4<1>;
L_0x561b283c7010 .functor NOT 1, L_0x561b283c6fa0, C4<0>, C4<0>, C4<0>;
v0x561b27f83d30_0 .net *"_ivl_0", 0 0, L_0x561b283c6c70;  1 drivers
v0x561b27f83e30_0 .net *"_ivl_2", 0 0, L_0x561b283c6ce0;  1 drivers
v0x561b27f83f10_0 .net *"_ivl_6", 0 0, L_0x561b283c6ee0;  1 drivers
v0x561b27f83fd0_0 .net *"_ivl_8", 0 0, L_0x561b283c6fa0;  1 drivers
v0x561b27f840b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f841a0_0 .net "preset", 0 0, L_0x7fcde05838f0;  alias, 1 drivers
v0x561b27f84260_0 .net "q", 0 0, L_0x561b283c6de0;  alias, 1 drivers
v0x561b27f84320_0 .net "q_bar", 0 0, L_0x561b283c7010;  alias, 1 drivers
v0x561b27f843e0_0 .net "reset", 0 0, L_0x561b283c7370;  1 drivers
v0x561b27f84530_0 .net "set", 0 0, L_0x561b283c71d0;  1 drivers
S_0x561b27f84e60 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f83480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c7a40 .functor AND 1, L_0x561b283c6de0, L_0x561b283c7dc0, C4<1>, C4<1>;
L_0x561b283c7ab0 .functor NOT 1, L_0x561b283c7a40, C4<0>, C4<0>, C4<0>;
L_0x561b283c7bc0 .functor AND 1, L_0x561b283c7010, L_0x561b283c7dc0, C4<1>, C4<1>;
L_0x561b283c7c80 .functor NOT 1, L_0x561b283c7bc0, C4<0>, C4<0>, C4<0>;
v0x561b27f85d70_0 .net *"_ivl_0", 0 0, L_0x561b283c7a40;  1 drivers
v0x561b27f85e70_0 .net *"_ivl_4", 0 0, L_0x561b283c7bc0;  1 drivers
v0x561b27f85f50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f85ff0_0 .net "enable", 0 0, L_0x561b283c7dc0;  1 drivers
v0x561b27f86090_0 .net "preset", 0 0, L_0x7fcde05838f0;  alias, 1 drivers
v0x561b27f86130_0 .net "q", 0 0, L_0x561b283c76c0;  alias, 1 drivers
v0x561b27f861d0_0 .net "q_bar", 0 0, L_0x561b283c7900;  alias, 1 drivers
v0x561b27f86270_0 .net "reset", 0 0, L_0x561b283c7010;  alias, 1 drivers
v0x561b27f86360_0 .net "set", 0 0, L_0x561b283c6de0;  alias, 1 drivers
S_0x561b27f850c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f84e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c7570 .functor AND 1, L_0x561b283c7ab0, L_0x7fcde05838f0, C4<1>, C4<1>;
L_0x561b283c7600 .functor AND 1, L_0x561b283c7570, L_0x561b283c7900, C4<1>, C4<1>;
L_0x561b283c76c0 .functor NOT 1, L_0x561b283c7600, C4<0>, C4<0>, C4<0>;
L_0x561b283c7780 .functor AND 1, L_0x561b283c7c80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c7840 .functor AND 1, L_0x561b283c7780, L_0x561b283c76c0, C4<1>, C4<1>;
L_0x561b283c7900 .functor NOT 1, L_0x561b283c7840, C4<0>, C4<0>, C4<0>;
v0x561b27f85380_0 .net *"_ivl_0", 0 0, L_0x561b283c7570;  1 drivers
v0x561b27f85480_0 .net *"_ivl_2", 0 0, L_0x561b283c7600;  1 drivers
v0x561b27f85560_0 .net *"_ivl_6", 0 0, L_0x561b283c7780;  1 drivers
v0x561b27f85620_0 .net *"_ivl_8", 0 0, L_0x561b283c7840;  1 drivers
v0x561b27f85700_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f857f0_0 .net "preset", 0 0, L_0x7fcde05838f0;  alias, 1 drivers
v0x561b27f858e0_0 .net "q", 0 0, L_0x561b283c76c0;  alias, 1 drivers
v0x561b27f859a0_0 .net "q_bar", 0 0, L_0x561b283c7900;  alias, 1 drivers
v0x561b27f85a60_0 .net "reset", 0 0, L_0x561b283c7c80;  1 drivers
v0x561b27f85bb0_0 .net "set", 0 0, L_0x561b283c7ab0;  1 drivers
S_0x561b27f875c0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283c9670 .functor AND 1, L_0x561b283ce9c0, L_0x561b283ce110, C4<1>, C4<1>;
L_0x561b283c9700 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283c9770 .functor AND 1, L_0x561b283c9700, L_0x561b283c8f00, C4<1>, C4<1>;
L_0x561b283c9830 .functor OR 1, L_0x561b283c9670, L_0x561b283c9770, C4<0>, C4<0>;
o0x7fcde062fef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f8afe0_0 name=_ivl_0
v0x561b27f8b0e0_0 .net *"_ivl_4", 0 0, L_0x561b283c9670;  1 drivers
v0x561b27f8b1c0_0 .net *"_ivl_6", 0 0, L_0x561b283c9700;  1 drivers
v0x561b27f8b280_0 .net *"_ivl_8", 0 0, L_0x561b283c9770;  1 drivers
v0x561b27f8b360_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f8b450_0 .net "data", 0 0, L_0x561b283ce110;  1 drivers
v0x561b27f8b510_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f8b640_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f8b770_0 .net "out", 0 0, L_0x561b283c8380;  1 drivers
v0x561b27f8b8c0_0 .net "q", 0 0, L_0x561b283c8f00;  1 drivers
v0x561b27f8b960_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c8380 .functor MUXZ 1, o0x7fcde062fef8, L_0x561b283c8f00, L_0x561b283cebc0, C4<>;
S_0x561b27f87860 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f875c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c8cf0 .functor NOT 1, L_0x561b283c9830, C4<0>, C4<0>, C4<0>;
L_0x561b283c9600 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f8a910_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8a9d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f8aa90_0 .net "d", 0 0, L_0x561b283c9830;  1 drivers
v0x561b27f8ab30_0 .net "master_q", 0 0, L_0x561b283c8620;  1 drivers
v0x561b27f8abd0_0 .net "master_q_bar", 0 0, L_0x561b283c8850;  1 drivers
L_0x7fcde0583938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f8acc0_0 .net "preset", 0 0, L_0x7fcde0583938;  1 drivers
v0x561b27f8adf0_0 .net "q", 0 0, L_0x561b283c8f00;  alias, 1 drivers
v0x561b27f8ae90_0 .net "q_bar", 0 0, L_0x561b283c9140;  1 drivers
S_0x561b27f87b40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f87860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c8950 .functor AND 1, L_0x561b283c9830, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c8a10 .functor NOT 1, L_0x561b283c8950, C4<0>, C4<0>, C4<0>;
L_0x561b283c8b20 .functor AND 1, L_0x561b283c8cf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283c8bb0 .functor NOT 1, L_0x561b283c8b20, C4<0>, C4<0>, C4<0>;
v0x561b27f88ad0_0 .net *"_ivl_0", 0 0, L_0x561b283c8950;  1 drivers
v0x561b27f88bd0_0 .net *"_ivl_4", 0 0, L_0x561b283c8b20;  1 drivers
v0x561b27f88cb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f88d50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f88df0_0 .net "preset", 0 0, L_0x7fcde0583938;  alias, 1 drivers
v0x561b27f88e90_0 .net "q", 0 0, L_0x561b283c8620;  alias, 1 drivers
v0x561b27f88f30_0 .net "q_bar", 0 0, L_0x561b283c8850;  alias, 1 drivers
v0x561b27f88fd0_0 .net "reset", 0 0, L_0x561b283c8cf0;  1 drivers
v0x561b27f89070_0 .net "set", 0 0, L_0x561b283c9830;  alias, 1 drivers
S_0x561b27f87e30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f87b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c84b0 .functor AND 1, L_0x561b283c8a10, L_0x7fcde0583938, C4<1>, C4<1>;
L_0x561b283c8520 .functor AND 1, L_0x561b283c84b0, L_0x561b283c8850, C4<1>, C4<1>;
L_0x561b283c8620 .functor NOT 1, L_0x561b283c8520, C4<0>, C4<0>, C4<0>;
L_0x561b283c8720 .functor AND 1, L_0x561b283c8bb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c87e0 .functor AND 1, L_0x561b283c8720, L_0x561b283c8620, C4<1>, C4<1>;
L_0x561b283c8850 .functor NOT 1, L_0x561b283c87e0, C4<0>, C4<0>, C4<0>;
v0x561b27f88110_0 .net *"_ivl_0", 0 0, L_0x561b283c84b0;  1 drivers
v0x561b27f88210_0 .net *"_ivl_2", 0 0, L_0x561b283c8520;  1 drivers
v0x561b27f882f0_0 .net *"_ivl_6", 0 0, L_0x561b283c8720;  1 drivers
v0x561b27f883b0_0 .net *"_ivl_8", 0 0, L_0x561b283c87e0;  1 drivers
v0x561b27f88490_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f88580_0 .net "preset", 0 0, L_0x7fcde0583938;  alias, 1 drivers
v0x561b27f88640_0 .net "q", 0 0, L_0x561b283c8620;  alias, 1 drivers
v0x561b27f88700_0 .net "q_bar", 0 0, L_0x561b283c8850;  alias, 1 drivers
v0x561b27f887c0_0 .net "reset", 0 0, L_0x561b283c8bb0;  1 drivers
v0x561b27f88910_0 .net "set", 0 0, L_0x561b283c8a10;  1 drivers
S_0x561b27f89240 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f87860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c9280 .functor AND 1, L_0x561b283c8620, L_0x561b283c9600, C4<1>, C4<1>;
L_0x561b283c92f0 .functor NOT 1, L_0x561b283c9280, C4<0>, C4<0>, C4<0>;
L_0x561b283c9400 .functor AND 1, L_0x561b283c8850, L_0x561b283c9600, C4<1>, C4<1>;
L_0x561b283c94c0 .functor NOT 1, L_0x561b283c9400, C4<0>, C4<0>, C4<0>;
v0x561b27f8a150_0 .net *"_ivl_0", 0 0, L_0x561b283c9280;  1 drivers
v0x561b27f8a250_0 .net *"_ivl_4", 0 0, L_0x561b283c9400;  1 drivers
v0x561b27f8a330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8a3d0_0 .net "enable", 0 0, L_0x561b283c9600;  1 drivers
v0x561b27f8a470_0 .net "preset", 0 0, L_0x7fcde0583938;  alias, 1 drivers
v0x561b27f8a510_0 .net "q", 0 0, L_0x561b283c8f00;  alias, 1 drivers
v0x561b27f8a5b0_0 .net "q_bar", 0 0, L_0x561b283c9140;  alias, 1 drivers
v0x561b27f8a650_0 .net "reset", 0 0, L_0x561b283c8850;  alias, 1 drivers
v0x561b27f8a740_0 .net "set", 0 0, L_0x561b283c8620;  alias, 1 drivers
S_0x561b27f894a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f89240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c8db0 .functor AND 1, L_0x561b283c92f0, L_0x7fcde0583938, C4<1>, C4<1>;
L_0x561b283c8e40 .functor AND 1, L_0x561b283c8db0, L_0x561b283c9140, C4<1>, C4<1>;
L_0x561b283c8f00 .functor NOT 1, L_0x561b283c8e40, C4<0>, C4<0>, C4<0>;
L_0x561b283c8fc0 .functor AND 1, L_0x561b283c94c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c9080 .functor AND 1, L_0x561b283c8fc0, L_0x561b283c8f00, C4<1>, C4<1>;
L_0x561b283c9140 .functor NOT 1, L_0x561b283c9080, C4<0>, C4<0>, C4<0>;
v0x561b27f89760_0 .net *"_ivl_0", 0 0, L_0x561b283c8db0;  1 drivers
v0x561b27f89860_0 .net *"_ivl_2", 0 0, L_0x561b283c8e40;  1 drivers
v0x561b27f89940_0 .net *"_ivl_6", 0 0, L_0x561b283c8fc0;  1 drivers
v0x561b27f89a00_0 .net *"_ivl_8", 0 0, L_0x561b283c9080;  1 drivers
v0x561b27f89ae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f89bd0_0 .net "preset", 0 0, L_0x7fcde0583938;  alias, 1 drivers
v0x561b27f89cc0_0 .net "q", 0 0, L_0x561b283c8f00;  alias, 1 drivers
v0x561b27f89d80_0 .net "q_bar", 0 0, L_0x561b283c9140;  alias, 1 drivers
v0x561b27f89e40_0 .net "reset", 0 0, L_0x561b283c94c0;  1 drivers
v0x561b27f89f90_0 .net "set", 0 0, L_0x561b283c92f0;  1 drivers
S_0x561b27f8bac0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283caca0 .functor AND 1, L_0x561b283ce9c0, L_0x561b283ce200, C4<1>, C4<1>;
L_0x561b283cad30 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283cada0 .functor AND 1, L_0x561b283cad30, L_0x561b283ca530, C4<1>, C4<1>;
L_0x561b283cae60 .functor OR 1, L_0x561b283caca0, L_0x561b283cada0, C4<0>, C4<0>;
o0x7fcde0630bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f8f3f0_0 name=_ivl_0
v0x561b27f8f4f0_0 .net *"_ivl_4", 0 0, L_0x561b283caca0;  1 drivers
v0x561b27f8f5d0_0 .net *"_ivl_6", 0 0, L_0x561b283cad30;  1 drivers
v0x561b27f8f690_0 .net *"_ivl_8", 0 0, L_0x561b283cada0;  1 drivers
v0x561b27f8f770_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f8f860_0 .net "data", 0 0, L_0x561b283ce200;  1 drivers
v0x561b27f8f920_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f8f9c0_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f8fa60_0 .net "out", 0 0, L_0x561b283c99b0;  1 drivers
v0x561b27f8fbb0_0 .net "q", 0 0, L_0x561b283ca530;  1 drivers
v0x561b27f8fc50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283c99b0 .functor MUXZ 1, o0x7fcde0630bb8, L_0x561b283ca530, L_0x561b283cebc0, C4<>;
S_0x561b27f8bd10 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f8bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ca320 .functor NOT 1, L_0x561b283cae60, C4<0>, C4<0>, C4<0>;
L_0x561b283cac30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f8ed20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8ede0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f8eea0_0 .net "d", 0 0, L_0x561b283cae60;  1 drivers
v0x561b27f8ef40_0 .net "master_q", 0 0, L_0x561b283c9c50;  1 drivers
v0x561b27f8efe0_0 .net "master_q_bar", 0 0, L_0x561b283c9e80;  1 drivers
L_0x7fcde0583980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f8f0d0_0 .net "preset", 0 0, L_0x7fcde0583980;  1 drivers
v0x561b27f8f200_0 .net "q", 0 0, L_0x561b283ca530;  alias, 1 drivers
v0x561b27f8f2a0_0 .net "q_bar", 0 0, L_0x561b283ca770;  1 drivers
S_0x561b27f8bfa0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f8bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283c9f80 .functor AND 1, L_0x561b283cae60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ca040 .functor NOT 1, L_0x561b283c9f80, C4<0>, C4<0>, C4<0>;
L_0x561b283ca150 .functor AND 1, L_0x561b283ca320, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ca1e0 .functor NOT 1, L_0x561b283ca150, C4<0>, C4<0>, C4<0>;
v0x561b27f8cee0_0 .net *"_ivl_0", 0 0, L_0x561b283c9f80;  1 drivers
v0x561b27f8cfe0_0 .net *"_ivl_4", 0 0, L_0x561b283ca150;  1 drivers
v0x561b27f8d0c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8d160_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f8d200_0 .net "preset", 0 0, L_0x7fcde0583980;  alias, 1 drivers
v0x561b27f8d2a0_0 .net "q", 0 0, L_0x561b283c9c50;  alias, 1 drivers
v0x561b27f8d340_0 .net "q_bar", 0 0, L_0x561b283c9e80;  alias, 1 drivers
v0x561b27f8d3e0_0 .net "reset", 0 0, L_0x561b283ca320;  1 drivers
v0x561b27f8d480_0 .net "set", 0 0, L_0x561b283cae60;  alias, 1 drivers
S_0x561b27f8c240 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f8bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283c9ae0 .functor AND 1, L_0x561b283ca040, L_0x7fcde0583980, C4<1>, C4<1>;
L_0x561b283c9b50 .functor AND 1, L_0x561b283c9ae0, L_0x561b283c9e80, C4<1>, C4<1>;
L_0x561b283c9c50 .functor NOT 1, L_0x561b283c9b50, C4<0>, C4<0>, C4<0>;
L_0x561b283c9d50 .functor AND 1, L_0x561b283ca1e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283c9e10 .functor AND 1, L_0x561b283c9d50, L_0x561b283c9c50, C4<1>, C4<1>;
L_0x561b283c9e80 .functor NOT 1, L_0x561b283c9e10, C4<0>, C4<0>, C4<0>;
v0x561b27f8c520_0 .net *"_ivl_0", 0 0, L_0x561b283c9ae0;  1 drivers
v0x561b27f8c620_0 .net *"_ivl_2", 0 0, L_0x561b283c9b50;  1 drivers
v0x561b27f8c700_0 .net *"_ivl_6", 0 0, L_0x561b283c9d50;  1 drivers
v0x561b27f8c7c0_0 .net *"_ivl_8", 0 0, L_0x561b283c9e10;  1 drivers
v0x561b27f8c8a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8c990_0 .net "preset", 0 0, L_0x7fcde0583980;  alias, 1 drivers
v0x561b27f8ca50_0 .net "q", 0 0, L_0x561b283c9c50;  alias, 1 drivers
v0x561b27f8cb10_0 .net "q_bar", 0 0, L_0x561b283c9e80;  alias, 1 drivers
v0x561b27f8cbd0_0 .net "reset", 0 0, L_0x561b283ca1e0;  1 drivers
v0x561b27f8cd20_0 .net "set", 0 0, L_0x561b283ca040;  1 drivers
S_0x561b27f8d650 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f8bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ca8b0 .functor AND 1, L_0x561b283c9c50, L_0x561b283cac30, C4<1>, C4<1>;
L_0x561b283ca920 .functor NOT 1, L_0x561b283ca8b0, C4<0>, C4<0>, C4<0>;
L_0x561b283caa30 .functor AND 1, L_0x561b283c9e80, L_0x561b283cac30, C4<1>, C4<1>;
L_0x561b283caaf0 .functor NOT 1, L_0x561b283caa30, C4<0>, C4<0>, C4<0>;
v0x561b27f8e560_0 .net *"_ivl_0", 0 0, L_0x561b283ca8b0;  1 drivers
v0x561b27f8e660_0 .net *"_ivl_4", 0 0, L_0x561b283caa30;  1 drivers
v0x561b27f8e740_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8e7e0_0 .net "enable", 0 0, L_0x561b283cac30;  1 drivers
v0x561b27f8e880_0 .net "preset", 0 0, L_0x7fcde0583980;  alias, 1 drivers
v0x561b27f8e920_0 .net "q", 0 0, L_0x561b283ca530;  alias, 1 drivers
v0x561b27f8e9c0_0 .net "q_bar", 0 0, L_0x561b283ca770;  alias, 1 drivers
v0x561b27f8ea60_0 .net "reset", 0 0, L_0x561b283c9e80;  alias, 1 drivers
v0x561b27f8eb50_0 .net "set", 0 0, L_0x561b283c9c50;  alias, 1 drivers
S_0x561b27f8d8b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f8d650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ca3e0 .functor AND 1, L_0x561b283ca920, L_0x7fcde0583980, C4<1>, C4<1>;
L_0x561b283ca470 .functor AND 1, L_0x561b283ca3e0, L_0x561b283ca770, C4<1>, C4<1>;
L_0x561b283ca530 .functor NOT 1, L_0x561b283ca470, C4<0>, C4<0>, C4<0>;
L_0x561b283ca5f0 .functor AND 1, L_0x561b283caaf0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ca6b0 .functor AND 1, L_0x561b283ca5f0, L_0x561b283ca530, C4<1>, C4<1>;
L_0x561b283ca770 .functor NOT 1, L_0x561b283ca6b0, C4<0>, C4<0>, C4<0>;
v0x561b27f8db70_0 .net *"_ivl_0", 0 0, L_0x561b283ca3e0;  1 drivers
v0x561b27f8dc70_0 .net *"_ivl_2", 0 0, L_0x561b283ca470;  1 drivers
v0x561b27f8dd50_0 .net *"_ivl_6", 0 0, L_0x561b283ca5f0;  1 drivers
v0x561b27f8de10_0 .net *"_ivl_8", 0 0, L_0x561b283ca6b0;  1 drivers
v0x561b27f8def0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f8dfe0_0 .net "preset", 0 0, L_0x7fcde0583980;  alias, 1 drivers
v0x561b27f8e0d0_0 .net "q", 0 0, L_0x561b283ca530;  alias, 1 drivers
v0x561b27f8e190_0 .net "q_bar", 0 0, L_0x561b283ca770;  alias, 1 drivers
v0x561b27f8e250_0 .net "reset", 0 0, L_0x561b283caaf0;  1 drivers
v0x561b27f8e3a0_0 .net "set", 0 0, L_0x561b283ca920;  1 drivers
S_0x561b27f8fdb0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283cc2d0 .functor AND 1, L_0x561b283ce9c0, L_0x561b283ce330, C4<1>, C4<1>;
L_0x561b283cc360 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283cc3d0 .functor AND 1, L_0x561b283cc360, L_0x561b283cbb60, C4<1>, C4<1>;
L_0x561b283cc490 .functor OR 1, L_0x561b283cc2d0, L_0x561b283cc3d0, C4<0>, C4<0>;
o0x7fcde0631878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f937b0_0 name=_ivl_0
v0x561b27f938b0_0 .net *"_ivl_4", 0 0, L_0x561b283cc2d0;  1 drivers
v0x561b27f93990_0 .net *"_ivl_6", 0 0, L_0x561b283cc360;  1 drivers
v0x561b27f93a50_0 .net *"_ivl_8", 0 0, L_0x561b283cc3d0;  1 drivers
v0x561b27f93b30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f93c20_0 .net "data", 0 0, L_0x561b283ce330;  1 drivers
v0x561b27f93ce0_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f93d80_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f93e20_0 .net "out", 0 0, L_0x561b283cafe0;  1 drivers
v0x561b27f93f70_0 .net "q", 0 0, L_0x561b283cbb60;  1 drivers
v0x561b27f94010_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283cafe0 .functor MUXZ 1, o0x7fcde0631878, L_0x561b283cbb60, L_0x561b283cebc0, C4<>;
S_0x561b27f90000 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f8fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cb950 .functor NOT 1, L_0x561b283cc490, C4<0>, C4<0>, C4<0>;
L_0x561b283cc260 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f930e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f931a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f93260_0 .net "d", 0 0, L_0x561b283cc490;  1 drivers
v0x561b27f93300_0 .net "master_q", 0 0, L_0x561b283cb280;  1 drivers
v0x561b27f933a0_0 .net "master_q_bar", 0 0, L_0x561b283cb4b0;  1 drivers
L_0x7fcde05839c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f93490_0 .net "preset", 0 0, L_0x7fcde05839c8;  1 drivers
v0x561b27f935c0_0 .net "q", 0 0, L_0x561b283cbb60;  alias, 1 drivers
v0x561b27f93660_0 .net "q_bar", 0 0, L_0x561b283cbda0;  1 drivers
S_0x561b27f902e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f90000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cb5b0 .functor AND 1, L_0x561b283cc490, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283cb670 .functor NOT 1, L_0x561b283cb5b0, C4<0>, C4<0>, C4<0>;
L_0x561b283cb780 .functor AND 1, L_0x561b283cb950, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283cb810 .functor NOT 1, L_0x561b283cb780, C4<0>, C4<0>, C4<0>;
v0x561b27f91270_0 .net *"_ivl_0", 0 0, L_0x561b283cb5b0;  1 drivers
v0x561b27f91370_0 .net *"_ivl_4", 0 0, L_0x561b283cb780;  1 drivers
v0x561b27f91450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f914f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f91590_0 .net "preset", 0 0, L_0x7fcde05839c8;  alias, 1 drivers
v0x561b27f91630_0 .net "q", 0 0, L_0x561b283cb280;  alias, 1 drivers
v0x561b27f916d0_0 .net "q_bar", 0 0, L_0x561b283cb4b0;  alias, 1 drivers
v0x561b27f91770_0 .net "reset", 0 0, L_0x561b283cb950;  1 drivers
v0x561b27f91810_0 .net "set", 0 0, L_0x561b283cc490;  alias, 1 drivers
S_0x561b27f905d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f902e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cb110 .functor AND 1, L_0x561b283cb670, L_0x7fcde05839c8, C4<1>, C4<1>;
L_0x561b283cb180 .functor AND 1, L_0x561b283cb110, L_0x561b283cb4b0, C4<1>, C4<1>;
L_0x561b283cb280 .functor NOT 1, L_0x561b283cb180, C4<0>, C4<0>, C4<0>;
L_0x561b283cb380 .functor AND 1, L_0x561b283cb810, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283cb440 .functor AND 1, L_0x561b283cb380, L_0x561b283cb280, C4<1>, C4<1>;
L_0x561b283cb4b0 .functor NOT 1, L_0x561b283cb440, C4<0>, C4<0>, C4<0>;
v0x561b27f908b0_0 .net *"_ivl_0", 0 0, L_0x561b283cb110;  1 drivers
v0x561b27f909b0_0 .net *"_ivl_2", 0 0, L_0x561b283cb180;  1 drivers
v0x561b27f90a90_0 .net *"_ivl_6", 0 0, L_0x561b283cb380;  1 drivers
v0x561b27f90b50_0 .net *"_ivl_8", 0 0, L_0x561b283cb440;  1 drivers
v0x561b27f90c30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f90d20_0 .net "preset", 0 0, L_0x7fcde05839c8;  alias, 1 drivers
v0x561b27f90de0_0 .net "q", 0 0, L_0x561b283cb280;  alias, 1 drivers
v0x561b27f90ea0_0 .net "q_bar", 0 0, L_0x561b283cb4b0;  alias, 1 drivers
v0x561b27f90f60_0 .net "reset", 0 0, L_0x561b283cb810;  1 drivers
v0x561b27f910b0_0 .net "set", 0 0, L_0x561b283cb670;  1 drivers
S_0x561b27f919e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f90000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cbee0 .functor AND 1, L_0x561b283cb280, L_0x561b283cc260, C4<1>, C4<1>;
L_0x561b283cbf50 .functor NOT 1, L_0x561b283cbee0, C4<0>, C4<0>, C4<0>;
L_0x561b283cc060 .functor AND 1, L_0x561b283cb4b0, L_0x561b283cc260, C4<1>, C4<1>;
L_0x561b283cc120 .functor NOT 1, L_0x561b283cc060, C4<0>, C4<0>, C4<0>;
v0x561b27f92920_0 .net *"_ivl_0", 0 0, L_0x561b283cbee0;  1 drivers
v0x561b27f92a20_0 .net *"_ivl_4", 0 0, L_0x561b283cc060;  1 drivers
v0x561b27f92b00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f92ba0_0 .net "enable", 0 0, L_0x561b283cc260;  1 drivers
v0x561b27f92c40_0 .net "preset", 0 0, L_0x7fcde05839c8;  alias, 1 drivers
v0x561b27f92ce0_0 .net "q", 0 0, L_0x561b283cbb60;  alias, 1 drivers
v0x561b27f92d80_0 .net "q_bar", 0 0, L_0x561b283cbda0;  alias, 1 drivers
v0x561b27f92e20_0 .net "reset", 0 0, L_0x561b283cb4b0;  alias, 1 drivers
v0x561b27f92f10_0 .net "set", 0 0, L_0x561b283cb280;  alias, 1 drivers
S_0x561b27f91c40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f919e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cba10 .functor AND 1, L_0x561b283cbf50, L_0x7fcde05839c8, C4<1>, C4<1>;
L_0x561b283cbaa0 .functor AND 1, L_0x561b283cba10, L_0x561b283cbda0, C4<1>, C4<1>;
L_0x561b283cbb60 .functor NOT 1, L_0x561b283cbaa0, C4<0>, C4<0>, C4<0>;
L_0x561b283cbc20 .functor AND 1, L_0x561b283cc120, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283cbce0 .functor AND 1, L_0x561b283cbc20, L_0x561b283cbb60, C4<1>, C4<1>;
L_0x561b283cbda0 .functor NOT 1, L_0x561b283cbce0, C4<0>, C4<0>, C4<0>;
v0x561b27f91f00_0 .net *"_ivl_0", 0 0, L_0x561b283cba10;  1 drivers
v0x561b27f92000_0 .net *"_ivl_2", 0 0, L_0x561b283cbaa0;  1 drivers
v0x561b27f920e0_0 .net *"_ivl_6", 0 0, L_0x561b283cbc20;  1 drivers
v0x561b27f921d0_0 .net *"_ivl_8", 0 0, L_0x561b283cbce0;  1 drivers
v0x561b27f922b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f923a0_0 .net "preset", 0 0, L_0x7fcde05839c8;  alias, 1 drivers
v0x561b27f92490_0 .net "q", 0 0, L_0x561b283cbb60;  alias, 1 drivers
v0x561b27f92550_0 .net "q_bar", 0 0, L_0x561b283cbda0;  alias, 1 drivers
v0x561b27f92610_0 .net "reset", 0 0, L_0x561b283cc120;  1 drivers
v0x561b27f92760_0 .net "set", 0 0, L_0x561b283cbf50;  1 drivers
S_0x561b27f94170 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27f763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283cda10 .functor AND 1, L_0x561b283ce9c0, L_0x561b283ce420, C4<1>, C4<1>;
L_0x561b283cdaa0 .functor NOT 1, L_0x561b283ce9c0, C4<0>, C4<0>, C4<0>;
L_0x561b283cdb10 .functor AND 1, L_0x561b283cdaa0, L_0x561b283cd2a0, C4<1>, C4<1>;
L_0x561b283cdbd0 .functor OR 1, L_0x561b283cda10, L_0x561b283cdb10, C4<0>, C4<0>;
o0x7fcde0632538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f97b70_0 name=_ivl_0
v0x561b27f97c70_0 .net *"_ivl_4", 0 0, L_0x561b283cda10;  1 drivers
v0x561b27f97d50_0 .net *"_ivl_6", 0 0, L_0x561b283cdaa0;  1 drivers
v0x561b27f97e10_0 .net *"_ivl_8", 0 0, L_0x561b283cdb10;  1 drivers
v0x561b27f97ef0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f97fe0_0 .net "data", 0 0, L_0x561b283ce420;  1 drivers
v0x561b27f980a0_0 .net "enable_in", 0 0, L_0x561b283ce9c0;  alias, 1 drivers
v0x561b27f98140_0 .net "enable_out", 0 0, L_0x561b283cebc0;  alias, 1 drivers
v0x561b27f981e0_0 .net "out", 0 0, L_0x561b283cc610;  1 drivers
v0x561b27f98330_0 .net "q", 0 0, L_0x561b283cd2a0;  1 drivers
v0x561b27f983d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283cc610 .functor MUXZ 1, o0x7fcde0632538, L_0x561b283cd2a0, L_0x561b283cebc0, C4<>;
S_0x561b27f943c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f94170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cd090 .functor NOT 1, L_0x561b283cdbd0, C4<0>, C4<0>, C4<0>;
L_0x561b283cd9a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f974a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f97560_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f97620_0 .net "d", 0 0, L_0x561b283cdbd0;  1 drivers
v0x561b27f976c0_0 .net "master_q", 0 0, L_0x561b283cc9c0;  1 drivers
v0x561b27f97760_0 .net "master_q_bar", 0 0, L_0x561b283ccbf0;  1 drivers
L_0x7fcde0583a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f97850_0 .net "preset", 0 0, L_0x7fcde0583a10;  1 drivers
v0x561b27f97980_0 .net "q", 0 0, L_0x561b283cd2a0;  alias, 1 drivers
v0x561b27f97a20_0 .net "q_bar", 0 0, L_0x561b283cd4e0;  1 drivers
S_0x561b27f946a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f943c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cccf0 .functor AND 1, L_0x561b283cdbd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ccdb0 .functor NOT 1, L_0x561b283cccf0, C4<0>, C4<0>, C4<0>;
L_0x561b283ccec0 .functor AND 1, L_0x561b283cd090, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ccf50 .functor NOT 1, L_0x561b283ccec0, C4<0>, C4<0>, C4<0>;
v0x561b27f95630_0 .net *"_ivl_0", 0 0, L_0x561b283cccf0;  1 drivers
v0x561b27f95730_0 .net *"_ivl_4", 0 0, L_0x561b283ccec0;  1 drivers
v0x561b27f95810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f958b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f95950_0 .net "preset", 0 0, L_0x7fcde0583a10;  alias, 1 drivers
v0x561b27f959f0_0 .net "q", 0 0, L_0x561b283cc9c0;  alias, 1 drivers
v0x561b27f95a90_0 .net "q_bar", 0 0, L_0x561b283ccbf0;  alias, 1 drivers
v0x561b27f95b30_0 .net "reset", 0 0, L_0x561b283cd090;  1 drivers
v0x561b27f95bd0_0 .net "set", 0 0, L_0x561b283cdbd0;  alias, 1 drivers
S_0x561b27f94990 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f946a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b27f98990 .functor AND 1, L_0x561b283ccdb0, L_0x7fcde0583a10, C4<1>, C4<1>;
L_0x561b283cc8c0 .functor AND 1, L_0x561b27f98990, L_0x561b283ccbf0, C4<1>, C4<1>;
L_0x561b283cc9c0 .functor NOT 1, L_0x561b283cc8c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ccac0 .functor AND 1, L_0x561b283ccf50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ccb80 .functor AND 1, L_0x561b283ccac0, L_0x561b283cc9c0, C4<1>, C4<1>;
L_0x561b283ccbf0 .functor NOT 1, L_0x561b283ccb80, C4<0>, C4<0>, C4<0>;
v0x561b27f94c70_0 .net *"_ivl_0", 0 0, L_0x561b27f98990;  1 drivers
v0x561b27f94d70_0 .net *"_ivl_2", 0 0, L_0x561b283cc8c0;  1 drivers
v0x561b27f94e50_0 .net *"_ivl_6", 0 0, L_0x561b283ccac0;  1 drivers
v0x561b27f94f10_0 .net *"_ivl_8", 0 0, L_0x561b283ccb80;  1 drivers
v0x561b27f94ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f950e0_0 .net "preset", 0 0, L_0x7fcde0583a10;  alias, 1 drivers
v0x561b27f951a0_0 .net "q", 0 0, L_0x561b283cc9c0;  alias, 1 drivers
v0x561b27f95260_0 .net "q_bar", 0 0, L_0x561b283ccbf0;  alias, 1 drivers
v0x561b27f95320_0 .net "reset", 0 0, L_0x561b283ccf50;  1 drivers
v0x561b27f95470_0 .net "set", 0 0, L_0x561b283ccdb0;  1 drivers
S_0x561b27f95da0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f943c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cd620 .functor AND 1, L_0x561b283cc9c0, L_0x561b283cd9a0, C4<1>, C4<1>;
L_0x561b283cd690 .functor NOT 1, L_0x561b283cd620, C4<0>, C4<0>, C4<0>;
L_0x561b283cd7a0 .functor AND 1, L_0x561b283ccbf0, L_0x561b283cd9a0, C4<1>, C4<1>;
L_0x561b283cd860 .functor NOT 1, L_0x561b283cd7a0, C4<0>, C4<0>, C4<0>;
v0x561b27f96ce0_0 .net *"_ivl_0", 0 0, L_0x561b283cd620;  1 drivers
v0x561b27f96de0_0 .net *"_ivl_4", 0 0, L_0x561b283cd7a0;  1 drivers
v0x561b27f96ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f96f60_0 .net "enable", 0 0, L_0x561b283cd9a0;  1 drivers
v0x561b27f97000_0 .net "preset", 0 0, L_0x7fcde0583a10;  alias, 1 drivers
v0x561b27f970a0_0 .net "q", 0 0, L_0x561b283cd2a0;  alias, 1 drivers
v0x561b27f97140_0 .net "q_bar", 0 0, L_0x561b283cd4e0;  alias, 1 drivers
v0x561b27f971e0_0 .net "reset", 0 0, L_0x561b283ccbf0;  alias, 1 drivers
v0x561b27f972d0_0 .net "set", 0 0, L_0x561b283cc9c0;  alias, 1 drivers
S_0x561b27f96000 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f95da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cd150 .functor AND 1, L_0x561b283cd690, L_0x7fcde0583a10, C4<1>, C4<1>;
L_0x561b283cd1e0 .functor AND 1, L_0x561b283cd150, L_0x561b283cd4e0, C4<1>, C4<1>;
L_0x561b283cd2a0 .functor NOT 1, L_0x561b283cd1e0, C4<0>, C4<0>, C4<0>;
L_0x561b283cd360 .functor AND 1, L_0x561b283cd860, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283cd420 .functor AND 1, L_0x561b283cd360, L_0x561b283cd2a0, C4<1>, C4<1>;
L_0x561b283cd4e0 .functor NOT 1, L_0x561b283cd420, C4<0>, C4<0>, C4<0>;
v0x561b27f962c0_0 .net *"_ivl_0", 0 0, L_0x561b283cd150;  1 drivers
v0x561b27f963c0_0 .net *"_ivl_2", 0 0, L_0x561b283cd1e0;  1 drivers
v0x561b27f964a0_0 .net *"_ivl_6", 0 0, L_0x561b283cd360;  1 drivers
v0x561b27f96590_0 .net *"_ivl_8", 0 0, L_0x561b283cd420;  1 drivers
v0x561b27f96670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f96760_0 .net "preset", 0 0, L_0x7fcde0583a10;  alias, 1 drivers
v0x561b27f96850_0 .net "q", 0 0, L_0x561b283cd2a0;  alias, 1 drivers
v0x561b27f96910_0 .net "q_bar", 0 0, L_0x561b283cd4e0;  alias, 1 drivers
v0x561b27f969d0_0 .net "reset", 0 0, L_0x561b283cd860;  1 drivers
v0x561b27f96b20_0 .net "set", 0 0, L_0x561b283cd690;  1 drivers
S_0x561b27f98d20 .scope module, "mem4" "byte_register" 12 39, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27fbae10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fbaed0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27fbaf90_0 .net "enable_in", 0 0, L_0x561b283da8d0;  1 drivers
v0x561b27fbb140_0 .net "enable_out", 0 0, L_0x561b283daae0;  1 drivers
v0x561b27fbb2f0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27fbb390_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d9c60 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283d9d50 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283d9e40 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283d9f30 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283da020 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283da110 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283da240 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283da330 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283da470_0_0 .concat [ 1 1 1 1], L_0x561b283cecd0, L_0x561b283d0150, L_0x561b283d1650, L_0x561b283d2b90;
LS_0x561b283da470_0_4 .concat [ 1 1 1 1], L_0x561b283d4290, L_0x561b283d58c0, L_0x561b283d6ef0, L_0x561b283d8520;
L_0x561b283da470 .concat [ 4 4 0 0], LS_0x561b283da470_0_0, LS_0x561b283da470_0_4;
S_0x561b27f98ff0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283cfe40 .functor AND 1, L_0x561b283da8d0, L_0x561b283d9c60, C4<1>, C4<1>;
L_0x561b283cfed0 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283cff40 .functor AND 1, L_0x561b283cfed0, L_0x561b283cf770, C4<1>, C4<1>;
L_0x561b283d0000 .functor OR 1, L_0x561b283cfe40, L_0x561b283cff40, C4<0>, C4<0>;
o0x7fcde0633318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27f9c8c0_0 name=_ivl_0
v0x561b27f9c9c0_0 .net *"_ivl_4", 0 0, L_0x561b283cfe40;  1 drivers
v0x561b27f9caa0_0 .net *"_ivl_6", 0 0, L_0x561b283cfed0;  1 drivers
v0x561b27f9cb60_0 .net *"_ivl_8", 0 0, L_0x561b283cff40;  1 drivers
v0x561b27f9cc40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f9cd30_0 .net "data", 0 0, L_0x561b283d9c60;  1 drivers
v0x561b27f9cdf0_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27f9ceb0_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27f9cf70_0 .net "out", 0 0, L_0x561b283cecd0;  1 drivers
v0x561b27f9d0c0_0 .net "q", 0 0, L_0x561b283cf770;  1 drivers
v0x561b27f9d160_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283cecd0 .functor MUXZ 1, o0x7fcde0633318, L_0x561b283cf770, L_0x561b283daae0, C4<>;
S_0x561b27f992f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f98ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cf560 .functor NOT 1, L_0x561b283d0000, C4<0>, C4<0>, C4<0>;
L_0x561b283cfdd0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27f9c1f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9c2b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f9c370_0 .net "d", 0 0, L_0x561b283d0000;  1 drivers
v0x561b27f9c410_0 .net "master_q", 0 0, L_0x561b283cef70;  1 drivers
v0x561b27f9c4b0_0 .net "master_q_bar", 0 0, L_0x561b283cf150;  1 drivers
L_0x7fcde0583ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27f9c5a0_0 .net "preset", 0 0, L_0x7fcde0583ae8;  1 drivers
v0x561b27f9c6d0_0 .net "q", 0 0, L_0x561b283cf770;  alias, 1 drivers
v0x561b27f9c770_0 .net "q_bar", 0 0, L_0x561b283cf980;  1 drivers
S_0x561b27f995d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cf210 .functor AND 1, L_0x561b283d0000, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283cf2d0 .functor NOT 1, L_0x561b283cf210, C4<0>, C4<0>, C4<0>;
L_0x561b283cf3e0 .functor AND 1, L_0x561b283cf560, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283cf450 .functor NOT 1, L_0x561b283cf3e0, C4<0>, C4<0>, C4<0>;
v0x561b27f9a4d0_0 .net *"_ivl_0", 0 0, L_0x561b283cf210;  1 drivers
v0x561b27f9a5d0_0 .net *"_ivl_4", 0 0, L_0x561b283cf3e0;  1 drivers
v0x561b27f9a6b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9a750_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f9a7f0_0 .net "preset", 0 0, L_0x7fcde0583ae8;  alias, 1 drivers
v0x561b27f9a890_0 .net "q", 0 0, L_0x561b283cef70;  alias, 1 drivers
v0x561b27f9a930_0 .net "q_bar", 0 0, L_0x561b283cf150;  alias, 1 drivers
v0x561b27f9a9d0_0 .net "reset", 0 0, L_0x561b283cf560;  1 drivers
v0x561b27f9aa70_0 .net "set", 0 0, L_0x561b283d0000;  alias, 1 drivers
S_0x561b27f998c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f995d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cee00 .functor AND 1, L_0x561b283cf2d0, L_0x7fcde0583ae8, C4<1>, C4<1>;
L_0x561b283cee70 .functor AND 1, L_0x561b283cee00, L_0x561b283cf150, C4<1>, C4<1>;
L_0x561b283cef70 .functor NOT 1, L_0x561b283cee70, C4<0>, C4<0>, C4<0>;
L_0x561b283cf070 .functor AND 1, L_0x561b283cf450, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283cf0e0 .functor AND 1, L_0x561b283cf070, L_0x561b283cef70, C4<1>, C4<1>;
L_0x561b283cf150 .functor NOT 1, L_0x561b283cf0e0, C4<0>, C4<0>, C4<0>;
v0x561b27f99ba0_0 .net *"_ivl_0", 0 0, L_0x561b283cee00;  1 drivers
v0x561b27f99ca0_0 .net *"_ivl_2", 0 0, L_0x561b283cee70;  1 drivers
v0x561b27f99d80_0 .net *"_ivl_6", 0 0, L_0x561b283cf070;  1 drivers
v0x561b27f99e40_0 .net *"_ivl_8", 0 0, L_0x561b283cf0e0;  1 drivers
v0x561b27f99f20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9a010_0 .net "preset", 0 0, L_0x7fcde0583ae8;  alias, 1 drivers
v0x561b27f9a0d0_0 .net "q", 0 0, L_0x561b283cef70;  alias, 1 drivers
v0x561b27f9a190_0 .net "q_bar", 0 0, L_0x561b283cf150;  alias, 1 drivers
v0x561b27f9a250_0 .net "reset", 0 0, L_0x561b283cf450;  1 drivers
v0x561b27f9a310_0 .net "set", 0 0, L_0x561b283cf2d0;  1 drivers
S_0x561b27f9abb0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f992f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283cfa80 .functor AND 1, L_0x561b283cef70, L_0x561b283cfdd0, C4<1>, C4<1>;
L_0x561b283cfaf0 .functor NOT 1, L_0x561b283cfa80, C4<0>, C4<0>, C4<0>;
L_0x561b283cfc00 .functor AND 1, L_0x561b283cf150, L_0x561b283cfdd0, C4<1>, C4<1>;
L_0x561b283cfcc0 .functor NOT 1, L_0x561b283cfc00, C4<0>, C4<0>, C4<0>;
v0x561b27f9ba30_0 .net *"_ivl_0", 0 0, L_0x561b283cfa80;  1 drivers
v0x561b27f9bb30_0 .net *"_ivl_4", 0 0, L_0x561b283cfc00;  1 drivers
v0x561b27f9bc10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9bcb0_0 .net "enable", 0 0, L_0x561b283cfdd0;  1 drivers
v0x561b27f9bd50_0 .net "preset", 0 0, L_0x7fcde0583ae8;  alias, 1 drivers
v0x561b27f9bdf0_0 .net "q", 0 0, L_0x561b283cf770;  alias, 1 drivers
v0x561b27f9be90_0 .net "q_bar", 0 0, L_0x561b283cf980;  alias, 1 drivers
v0x561b27f9bf30_0 .net "reset", 0 0, L_0x561b283cf150;  alias, 1 drivers
v0x561b27f9c020_0 .net "set", 0 0, L_0x561b283cef70;  alias, 1 drivers
S_0x561b27f9ae10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f9abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283cf620 .functor AND 1, L_0x561b283cfaf0, L_0x7fcde0583ae8, C4<1>, C4<1>;
L_0x561b283cf6b0 .functor AND 1, L_0x561b283cf620, L_0x561b283cf980, C4<1>, C4<1>;
L_0x561b283cf770 .functor NOT 1, L_0x561b283cf6b0, C4<0>, C4<0>, C4<0>;
L_0x561b283cf830 .functor AND 1, L_0x561b283cfcc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283cf8c0 .functor AND 1, L_0x561b283cf830, L_0x561b283cf770, C4<1>, C4<1>;
L_0x561b283cf980 .functor NOT 1, L_0x561b283cf8c0, C4<0>, C4<0>, C4<0>;
v0x561b27f9b0d0_0 .net *"_ivl_0", 0 0, L_0x561b283cf620;  1 drivers
v0x561b27f9b1d0_0 .net *"_ivl_2", 0 0, L_0x561b283cf6b0;  1 drivers
v0x561b27f9b2b0_0 .net *"_ivl_6", 0 0, L_0x561b283cf830;  1 drivers
v0x561b27f9b370_0 .net *"_ivl_8", 0 0, L_0x561b283cf8c0;  1 drivers
v0x561b27f9b450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9b540_0 .net "preset", 0 0, L_0x7fcde0583ae8;  alias, 1 drivers
v0x561b27f9b630_0 .net "q", 0 0, L_0x561b283cf770;  alias, 1 drivers
v0x561b27f9b6f0_0 .net "q_bar", 0 0, L_0x561b283cf980;  alias, 1 drivers
v0x561b27f9b7b0_0 .net "reset", 0 0, L_0x561b283cfcc0;  1 drivers
v0x561b27f9b870_0 .net "set", 0 0, L_0x561b283cfaf0;  1 drivers
S_0x561b27f9d2c0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d1340 .functor AND 1, L_0x561b283da8d0, L_0x561b283d9d50, C4<1>, C4<1>;
L_0x561b283d13d0 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d1440 .functor AND 1, L_0x561b283d13d0, L_0x561b283d0c30, C4<1>, C4<1>;
L_0x561b283d1500 .functor OR 1, L_0x561b283d1340, L_0x561b283d1440, C4<0>, C4<0>;
o0x7fcde0634038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fa0cc0_0 name=_ivl_0
v0x561b27fa0dc0_0 .net *"_ivl_4", 0 0, L_0x561b283d1340;  1 drivers
v0x561b27fa0ea0_0 .net *"_ivl_6", 0 0, L_0x561b283d13d0;  1 drivers
v0x561b27fa0f60_0 .net *"_ivl_8", 0 0, L_0x561b283d1440;  1 drivers
v0x561b27fa1040_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa1130_0 .net "data", 0 0, L_0x561b283d9d50;  1 drivers
v0x561b27fa11f0_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fa1290_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fa1330_0 .net "out", 0 0, L_0x561b283d0150;  1 drivers
v0x561b27fa1460_0 .net "q", 0 0, L_0x561b283d0c30;  1 drivers
v0x561b27fa1500_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d0150 .functor MUXZ 1, o0x7fcde0634038, L_0x561b283d0c30, L_0x561b283daae0, C4<>;
S_0x561b27f9d530 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f9d2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d0a20 .functor NOT 1, L_0x561b283d1500, C4<0>, C4<0>, C4<0>;
L_0x561b283d12d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fa05f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa06b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa0770_0 .net "d", 0 0, L_0x561b283d1500;  1 drivers
v0x561b27fa0810_0 .net "master_q", 0 0, L_0x561b283d03f0;  1 drivers
v0x561b27fa08b0_0 .net "master_q_bar", 0 0, L_0x561b283d05f0;  1 drivers
L_0x7fcde0583b30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fa09a0_0 .net "preset", 0 0, L_0x7fcde0583b30;  1 drivers
v0x561b27fa0ad0_0 .net "q", 0 0, L_0x561b283d0c30;  alias, 1 drivers
v0x561b27fa0b70_0 .net "q_bar", 0 0, L_0x561b283d0e40;  1 drivers
S_0x561b27f9d7f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d06b0 .functor AND 1, L_0x561b283d1500, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d0770 .functor NOT 1, L_0x561b283d06b0, C4<0>, C4<0>, C4<0>;
L_0x561b283d0880 .functor AND 1, L_0x561b283d0a20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d0910 .functor NOT 1, L_0x561b283d0880, C4<0>, C4<0>, C4<0>;
v0x561b27f9e780_0 .net *"_ivl_0", 0 0, L_0x561b283d06b0;  1 drivers
v0x561b27f9e880_0 .net *"_ivl_4", 0 0, L_0x561b283d0880;  1 drivers
v0x561b27f9e960_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9ea00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f9eaa0_0 .net "preset", 0 0, L_0x7fcde0583b30;  alias, 1 drivers
v0x561b27f9eb40_0 .net "q", 0 0, L_0x561b283d03f0;  alias, 1 drivers
v0x561b27f9ebe0_0 .net "q_bar", 0 0, L_0x561b283d05f0;  alias, 1 drivers
v0x561b27f9ec80_0 .net "reset", 0 0, L_0x561b283d0a20;  1 drivers
v0x561b27f9ed20_0 .net "set", 0 0, L_0x561b283d1500;  alias, 1 drivers
S_0x561b27f9dae0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f9d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d0280 .functor AND 1, L_0x561b283d0770, L_0x7fcde0583b30, C4<1>, C4<1>;
L_0x561b283d02f0 .functor AND 1, L_0x561b283d0280, L_0x561b283d05f0, C4<1>, C4<1>;
L_0x561b283d03f0 .functor NOT 1, L_0x561b283d02f0, C4<0>, C4<0>, C4<0>;
L_0x561b283d04f0 .functor AND 1, L_0x561b283d0910, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d0580 .functor AND 1, L_0x561b283d04f0, L_0x561b283d03f0, C4<1>, C4<1>;
L_0x561b283d05f0 .functor NOT 1, L_0x561b283d0580, C4<0>, C4<0>, C4<0>;
v0x561b27f9ddc0_0 .net *"_ivl_0", 0 0, L_0x561b283d0280;  1 drivers
v0x561b27f9dec0_0 .net *"_ivl_2", 0 0, L_0x561b283d02f0;  1 drivers
v0x561b27f9dfa0_0 .net *"_ivl_6", 0 0, L_0x561b283d04f0;  1 drivers
v0x561b27f9e060_0 .net *"_ivl_8", 0 0, L_0x561b283d0580;  1 drivers
v0x561b27f9e140_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9e230_0 .net "preset", 0 0, L_0x7fcde0583b30;  alias, 1 drivers
v0x561b27f9e2f0_0 .net "q", 0 0, L_0x561b283d03f0;  alias, 1 drivers
v0x561b27f9e3b0_0 .net "q_bar", 0 0, L_0x561b283d05f0;  alias, 1 drivers
v0x561b27f9e470_0 .net "reset", 0 0, L_0x561b283d0910;  1 drivers
v0x561b27f9e5c0_0 .net "set", 0 0, L_0x561b283d0770;  1 drivers
S_0x561b27f9eef0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d0f80 .functor AND 1, L_0x561b283d03f0, L_0x561b283d12d0, C4<1>, C4<1>;
L_0x561b283d0ff0 .functor NOT 1, L_0x561b283d0f80, C4<0>, C4<0>, C4<0>;
L_0x561b283d1100 .functor AND 1, L_0x561b283d05f0, L_0x561b283d12d0, C4<1>, C4<1>;
L_0x561b283d11c0 .functor NOT 1, L_0x561b283d1100, C4<0>, C4<0>, C4<0>;
v0x561b27f9fe30_0 .net *"_ivl_0", 0 0, L_0x561b283d0f80;  1 drivers
v0x561b27f9ff30_0 .net *"_ivl_4", 0 0, L_0x561b283d1100;  1 drivers
v0x561b27fa0010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa00b0_0 .net "enable", 0 0, L_0x561b283d12d0;  1 drivers
v0x561b27fa0150_0 .net "preset", 0 0, L_0x7fcde0583b30;  alias, 1 drivers
v0x561b27fa01f0_0 .net "q", 0 0, L_0x561b283d0c30;  alias, 1 drivers
v0x561b27fa0290_0 .net "q_bar", 0 0, L_0x561b283d0e40;  alias, 1 drivers
v0x561b27fa0330_0 .net "reset", 0 0, L_0x561b283d05f0;  alias, 1 drivers
v0x561b27fa0420_0 .net "set", 0 0, L_0x561b283d03f0;  alias, 1 drivers
S_0x561b27f9f150 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f9eef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d0ae0 .functor AND 1, L_0x561b283d0ff0, L_0x7fcde0583b30, C4<1>, C4<1>;
L_0x561b283d0b70 .functor AND 1, L_0x561b283d0ae0, L_0x561b283d0e40, C4<1>, C4<1>;
L_0x561b283d0c30 .functor NOT 1, L_0x561b283d0b70, C4<0>, C4<0>, C4<0>;
L_0x561b283d0cf0 .functor AND 1, L_0x561b283d11c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d0d80 .functor AND 1, L_0x561b283d0cf0, L_0x561b283d0c30, C4<1>, C4<1>;
L_0x561b283d0e40 .functor NOT 1, L_0x561b283d0d80, C4<0>, C4<0>, C4<0>;
v0x561b27f9f410_0 .net *"_ivl_0", 0 0, L_0x561b283d0ae0;  1 drivers
v0x561b27f9f510_0 .net *"_ivl_2", 0 0, L_0x561b283d0b70;  1 drivers
v0x561b27f9f5f0_0 .net *"_ivl_6", 0 0, L_0x561b283d0cf0;  1 drivers
v0x561b27f9f6e0_0 .net *"_ivl_8", 0 0, L_0x561b283d0d80;  1 drivers
v0x561b27f9f7c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f9f8b0_0 .net "preset", 0 0, L_0x7fcde0583b30;  alias, 1 drivers
v0x561b27f9f9a0_0 .net "q", 0 0, L_0x561b283d0c30;  alias, 1 drivers
v0x561b27f9fa60_0 .net "q_bar", 0 0, L_0x561b283d0e40;  alias, 1 drivers
v0x561b27f9fb20_0 .net "reset", 0 0, L_0x561b283d11c0;  1 drivers
v0x561b27f9fc70_0 .net "set", 0 0, L_0x561b283d0ff0;  1 drivers
S_0x561b27fa1640 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d2880 .functor AND 1, L_0x561b283da8d0, L_0x561b283d9e40, C4<1>, C4<1>;
L_0x561b283d2910 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d2980 .functor AND 1, L_0x561b283d2910, L_0x561b283d2170, C4<1>, C4<1>;
L_0x561b283d2a40 .functor OR 1, L_0x561b283d2880, L_0x561b283d2980, C4<0>, C4<0>;
o0x7fcde0634cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fa50b0_0 name=_ivl_0
v0x561b27fa51b0_0 .net *"_ivl_4", 0 0, L_0x561b283d2880;  1 drivers
v0x561b27fa5290_0 .net *"_ivl_6", 0 0, L_0x561b283d2910;  1 drivers
v0x561b27fa5350_0 .net *"_ivl_8", 0 0, L_0x561b283d2980;  1 drivers
v0x561b27fa5430_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa5520_0 .net "data", 0 0, L_0x561b283d9e40;  1 drivers
v0x561b27fa55e0_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fa56d0_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fa57c0_0 .net "out", 0 0, L_0x561b283d1650;  1 drivers
v0x561b27fa5910_0 .net "q", 0 0, L_0x561b283d2170;  1 drivers
v0x561b27fa59b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d1650 .functor MUXZ 1, o0x7fcde0634cf8, L_0x561b283d2170, L_0x561b283daae0, C4<>;
S_0x561b27fa1890 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fa1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d1f60 .functor NOT 1, L_0x561b283d2a40, C4<0>, C4<0>, C4<0>;
L_0x561b283d2810 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fa49e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa4aa0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa4b60_0 .net "d", 0 0, L_0x561b283d2a40;  1 drivers
v0x561b27fa4c00_0 .net "master_q", 0 0, L_0x561b283d18f0;  1 drivers
v0x561b27fa4ca0_0 .net "master_q_bar", 0 0, L_0x561b283d1af0;  1 drivers
L_0x7fcde0583b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fa4d90_0 .net "preset", 0 0, L_0x7fcde0583b78;  1 drivers
v0x561b27fa4ec0_0 .net "q", 0 0, L_0x561b283d2170;  alias, 1 drivers
v0x561b27fa4f60_0 .net "q_bar", 0 0, L_0x561b283d2380;  1 drivers
S_0x561b27fa1b50 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fa1890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d1bf0 .functor AND 1, L_0x561b283d2a40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d1cb0 .functor NOT 1, L_0x561b283d1bf0, C4<0>, C4<0>, C4<0>;
L_0x561b283d1dc0 .functor AND 1, L_0x561b283d1f60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d1e50 .functor NOT 1, L_0x561b283d1dc0, C4<0>, C4<0>, C4<0>;
v0x561b27fa2b10_0 .net *"_ivl_0", 0 0, L_0x561b283d1bf0;  1 drivers
v0x561b27fa2c10_0 .net *"_ivl_4", 0 0, L_0x561b283d1dc0;  1 drivers
v0x561b27fa2cf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa2d90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa2e30_0 .net "preset", 0 0, L_0x7fcde0583b78;  alias, 1 drivers
v0x561b27fa2ed0_0 .net "q", 0 0, L_0x561b283d18f0;  alias, 1 drivers
v0x561b27fa2fa0_0 .net "q_bar", 0 0, L_0x561b283d1af0;  alias, 1 drivers
v0x561b27fa3070_0 .net "reset", 0 0, L_0x561b283d1f60;  1 drivers
v0x561b27fa3110_0 .net "set", 0 0, L_0x561b283d2a40;  alias, 1 drivers
S_0x561b27fa1e40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d1780 .functor AND 1, L_0x561b283d1cb0, L_0x7fcde0583b78, C4<1>, C4<1>;
L_0x561b283d17f0 .functor AND 1, L_0x561b283d1780, L_0x561b283d1af0, C4<1>, C4<1>;
L_0x561b283d18f0 .functor NOT 1, L_0x561b283d17f0, C4<0>, C4<0>, C4<0>;
L_0x561b283d19f0 .functor AND 1, L_0x561b283d1e50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d1a80 .functor AND 1, L_0x561b283d19f0, L_0x561b283d18f0, C4<1>, C4<1>;
L_0x561b283d1af0 .functor NOT 1, L_0x561b283d1a80, C4<0>, C4<0>, C4<0>;
v0x561b27fa2120_0 .net *"_ivl_0", 0 0, L_0x561b283d1780;  1 drivers
v0x561b27fa2220_0 .net *"_ivl_2", 0 0, L_0x561b283d17f0;  1 drivers
v0x561b27fa2300_0 .net *"_ivl_6", 0 0, L_0x561b283d19f0;  1 drivers
v0x561b27fa23f0_0 .net *"_ivl_8", 0 0, L_0x561b283d1a80;  1 drivers
v0x561b27fa24d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa25c0_0 .net "preset", 0 0, L_0x7fcde0583b78;  alias, 1 drivers
v0x561b27fa2680_0 .net "q", 0 0, L_0x561b283d18f0;  alias, 1 drivers
v0x561b27fa2740_0 .net "q_bar", 0 0, L_0x561b283d1af0;  alias, 1 drivers
v0x561b27fa2800_0 .net "reset", 0 0, L_0x561b283d1e50;  1 drivers
v0x561b27fa2950_0 .net "set", 0 0, L_0x561b283d1cb0;  1 drivers
S_0x561b27fa32e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fa1890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d24c0 .functor AND 1, L_0x561b283d18f0, L_0x561b283d2810, C4<1>, C4<1>;
L_0x561b283d2530 .functor NOT 1, L_0x561b283d24c0, C4<0>, C4<0>, C4<0>;
L_0x561b283d2640 .functor AND 1, L_0x561b283d1af0, L_0x561b283d2810, C4<1>, C4<1>;
L_0x561b283d2700 .functor NOT 1, L_0x561b283d2640, C4<0>, C4<0>, C4<0>;
v0x561b27fa4220_0 .net *"_ivl_0", 0 0, L_0x561b283d24c0;  1 drivers
v0x561b27fa4320_0 .net *"_ivl_4", 0 0, L_0x561b283d2640;  1 drivers
v0x561b27fa4400_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa44a0_0 .net "enable", 0 0, L_0x561b283d2810;  1 drivers
v0x561b27fa4540_0 .net "preset", 0 0, L_0x7fcde0583b78;  alias, 1 drivers
v0x561b27fa45e0_0 .net "q", 0 0, L_0x561b283d2170;  alias, 1 drivers
v0x561b27fa4680_0 .net "q_bar", 0 0, L_0x561b283d2380;  alias, 1 drivers
v0x561b27fa4720_0 .net "reset", 0 0, L_0x561b283d1af0;  alias, 1 drivers
v0x561b27fa4810_0 .net "set", 0 0, L_0x561b283d18f0;  alias, 1 drivers
S_0x561b27fa3540 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fa32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d2020 .functor AND 1, L_0x561b283d2530, L_0x7fcde0583b78, C4<1>, C4<1>;
L_0x561b283d20b0 .functor AND 1, L_0x561b283d2020, L_0x561b283d2380, C4<1>, C4<1>;
L_0x561b283d2170 .functor NOT 1, L_0x561b283d20b0, C4<0>, C4<0>, C4<0>;
L_0x561b283d2230 .functor AND 1, L_0x561b283d2700, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d22c0 .functor AND 1, L_0x561b283d2230, L_0x561b283d2170, C4<1>, C4<1>;
L_0x561b283d2380 .functor NOT 1, L_0x561b283d22c0, C4<0>, C4<0>, C4<0>;
v0x561b27fa3800_0 .net *"_ivl_0", 0 0, L_0x561b283d2020;  1 drivers
v0x561b27fa3900_0 .net *"_ivl_2", 0 0, L_0x561b283d20b0;  1 drivers
v0x561b27fa39e0_0 .net *"_ivl_6", 0 0, L_0x561b283d2230;  1 drivers
v0x561b27fa3ad0_0 .net *"_ivl_8", 0 0, L_0x561b283d22c0;  1 drivers
v0x561b27fa3bb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa3ca0_0 .net "preset", 0 0, L_0x7fcde0583b78;  alias, 1 drivers
v0x561b27fa3d90_0 .net "q", 0 0, L_0x561b283d2170;  alias, 1 drivers
v0x561b27fa3e50_0 .net "q_bar", 0 0, L_0x561b283d2380;  alias, 1 drivers
v0x561b27fa3f10_0 .net "reset", 0 0, L_0x561b283d2700;  1 drivers
v0x561b27fa4060_0 .net "set", 0 0, L_0x561b283d2530;  1 drivers
S_0x561b27fa5b10 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d3e50 .functor AND 1, L_0x561b283da8d0, L_0x561b283d9f30, C4<1>, C4<1>;
L_0x561b283d3ee0 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b27fbb030 .functor AND 1, L_0x561b283d3ee0, L_0x561b283d3710, C4<1>, C4<1>;
L_0x561b283d4160 .functor OR 1, L_0x561b283d3e50, L_0x561b27fbb030, C4<0>, C4<0>;
o0x7fcde06359b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fa94e0_0 name=_ivl_0
v0x561b27fa95e0_0 .net *"_ivl_4", 0 0, L_0x561b283d3e50;  1 drivers
v0x561b27fa96c0_0 .net *"_ivl_6", 0 0, L_0x561b283d3ee0;  1 drivers
v0x561b27fa9780_0 .net *"_ivl_8", 0 0, L_0x561b27fbb030;  1 drivers
v0x561b27fa9860_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa9950_0 .net "data", 0 0, L_0x561b283d9f30;  1 drivers
v0x561b27fa9a10_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fa9ab0_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fa9b50_0 .net "out", 0 0, L_0x561b283d2b90;  1 drivers
v0x561b27fa9ca0_0 .net "q", 0 0, L_0x561b283d3710;  1 drivers
v0x561b27fa9d40_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d2b90 .functor MUXZ 1, o0x7fcde06359b8, L_0x561b283d3710, L_0x561b283daae0, C4<>;
S_0x561b27fa5d60 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fa5b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d3500 .functor NOT 1, L_0x561b283d4160, C4<0>, C4<0>, C4<0>;
L_0x561b283d3de0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fa8e10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa8ed0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa8f90_0 .net "d", 0 0, L_0x561b283d4160;  1 drivers
v0x561b27fa9030_0 .net "master_q", 0 0, L_0x561b283d2e30;  1 drivers
v0x561b27fa90d0_0 .net "master_q_bar", 0 0, L_0x561b283d3060;  1 drivers
L_0x7fcde0583bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fa91c0_0 .net "preset", 0 0, L_0x7fcde0583bc0;  1 drivers
v0x561b27fa92f0_0 .net "q", 0 0, L_0x561b283d3710;  alias, 1 drivers
v0x561b27fa9390_0 .net "q_bar", 0 0, L_0x561b283d3950;  1 drivers
S_0x561b27fa6040 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fa5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d3160 .functor AND 1, L_0x561b283d4160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d3220 .functor NOT 1, L_0x561b283d3160, C4<0>, C4<0>, C4<0>;
L_0x561b283d3330 .functor AND 1, L_0x561b283d3500, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d33c0 .functor NOT 1, L_0x561b283d3330, C4<0>, C4<0>, C4<0>;
v0x561b27fa6fd0_0 .net *"_ivl_0", 0 0, L_0x561b283d3160;  1 drivers
v0x561b27fa70d0_0 .net *"_ivl_4", 0 0, L_0x561b283d3330;  1 drivers
v0x561b27fa71b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa7250_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fa72f0_0 .net "preset", 0 0, L_0x7fcde0583bc0;  alias, 1 drivers
v0x561b27fa7390_0 .net "q", 0 0, L_0x561b283d2e30;  alias, 1 drivers
v0x561b27fa7430_0 .net "q_bar", 0 0, L_0x561b283d3060;  alias, 1 drivers
v0x561b27fa74d0_0 .net "reset", 0 0, L_0x561b283d3500;  1 drivers
v0x561b27fa7570_0 .net "set", 0 0, L_0x561b283d4160;  alias, 1 drivers
S_0x561b27fa6330 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fa6040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d2cc0 .functor AND 1, L_0x561b283d3220, L_0x7fcde0583bc0, C4<1>, C4<1>;
L_0x561b283d2d30 .functor AND 1, L_0x561b283d2cc0, L_0x561b283d3060, C4<1>, C4<1>;
L_0x561b283d2e30 .functor NOT 1, L_0x561b283d2d30, C4<0>, C4<0>, C4<0>;
L_0x561b283d2f30 .functor AND 1, L_0x561b283d33c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d2ff0 .functor AND 1, L_0x561b283d2f30, L_0x561b283d2e30, C4<1>, C4<1>;
L_0x561b283d3060 .functor NOT 1, L_0x561b283d2ff0, C4<0>, C4<0>, C4<0>;
v0x561b27fa6610_0 .net *"_ivl_0", 0 0, L_0x561b283d2cc0;  1 drivers
v0x561b27fa6710_0 .net *"_ivl_2", 0 0, L_0x561b283d2d30;  1 drivers
v0x561b27fa67f0_0 .net *"_ivl_6", 0 0, L_0x561b283d2f30;  1 drivers
v0x561b27fa68b0_0 .net *"_ivl_8", 0 0, L_0x561b283d2ff0;  1 drivers
v0x561b27fa6990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa6a80_0 .net "preset", 0 0, L_0x7fcde0583bc0;  alias, 1 drivers
v0x561b27fa6b40_0 .net "q", 0 0, L_0x561b283d2e30;  alias, 1 drivers
v0x561b27fa6c00_0 .net "q_bar", 0 0, L_0x561b283d3060;  alias, 1 drivers
v0x561b27fa6cc0_0 .net "reset", 0 0, L_0x561b283d33c0;  1 drivers
v0x561b27fa6e10_0 .net "set", 0 0, L_0x561b283d3220;  1 drivers
S_0x561b27fa7740 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fa5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d3a90 .functor AND 1, L_0x561b283d2e30, L_0x561b283d3de0, C4<1>, C4<1>;
L_0x561b283d3b00 .functor NOT 1, L_0x561b283d3a90, C4<0>, C4<0>, C4<0>;
L_0x561b283d3c10 .functor AND 1, L_0x561b283d3060, L_0x561b283d3de0, C4<1>, C4<1>;
L_0x561b283d3cd0 .functor NOT 1, L_0x561b283d3c10, C4<0>, C4<0>, C4<0>;
v0x561b27fa8650_0 .net *"_ivl_0", 0 0, L_0x561b283d3a90;  1 drivers
v0x561b27fa8750_0 .net *"_ivl_4", 0 0, L_0x561b283d3c10;  1 drivers
v0x561b27fa8830_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa88d0_0 .net "enable", 0 0, L_0x561b283d3de0;  1 drivers
v0x561b27fa8970_0 .net "preset", 0 0, L_0x7fcde0583bc0;  alias, 1 drivers
v0x561b27fa8a10_0 .net "q", 0 0, L_0x561b283d3710;  alias, 1 drivers
v0x561b27fa8ab0_0 .net "q_bar", 0 0, L_0x561b283d3950;  alias, 1 drivers
v0x561b27fa8b50_0 .net "reset", 0 0, L_0x561b283d3060;  alias, 1 drivers
v0x561b27fa8c40_0 .net "set", 0 0, L_0x561b283d2e30;  alias, 1 drivers
S_0x561b27fa79a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fa7740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d35c0 .functor AND 1, L_0x561b283d3b00, L_0x7fcde0583bc0, C4<1>, C4<1>;
L_0x561b283d3650 .functor AND 1, L_0x561b283d35c0, L_0x561b283d3950, C4<1>, C4<1>;
L_0x561b283d3710 .functor NOT 1, L_0x561b283d3650, C4<0>, C4<0>, C4<0>;
L_0x561b283d37d0 .functor AND 1, L_0x561b283d3cd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d3890 .functor AND 1, L_0x561b283d37d0, L_0x561b283d3710, C4<1>, C4<1>;
L_0x561b283d3950 .functor NOT 1, L_0x561b283d3890, C4<0>, C4<0>, C4<0>;
v0x561b27fa7c60_0 .net *"_ivl_0", 0 0, L_0x561b283d35c0;  1 drivers
v0x561b27fa7d60_0 .net *"_ivl_2", 0 0, L_0x561b283d3650;  1 drivers
v0x561b27fa7e40_0 .net *"_ivl_6", 0 0, L_0x561b283d37d0;  1 drivers
v0x561b27fa7f00_0 .net *"_ivl_8", 0 0, L_0x561b283d3890;  1 drivers
v0x561b27fa7fe0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fa80d0_0 .net "preset", 0 0, L_0x7fcde0583bc0;  alias, 1 drivers
v0x561b27fa81c0_0 .net "q", 0 0, L_0x561b283d3710;  alias, 1 drivers
v0x561b27fa8280_0 .net "q_bar", 0 0, L_0x561b283d3950;  alias, 1 drivers
v0x561b27fa8340_0 .net "reset", 0 0, L_0x561b283d3cd0;  1 drivers
v0x561b27fa8490_0 .net "set", 0 0, L_0x561b283d3b00;  1 drivers
S_0x561b27fa9ea0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d5580 .functor AND 1, L_0x561b283da8d0, L_0x561b283da020, C4<1>, C4<1>;
L_0x561b283d5610 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d5680 .functor AND 1, L_0x561b283d5610, L_0x561b283d4e10, C4<1>, C4<1>;
L_0x561b283d5740 .functor OR 1, L_0x561b283d5580, L_0x561b283d5680, C4<0>, C4<0>;
o0x7fcde0636678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fad8c0_0 name=_ivl_0
v0x561b27fad9c0_0 .net *"_ivl_4", 0 0, L_0x561b283d5580;  1 drivers
v0x561b27fadaa0_0 .net *"_ivl_6", 0 0, L_0x561b283d5610;  1 drivers
v0x561b27fadb60_0 .net *"_ivl_8", 0 0, L_0x561b283d5680;  1 drivers
v0x561b27fadc40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fadd30_0 .net "data", 0 0, L_0x561b283da020;  1 drivers
v0x561b27faddf0_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fadf20_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fae050_0 .net "out", 0 0, L_0x561b283d4290;  1 drivers
v0x561b27fae1a0_0 .net "q", 0 0, L_0x561b283d4e10;  1 drivers
v0x561b27fae240_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d4290 .functor MUXZ 1, o0x7fcde0636678, L_0x561b283d4e10, L_0x561b283daae0, C4<>;
S_0x561b27faa140 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fa9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d4c00 .functor NOT 1, L_0x561b283d5740, C4<0>, C4<0>, C4<0>;
L_0x561b283d5510 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fad1f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fad2b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fad370_0 .net "d", 0 0, L_0x561b283d5740;  1 drivers
v0x561b27fad410_0 .net "master_q", 0 0, L_0x561b283d4530;  1 drivers
v0x561b27fad4b0_0 .net "master_q_bar", 0 0, L_0x561b283d4760;  1 drivers
L_0x7fcde0583c08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fad5a0_0 .net "preset", 0 0, L_0x7fcde0583c08;  1 drivers
v0x561b27fad6d0_0 .net "q", 0 0, L_0x561b283d4e10;  alias, 1 drivers
v0x561b27fad770_0 .net "q_bar", 0 0, L_0x561b283d5050;  1 drivers
S_0x561b27faa420 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27faa140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d4860 .functor AND 1, L_0x561b283d5740, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d4920 .functor NOT 1, L_0x561b283d4860, C4<0>, C4<0>, C4<0>;
L_0x561b283d4a30 .functor AND 1, L_0x561b283d4c00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d4ac0 .functor NOT 1, L_0x561b283d4a30, C4<0>, C4<0>, C4<0>;
v0x561b27fab3b0_0 .net *"_ivl_0", 0 0, L_0x561b283d4860;  1 drivers
v0x561b27fab4b0_0 .net *"_ivl_4", 0 0, L_0x561b283d4a30;  1 drivers
v0x561b27fab590_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fab630_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fab6d0_0 .net "preset", 0 0, L_0x7fcde0583c08;  alias, 1 drivers
v0x561b27fab770_0 .net "q", 0 0, L_0x561b283d4530;  alias, 1 drivers
v0x561b27fab810_0 .net "q_bar", 0 0, L_0x561b283d4760;  alias, 1 drivers
v0x561b27fab8b0_0 .net "reset", 0 0, L_0x561b283d4c00;  1 drivers
v0x561b27fab950_0 .net "set", 0 0, L_0x561b283d5740;  alias, 1 drivers
S_0x561b27faa710 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27faa420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d43c0 .functor AND 1, L_0x561b283d4920, L_0x7fcde0583c08, C4<1>, C4<1>;
L_0x561b283d4430 .functor AND 1, L_0x561b283d43c0, L_0x561b283d4760, C4<1>, C4<1>;
L_0x561b283d4530 .functor NOT 1, L_0x561b283d4430, C4<0>, C4<0>, C4<0>;
L_0x561b283d4630 .functor AND 1, L_0x561b283d4ac0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d46f0 .functor AND 1, L_0x561b283d4630, L_0x561b283d4530, C4<1>, C4<1>;
L_0x561b283d4760 .functor NOT 1, L_0x561b283d46f0, C4<0>, C4<0>, C4<0>;
v0x561b27faa9f0_0 .net *"_ivl_0", 0 0, L_0x561b283d43c0;  1 drivers
v0x561b27faaaf0_0 .net *"_ivl_2", 0 0, L_0x561b283d4430;  1 drivers
v0x561b27faabd0_0 .net *"_ivl_6", 0 0, L_0x561b283d4630;  1 drivers
v0x561b27faac90_0 .net *"_ivl_8", 0 0, L_0x561b283d46f0;  1 drivers
v0x561b27faad70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27faae60_0 .net "preset", 0 0, L_0x7fcde0583c08;  alias, 1 drivers
v0x561b27faaf20_0 .net "q", 0 0, L_0x561b283d4530;  alias, 1 drivers
v0x561b27faafe0_0 .net "q_bar", 0 0, L_0x561b283d4760;  alias, 1 drivers
v0x561b27fab0a0_0 .net "reset", 0 0, L_0x561b283d4ac0;  1 drivers
v0x561b27fab1f0_0 .net "set", 0 0, L_0x561b283d4920;  1 drivers
S_0x561b27fabb20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27faa140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d5190 .functor AND 1, L_0x561b283d4530, L_0x561b283d5510, C4<1>, C4<1>;
L_0x561b283d5200 .functor NOT 1, L_0x561b283d5190, C4<0>, C4<0>, C4<0>;
L_0x561b283d5310 .functor AND 1, L_0x561b283d4760, L_0x561b283d5510, C4<1>, C4<1>;
L_0x561b283d53d0 .functor NOT 1, L_0x561b283d5310, C4<0>, C4<0>, C4<0>;
v0x561b27faca30_0 .net *"_ivl_0", 0 0, L_0x561b283d5190;  1 drivers
v0x561b27facb30_0 .net *"_ivl_4", 0 0, L_0x561b283d5310;  1 drivers
v0x561b27facc10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27faccb0_0 .net "enable", 0 0, L_0x561b283d5510;  1 drivers
v0x561b27facd50_0 .net "preset", 0 0, L_0x7fcde0583c08;  alias, 1 drivers
v0x561b27facdf0_0 .net "q", 0 0, L_0x561b283d4e10;  alias, 1 drivers
v0x561b27face90_0 .net "q_bar", 0 0, L_0x561b283d5050;  alias, 1 drivers
v0x561b27facf30_0 .net "reset", 0 0, L_0x561b283d4760;  alias, 1 drivers
v0x561b27fad020_0 .net "set", 0 0, L_0x561b283d4530;  alias, 1 drivers
S_0x561b27fabd80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fabb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d4cc0 .functor AND 1, L_0x561b283d5200, L_0x7fcde0583c08, C4<1>, C4<1>;
L_0x561b283d4d50 .functor AND 1, L_0x561b283d4cc0, L_0x561b283d5050, C4<1>, C4<1>;
L_0x561b283d4e10 .functor NOT 1, L_0x561b283d4d50, C4<0>, C4<0>, C4<0>;
L_0x561b283d4ed0 .functor AND 1, L_0x561b283d53d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d4f90 .functor AND 1, L_0x561b283d4ed0, L_0x561b283d4e10, C4<1>, C4<1>;
L_0x561b283d5050 .functor NOT 1, L_0x561b283d4f90, C4<0>, C4<0>, C4<0>;
v0x561b27fac040_0 .net *"_ivl_0", 0 0, L_0x561b283d4cc0;  1 drivers
v0x561b27fac140_0 .net *"_ivl_2", 0 0, L_0x561b283d4d50;  1 drivers
v0x561b27fac220_0 .net *"_ivl_6", 0 0, L_0x561b283d4ed0;  1 drivers
v0x561b27fac2e0_0 .net *"_ivl_8", 0 0, L_0x561b283d4f90;  1 drivers
v0x561b27fac3c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fac4b0_0 .net "preset", 0 0, L_0x7fcde0583c08;  alias, 1 drivers
v0x561b27fac5a0_0 .net "q", 0 0, L_0x561b283d4e10;  alias, 1 drivers
v0x561b27fac660_0 .net "q_bar", 0 0, L_0x561b283d5050;  alias, 1 drivers
v0x561b27fac720_0 .net "reset", 0 0, L_0x561b283d53d0;  1 drivers
v0x561b27fac870_0 .net "set", 0 0, L_0x561b283d5200;  1 drivers
S_0x561b27fae3a0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d6bb0 .functor AND 1, L_0x561b283da8d0, L_0x561b283da110, C4<1>, C4<1>;
L_0x561b283d6c40 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d6cb0 .functor AND 1, L_0x561b283d6c40, L_0x561b283d6440, C4<1>, C4<1>;
L_0x561b283d6d70 .functor OR 1, L_0x561b283d6bb0, L_0x561b283d6cb0, C4<0>, C4<0>;
o0x7fcde0637338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fb1cd0_0 name=_ivl_0
v0x561b27fb1dd0_0 .net *"_ivl_4", 0 0, L_0x561b283d6bb0;  1 drivers
v0x561b27fb1eb0_0 .net *"_ivl_6", 0 0, L_0x561b283d6c40;  1 drivers
v0x561b27fb1f70_0 .net *"_ivl_8", 0 0, L_0x561b283d6cb0;  1 drivers
v0x561b27fb2050_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb2140_0 .net "data", 0 0, L_0x561b283da110;  1 drivers
v0x561b27fb2200_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fb22a0_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fb2340_0 .net "out", 0 0, L_0x561b283d58c0;  1 drivers
v0x561b27fb2490_0 .net "q", 0 0, L_0x561b283d6440;  1 drivers
v0x561b27fb2530_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d58c0 .functor MUXZ 1, o0x7fcde0637338, L_0x561b283d6440, L_0x561b283daae0, C4<>;
S_0x561b27fae5f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fae3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d6230 .functor NOT 1, L_0x561b283d6d70, C4<0>, C4<0>, C4<0>;
L_0x561b283d6b40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fb1600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb16c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb1780_0 .net "d", 0 0, L_0x561b283d6d70;  1 drivers
v0x561b27fb1820_0 .net "master_q", 0 0, L_0x561b283d5b60;  1 drivers
v0x561b27fb18c0_0 .net "master_q_bar", 0 0, L_0x561b283d5d90;  1 drivers
L_0x7fcde0583c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fb19b0_0 .net "preset", 0 0, L_0x7fcde0583c50;  1 drivers
v0x561b27fb1ae0_0 .net "q", 0 0, L_0x561b283d6440;  alias, 1 drivers
v0x561b27fb1b80_0 .net "q_bar", 0 0, L_0x561b283d6680;  1 drivers
S_0x561b27fae880 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fae5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d5e90 .functor AND 1, L_0x561b283d6d70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d5f50 .functor NOT 1, L_0x561b283d5e90, C4<0>, C4<0>, C4<0>;
L_0x561b283d6060 .functor AND 1, L_0x561b283d6230, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d60f0 .functor NOT 1, L_0x561b283d6060, C4<0>, C4<0>, C4<0>;
v0x561b27faf7c0_0 .net *"_ivl_0", 0 0, L_0x561b283d5e90;  1 drivers
v0x561b27faf8c0_0 .net *"_ivl_4", 0 0, L_0x561b283d6060;  1 drivers
v0x561b27faf9a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fafa40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fafae0_0 .net "preset", 0 0, L_0x7fcde0583c50;  alias, 1 drivers
v0x561b27fafb80_0 .net "q", 0 0, L_0x561b283d5b60;  alias, 1 drivers
v0x561b27fafc20_0 .net "q_bar", 0 0, L_0x561b283d5d90;  alias, 1 drivers
v0x561b27fafcc0_0 .net "reset", 0 0, L_0x561b283d6230;  1 drivers
v0x561b27fafd60_0 .net "set", 0 0, L_0x561b283d6d70;  alias, 1 drivers
S_0x561b27faeb20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fae880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d59f0 .functor AND 1, L_0x561b283d5f50, L_0x7fcde0583c50, C4<1>, C4<1>;
L_0x561b283d5a60 .functor AND 1, L_0x561b283d59f0, L_0x561b283d5d90, C4<1>, C4<1>;
L_0x561b283d5b60 .functor NOT 1, L_0x561b283d5a60, C4<0>, C4<0>, C4<0>;
L_0x561b283d5c60 .functor AND 1, L_0x561b283d60f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d5d20 .functor AND 1, L_0x561b283d5c60, L_0x561b283d5b60, C4<1>, C4<1>;
L_0x561b283d5d90 .functor NOT 1, L_0x561b283d5d20, C4<0>, C4<0>, C4<0>;
v0x561b27faee00_0 .net *"_ivl_0", 0 0, L_0x561b283d59f0;  1 drivers
v0x561b27faef00_0 .net *"_ivl_2", 0 0, L_0x561b283d5a60;  1 drivers
v0x561b27faefe0_0 .net *"_ivl_6", 0 0, L_0x561b283d5c60;  1 drivers
v0x561b27faf0a0_0 .net *"_ivl_8", 0 0, L_0x561b283d5d20;  1 drivers
v0x561b27faf180_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27faf270_0 .net "preset", 0 0, L_0x7fcde0583c50;  alias, 1 drivers
v0x561b27faf330_0 .net "q", 0 0, L_0x561b283d5b60;  alias, 1 drivers
v0x561b27faf3f0_0 .net "q_bar", 0 0, L_0x561b283d5d90;  alias, 1 drivers
v0x561b27faf4b0_0 .net "reset", 0 0, L_0x561b283d60f0;  1 drivers
v0x561b27faf600_0 .net "set", 0 0, L_0x561b283d5f50;  1 drivers
S_0x561b27faff30 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fae5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d67c0 .functor AND 1, L_0x561b283d5b60, L_0x561b283d6b40, C4<1>, C4<1>;
L_0x561b283d6830 .functor NOT 1, L_0x561b283d67c0, C4<0>, C4<0>, C4<0>;
L_0x561b283d6940 .functor AND 1, L_0x561b283d5d90, L_0x561b283d6b40, C4<1>, C4<1>;
L_0x561b283d6a00 .functor NOT 1, L_0x561b283d6940, C4<0>, C4<0>, C4<0>;
v0x561b27fb0e40_0 .net *"_ivl_0", 0 0, L_0x561b283d67c0;  1 drivers
v0x561b27fb0f40_0 .net *"_ivl_4", 0 0, L_0x561b283d6940;  1 drivers
v0x561b27fb1020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb10c0_0 .net "enable", 0 0, L_0x561b283d6b40;  1 drivers
v0x561b27fb1160_0 .net "preset", 0 0, L_0x7fcde0583c50;  alias, 1 drivers
v0x561b27fb1200_0 .net "q", 0 0, L_0x561b283d6440;  alias, 1 drivers
v0x561b27fb12a0_0 .net "q_bar", 0 0, L_0x561b283d6680;  alias, 1 drivers
v0x561b27fb1340_0 .net "reset", 0 0, L_0x561b283d5d90;  alias, 1 drivers
v0x561b27fb1430_0 .net "set", 0 0, L_0x561b283d5b60;  alias, 1 drivers
S_0x561b27fb0190 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27faff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d62f0 .functor AND 1, L_0x561b283d6830, L_0x7fcde0583c50, C4<1>, C4<1>;
L_0x561b283d6380 .functor AND 1, L_0x561b283d62f0, L_0x561b283d6680, C4<1>, C4<1>;
L_0x561b283d6440 .functor NOT 1, L_0x561b283d6380, C4<0>, C4<0>, C4<0>;
L_0x561b283d6500 .functor AND 1, L_0x561b283d6a00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d65c0 .functor AND 1, L_0x561b283d6500, L_0x561b283d6440, C4<1>, C4<1>;
L_0x561b283d6680 .functor NOT 1, L_0x561b283d65c0, C4<0>, C4<0>, C4<0>;
v0x561b27fb0450_0 .net *"_ivl_0", 0 0, L_0x561b283d62f0;  1 drivers
v0x561b27fb0550_0 .net *"_ivl_2", 0 0, L_0x561b283d6380;  1 drivers
v0x561b27fb0630_0 .net *"_ivl_6", 0 0, L_0x561b283d6500;  1 drivers
v0x561b27fb06f0_0 .net *"_ivl_8", 0 0, L_0x561b283d65c0;  1 drivers
v0x561b27fb07d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb08c0_0 .net "preset", 0 0, L_0x7fcde0583c50;  alias, 1 drivers
v0x561b27fb09b0_0 .net "q", 0 0, L_0x561b283d6440;  alias, 1 drivers
v0x561b27fb0a70_0 .net "q_bar", 0 0, L_0x561b283d6680;  alias, 1 drivers
v0x561b27fb0b30_0 .net "reset", 0 0, L_0x561b283d6a00;  1 drivers
v0x561b27fb0c80_0 .net "set", 0 0, L_0x561b283d6830;  1 drivers
S_0x561b27fb2690 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d81e0 .functor AND 1, L_0x561b283da8d0, L_0x561b283da240, C4<1>, C4<1>;
L_0x561b283d8270 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d82e0 .functor AND 1, L_0x561b283d8270, L_0x561b283d7a70, C4<1>, C4<1>;
L_0x561b283d83a0 .functor OR 1, L_0x561b283d81e0, L_0x561b283d82e0, C4<0>, C4<0>;
o0x7fcde0637ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fb6090_0 name=_ivl_0
v0x561b27fb6190_0 .net *"_ivl_4", 0 0, L_0x561b283d81e0;  1 drivers
v0x561b27fb6270_0 .net *"_ivl_6", 0 0, L_0x561b283d8270;  1 drivers
v0x561b27fb6330_0 .net *"_ivl_8", 0 0, L_0x561b283d82e0;  1 drivers
v0x561b27fb6410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb6500_0 .net "data", 0 0, L_0x561b283da240;  1 drivers
v0x561b27fb65c0_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fb6660_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fb6700_0 .net "out", 0 0, L_0x561b283d6ef0;  1 drivers
v0x561b27fb6850_0 .net "q", 0 0, L_0x561b283d7a70;  1 drivers
v0x561b27fb68f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d6ef0 .functor MUXZ 1, o0x7fcde0637ff8, L_0x561b283d7a70, L_0x561b283daae0, C4<>;
S_0x561b27fb28e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fb2690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d7860 .functor NOT 1, L_0x561b283d83a0, C4<0>, C4<0>, C4<0>;
L_0x561b283d8170 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fb59c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb5a80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb5b40_0 .net "d", 0 0, L_0x561b283d83a0;  1 drivers
v0x561b27fb5be0_0 .net "master_q", 0 0, L_0x561b283d7190;  1 drivers
v0x561b27fb5c80_0 .net "master_q_bar", 0 0, L_0x561b283d73c0;  1 drivers
L_0x7fcde0583c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fb5d70_0 .net "preset", 0 0, L_0x7fcde0583c98;  1 drivers
v0x561b27fb5ea0_0 .net "q", 0 0, L_0x561b283d7a70;  alias, 1 drivers
v0x561b27fb5f40_0 .net "q_bar", 0 0, L_0x561b283d7cb0;  1 drivers
S_0x561b27fb2bc0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fb28e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d74c0 .functor AND 1, L_0x561b283d83a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d7580 .functor NOT 1, L_0x561b283d74c0, C4<0>, C4<0>, C4<0>;
L_0x561b283d7690 .functor AND 1, L_0x561b283d7860, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d7720 .functor NOT 1, L_0x561b283d7690, C4<0>, C4<0>, C4<0>;
v0x561b27fb3b50_0 .net *"_ivl_0", 0 0, L_0x561b283d74c0;  1 drivers
v0x561b27fb3c50_0 .net *"_ivl_4", 0 0, L_0x561b283d7690;  1 drivers
v0x561b27fb3d30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb3dd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb3e70_0 .net "preset", 0 0, L_0x7fcde0583c98;  alias, 1 drivers
v0x561b27fb3f10_0 .net "q", 0 0, L_0x561b283d7190;  alias, 1 drivers
v0x561b27fb3fb0_0 .net "q_bar", 0 0, L_0x561b283d73c0;  alias, 1 drivers
v0x561b27fb4050_0 .net "reset", 0 0, L_0x561b283d7860;  1 drivers
v0x561b27fb40f0_0 .net "set", 0 0, L_0x561b283d83a0;  alias, 1 drivers
S_0x561b27fb2eb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fb2bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d7020 .functor AND 1, L_0x561b283d7580, L_0x7fcde0583c98, C4<1>, C4<1>;
L_0x561b283d7090 .functor AND 1, L_0x561b283d7020, L_0x561b283d73c0, C4<1>, C4<1>;
L_0x561b283d7190 .functor NOT 1, L_0x561b283d7090, C4<0>, C4<0>, C4<0>;
L_0x561b283d7290 .functor AND 1, L_0x561b283d7720, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d7350 .functor AND 1, L_0x561b283d7290, L_0x561b283d7190, C4<1>, C4<1>;
L_0x561b283d73c0 .functor NOT 1, L_0x561b283d7350, C4<0>, C4<0>, C4<0>;
v0x561b27fb3190_0 .net *"_ivl_0", 0 0, L_0x561b283d7020;  1 drivers
v0x561b27fb3290_0 .net *"_ivl_2", 0 0, L_0x561b283d7090;  1 drivers
v0x561b27fb3370_0 .net *"_ivl_6", 0 0, L_0x561b283d7290;  1 drivers
v0x561b27fb3430_0 .net *"_ivl_8", 0 0, L_0x561b283d7350;  1 drivers
v0x561b27fb3510_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb3600_0 .net "preset", 0 0, L_0x7fcde0583c98;  alias, 1 drivers
v0x561b27fb36c0_0 .net "q", 0 0, L_0x561b283d7190;  alias, 1 drivers
v0x561b27fb3780_0 .net "q_bar", 0 0, L_0x561b283d73c0;  alias, 1 drivers
v0x561b27fb3840_0 .net "reset", 0 0, L_0x561b283d7720;  1 drivers
v0x561b27fb3990_0 .net "set", 0 0, L_0x561b283d7580;  1 drivers
S_0x561b27fb42c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fb28e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d7df0 .functor AND 1, L_0x561b283d7190, L_0x561b283d8170, C4<1>, C4<1>;
L_0x561b283d7e60 .functor NOT 1, L_0x561b283d7df0, C4<0>, C4<0>, C4<0>;
L_0x561b283d7f70 .functor AND 1, L_0x561b283d73c0, L_0x561b283d8170, C4<1>, C4<1>;
L_0x561b283d8030 .functor NOT 1, L_0x561b283d7f70, C4<0>, C4<0>, C4<0>;
v0x561b27fb5200_0 .net *"_ivl_0", 0 0, L_0x561b283d7df0;  1 drivers
v0x561b27fb5300_0 .net *"_ivl_4", 0 0, L_0x561b283d7f70;  1 drivers
v0x561b27fb53e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb5480_0 .net "enable", 0 0, L_0x561b283d8170;  1 drivers
v0x561b27fb5520_0 .net "preset", 0 0, L_0x7fcde0583c98;  alias, 1 drivers
v0x561b27fb55c0_0 .net "q", 0 0, L_0x561b283d7a70;  alias, 1 drivers
v0x561b27fb5660_0 .net "q_bar", 0 0, L_0x561b283d7cb0;  alias, 1 drivers
v0x561b27fb5700_0 .net "reset", 0 0, L_0x561b283d73c0;  alias, 1 drivers
v0x561b27fb57f0_0 .net "set", 0 0, L_0x561b283d7190;  alias, 1 drivers
S_0x561b27fb4520 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fb42c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d7920 .functor AND 1, L_0x561b283d7e60, L_0x7fcde0583c98, C4<1>, C4<1>;
L_0x561b283d79b0 .functor AND 1, L_0x561b283d7920, L_0x561b283d7cb0, C4<1>, C4<1>;
L_0x561b283d7a70 .functor NOT 1, L_0x561b283d79b0, C4<0>, C4<0>, C4<0>;
L_0x561b283d7b30 .functor AND 1, L_0x561b283d8030, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d7bf0 .functor AND 1, L_0x561b283d7b30, L_0x561b283d7a70, C4<1>, C4<1>;
L_0x561b283d7cb0 .functor NOT 1, L_0x561b283d7bf0, C4<0>, C4<0>, C4<0>;
v0x561b27fb47e0_0 .net *"_ivl_0", 0 0, L_0x561b283d7920;  1 drivers
v0x561b27fb48e0_0 .net *"_ivl_2", 0 0, L_0x561b283d79b0;  1 drivers
v0x561b27fb49c0_0 .net *"_ivl_6", 0 0, L_0x561b283d7b30;  1 drivers
v0x561b27fb4ab0_0 .net *"_ivl_8", 0 0, L_0x561b283d7bf0;  1 drivers
v0x561b27fb4b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb4c80_0 .net "preset", 0 0, L_0x7fcde0583c98;  alias, 1 drivers
v0x561b27fb4d70_0 .net "q", 0 0, L_0x561b283d7a70;  alias, 1 drivers
v0x561b27fb4e30_0 .net "q_bar", 0 0, L_0x561b283d7cb0;  alias, 1 drivers
v0x561b27fb4ef0_0 .net "reset", 0 0, L_0x561b283d8030;  1 drivers
v0x561b27fb5040_0 .net "set", 0 0, L_0x561b283d7e60;  1 drivers
S_0x561b27fb6a50 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27f98d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283d9920 .functor AND 1, L_0x561b283da8d0, L_0x561b283da330, C4<1>, C4<1>;
L_0x561b283d99b0 .functor NOT 1, L_0x561b283da8d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d9a20 .functor AND 1, L_0x561b283d99b0, L_0x561b283d91b0, C4<1>, C4<1>;
L_0x561b283d9ae0 .functor OR 1, L_0x561b283d9920, L_0x561b283d9a20, C4<0>, C4<0>;
o0x7fcde0638cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fba450_0 name=_ivl_0
v0x561b27fba550_0 .net *"_ivl_4", 0 0, L_0x561b283d9920;  1 drivers
v0x561b27fba630_0 .net *"_ivl_6", 0 0, L_0x561b283d99b0;  1 drivers
v0x561b27fba6f0_0 .net *"_ivl_8", 0 0, L_0x561b283d9a20;  1 drivers
v0x561b27fba7d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fba8c0_0 .net "data", 0 0, L_0x561b283da330;  1 drivers
v0x561b27fba980_0 .net "enable_in", 0 0, L_0x561b283da8d0;  alias, 1 drivers
v0x561b27fbaa20_0 .net "enable_out", 0 0, L_0x561b283daae0;  alias, 1 drivers
v0x561b27fbaac0_0 .net "out", 0 0, L_0x561b283d8520;  1 drivers
v0x561b27fbac10_0 .net "q", 0 0, L_0x561b283d91b0;  1 drivers
v0x561b27fbacb0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283d8520 .functor MUXZ 1, o0x7fcde0638cb8, L_0x561b283d91b0, L_0x561b283daae0, C4<>;
S_0x561b27fb6ca0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fb6a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d8fa0 .functor NOT 1, L_0x561b283d9ae0, C4<0>, C4<0>, C4<0>;
L_0x561b283d98b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fb9d80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb9e40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb9f00_0 .net "d", 0 0, L_0x561b283d9ae0;  1 drivers
v0x561b27fb9fa0_0 .net "master_q", 0 0, L_0x561b283d88d0;  1 drivers
v0x561b27fba040_0 .net "master_q_bar", 0 0, L_0x561b283d8b00;  1 drivers
L_0x7fcde0583ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fba130_0 .net "preset", 0 0, L_0x7fcde0583ce0;  1 drivers
v0x561b27fba260_0 .net "q", 0 0, L_0x561b283d91b0;  alias, 1 drivers
v0x561b27fba300_0 .net "q_bar", 0 0, L_0x561b283d93f0;  1 drivers
S_0x561b27fb6f80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fb6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d8c00 .functor AND 1, L_0x561b283d9ae0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d8cc0 .functor NOT 1, L_0x561b283d8c00, C4<0>, C4<0>, C4<0>;
L_0x561b283d8dd0 .functor AND 1, L_0x561b283d8fa0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283d8e60 .functor NOT 1, L_0x561b283d8dd0, C4<0>, C4<0>, C4<0>;
v0x561b27fb7f10_0 .net *"_ivl_0", 0 0, L_0x561b283d8c00;  1 drivers
v0x561b27fb8010_0 .net *"_ivl_4", 0 0, L_0x561b283d8dd0;  1 drivers
v0x561b27fb80f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb8190_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fb8230_0 .net "preset", 0 0, L_0x7fcde0583ce0;  alias, 1 drivers
v0x561b27fb82d0_0 .net "q", 0 0, L_0x561b283d88d0;  alias, 1 drivers
v0x561b27fb8370_0 .net "q_bar", 0 0, L_0x561b283d8b00;  alias, 1 drivers
v0x561b27fb8410_0 .net "reset", 0 0, L_0x561b283d8fa0;  1 drivers
v0x561b27fb84b0_0 .net "set", 0 0, L_0x561b283d9ae0;  alias, 1 drivers
S_0x561b27fb7270 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fb6f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b27fbb270 .functor AND 1, L_0x561b283d8cc0, L_0x7fcde0583ce0, C4<1>, C4<1>;
L_0x561b283d87d0 .functor AND 1, L_0x561b27fbb270, L_0x561b283d8b00, C4<1>, C4<1>;
L_0x561b283d88d0 .functor NOT 1, L_0x561b283d87d0, C4<0>, C4<0>, C4<0>;
L_0x561b283d89d0 .functor AND 1, L_0x561b283d8e60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d8a90 .functor AND 1, L_0x561b283d89d0, L_0x561b283d88d0, C4<1>, C4<1>;
L_0x561b283d8b00 .functor NOT 1, L_0x561b283d8a90, C4<0>, C4<0>, C4<0>;
v0x561b27fb7550_0 .net *"_ivl_0", 0 0, L_0x561b27fbb270;  1 drivers
v0x561b27fb7650_0 .net *"_ivl_2", 0 0, L_0x561b283d87d0;  1 drivers
v0x561b27fb7730_0 .net *"_ivl_6", 0 0, L_0x561b283d89d0;  1 drivers
v0x561b27fb77f0_0 .net *"_ivl_8", 0 0, L_0x561b283d8a90;  1 drivers
v0x561b27fb78d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb79c0_0 .net "preset", 0 0, L_0x7fcde0583ce0;  alias, 1 drivers
v0x561b27fb7a80_0 .net "q", 0 0, L_0x561b283d88d0;  alias, 1 drivers
v0x561b27fb7b40_0 .net "q_bar", 0 0, L_0x561b283d8b00;  alias, 1 drivers
v0x561b27fb7c00_0 .net "reset", 0 0, L_0x561b283d8e60;  1 drivers
v0x561b27fb7d50_0 .net "set", 0 0, L_0x561b283d8cc0;  1 drivers
S_0x561b27fb8680 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fb6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283d9530 .functor AND 1, L_0x561b283d88d0, L_0x561b283d98b0, C4<1>, C4<1>;
L_0x561b283d95a0 .functor NOT 1, L_0x561b283d9530, C4<0>, C4<0>, C4<0>;
L_0x561b283d96b0 .functor AND 1, L_0x561b283d8b00, L_0x561b283d98b0, C4<1>, C4<1>;
L_0x561b283d9770 .functor NOT 1, L_0x561b283d96b0, C4<0>, C4<0>, C4<0>;
v0x561b27fb95c0_0 .net *"_ivl_0", 0 0, L_0x561b283d9530;  1 drivers
v0x561b27fb96c0_0 .net *"_ivl_4", 0 0, L_0x561b283d96b0;  1 drivers
v0x561b27fb97a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb9840_0 .net "enable", 0 0, L_0x561b283d98b0;  1 drivers
v0x561b27fb98e0_0 .net "preset", 0 0, L_0x7fcde0583ce0;  alias, 1 drivers
v0x561b27fb9980_0 .net "q", 0 0, L_0x561b283d91b0;  alias, 1 drivers
v0x561b27fb9a20_0 .net "q_bar", 0 0, L_0x561b283d93f0;  alias, 1 drivers
v0x561b27fb9ac0_0 .net "reset", 0 0, L_0x561b283d8b00;  alias, 1 drivers
v0x561b27fb9bb0_0 .net "set", 0 0, L_0x561b283d88d0;  alias, 1 drivers
S_0x561b27fb88e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fb8680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283d9060 .functor AND 1, L_0x561b283d95a0, L_0x7fcde0583ce0, C4<1>, C4<1>;
L_0x561b283d90f0 .functor AND 1, L_0x561b283d9060, L_0x561b283d93f0, C4<1>, C4<1>;
L_0x561b283d91b0 .functor NOT 1, L_0x561b283d90f0, C4<0>, C4<0>, C4<0>;
L_0x561b283d9270 .functor AND 1, L_0x561b283d9770, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283d9330 .functor AND 1, L_0x561b283d9270, L_0x561b283d91b0, C4<1>, C4<1>;
L_0x561b283d93f0 .functor NOT 1, L_0x561b283d9330, C4<0>, C4<0>, C4<0>;
v0x561b27fb8ba0_0 .net *"_ivl_0", 0 0, L_0x561b283d9060;  1 drivers
v0x561b27fb8ca0_0 .net *"_ivl_2", 0 0, L_0x561b283d90f0;  1 drivers
v0x561b27fb8d80_0 .net *"_ivl_6", 0 0, L_0x561b283d9270;  1 drivers
v0x561b27fb8e70_0 .net *"_ivl_8", 0 0, L_0x561b283d9330;  1 drivers
v0x561b27fb8f50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fb9040_0 .net "preset", 0 0, L_0x7fcde0583ce0;  alias, 1 drivers
v0x561b27fb9130_0 .net "q", 0 0, L_0x561b283d91b0;  alias, 1 drivers
v0x561b27fb91f0_0 .net "q_bar", 0 0, L_0x561b283d93f0;  alias, 1 drivers
v0x561b27fb92b0_0 .net "reset", 0 0, L_0x561b283d9770;  1 drivers
v0x561b27fb9400_0 .net "set", 0 0, L_0x561b283d95a0;  1 drivers
S_0x561b27fbb4f0 .scope module, "mem5" "byte_register" 12 48, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27fdd650_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fdd710_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b27fdd7d0_0 .net "enable_in", 0 0, L_0x561b283e6800;  1 drivers
v0x561b27fdd980_0 .net "enable_out", 0 0, L_0x561b283e6a20;  1 drivers
v0x561b27fddb30_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b27fddbd0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e5b90 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283e5c80 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283e5d70 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283e5e60 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283e5f50 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283e6040 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283e6170 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283e6260 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283e63a0_0_0 .concat [ 1 1 1 1], L_0x561b283dabb0, L_0x561b283dbfe0, L_0x561b283dd520, L_0x561b283dea90;
LS_0x561b283e63a0_0_4 .concat [ 1 1 1 1], L_0x561b283e01c0, L_0x561b283e17f0, L_0x561b283e2e20, L_0x561b283e4450;
L_0x561b283e63a0 .concat [ 4 4 0 0], LS_0x561b283e63a0_0_0, LS_0x561b283e63a0_0_4;
S_0x561b27fbb770 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283dbcd0 .functor AND 1, L_0x561b283e6800, L_0x561b283e5b90, C4<1>, C4<1>;
L_0x561b283dbd60 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283dbdd0 .functor AND 1, L_0x561b283dbd60, L_0x561b283db5e0, C4<1>, C4<1>;
L_0x561b283dbe90 .functor OR 1, L_0x561b283dbcd0, L_0x561b283dbdd0, C4<0>, C4<0>;
o0x7fcde0639a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fbf100_0 name=_ivl_0
v0x561b27fbf200_0 .net *"_ivl_4", 0 0, L_0x561b283dbcd0;  1 drivers
v0x561b27fbf2e0_0 .net *"_ivl_6", 0 0, L_0x561b283dbd60;  1 drivers
v0x561b27fbf3a0_0 .net *"_ivl_8", 0 0, L_0x561b283dbdd0;  1 drivers
v0x561b27fbf480_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fbf570_0 .net "data", 0 0, L_0x561b283e5b90;  1 drivers
v0x561b27fbf630_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fbf6f0_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fbf7b0_0 .net "out", 0 0, L_0x561b283dabb0;  1 drivers
v0x561b27fbf900_0 .net "q", 0 0, L_0x561b283db5e0;  1 drivers
v0x561b27fbf9a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283dabb0 .functor MUXZ 1, o0x7fcde0639a98, L_0x561b283db5e0, L_0x561b283e6a20, C4<>;
S_0x561b27fbba70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fbb770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283db3f0 .functor NOT 1, L_0x561b283dbe90, C4<0>, C4<0>, C4<0>;
L_0x561b283dbc60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fbea30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fbeaf0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fbebb0_0 .net "d", 0 0, L_0x561b283dbe90;  1 drivers
v0x561b27fbec50_0 .net "master_q", 0 0, L_0x561b283dae50;  1 drivers
v0x561b27fbecf0_0 .net "master_q_bar", 0 0, L_0x561b283db030;  1 drivers
L_0x7fcde0583db8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fbede0_0 .net "preset", 0 0, L_0x7fcde0583db8;  1 drivers
v0x561b27fbef10_0 .net "q", 0 0, L_0x561b283db5e0;  alias, 1 drivers
v0x561b27fbefb0_0 .net "q_bar", 0 0, L_0x561b283db7d0;  1 drivers
S_0x561b27fbbd50 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fbba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283db0a0 .functor AND 1, L_0x561b283dbe90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283db160 .functor NOT 1, L_0x561b283db0a0, C4<0>, C4<0>, C4<0>;
L_0x561b283db270 .functor AND 1, L_0x561b283db3f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283db2e0 .functor NOT 1, L_0x561b283db270, C4<0>, C4<0>, C4<0>;
v0x561b27fbcc50_0 .net *"_ivl_0", 0 0, L_0x561b283db0a0;  1 drivers
v0x561b27fbcd50_0 .net *"_ivl_4", 0 0, L_0x561b283db270;  1 drivers
v0x561b27fbce30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fbced0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fbcf70_0 .net "preset", 0 0, L_0x7fcde0583db8;  alias, 1 drivers
v0x561b27fbd010_0 .net "q", 0 0, L_0x561b283dae50;  alias, 1 drivers
v0x561b27fbd0b0_0 .net "q_bar", 0 0, L_0x561b283db030;  alias, 1 drivers
v0x561b27fbd150_0 .net "reset", 0 0, L_0x561b283db3f0;  1 drivers
v0x561b27fbd1f0_0 .net "set", 0 0, L_0x561b283dbe90;  alias, 1 drivers
S_0x561b27fbc040 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fbbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dace0 .functor AND 1, L_0x561b283db160, L_0x7fcde0583db8, C4<1>, C4<1>;
L_0x561b283dad50 .functor AND 1, L_0x561b283dace0, L_0x561b283db030, C4<1>, C4<1>;
L_0x561b283dae50 .functor NOT 1, L_0x561b283dad50, C4<0>, C4<0>, C4<0>;
L_0x561b283daf50 .functor AND 1, L_0x561b283db2e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283dafc0 .functor AND 1, L_0x561b283daf50, L_0x561b283dae50, C4<1>, C4<1>;
L_0x561b283db030 .functor NOT 1, L_0x561b283dafc0, C4<0>, C4<0>, C4<0>;
v0x561b27fbc320_0 .net *"_ivl_0", 0 0, L_0x561b283dace0;  1 drivers
v0x561b27fbc420_0 .net *"_ivl_2", 0 0, L_0x561b283dad50;  1 drivers
v0x561b27fbc500_0 .net *"_ivl_6", 0 0, L_0x561b283daf50;  1 drivers
v0x561b27fbc5c0_0 .net *"_ivl_8", 0 0, L_0x561b283dafc0;  1 drivers
v0x561b27fbc6a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fbc790_0 .net "preset", 0 0, L_0x7fcde0583db8;  alias, 1 drivers
v0x561b27fbc850_0 .net "q", 0 0, L_0x561b283dae50;  alias, 1 drivers
v0x561b27fbc910_0 .net "q_bar", 0 0, L_0x561b283db030;  alias, 1 drivers
v0x561b27fbc9d0_0 .net "reset", 0 0, L_0x561b283db2e0;  1 drivers
v0x561b27fbca90_0 .net "set", 0 0, L_0x561b283db160;  1 drivers
S_0x561b27fbd330 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fbba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283db910 .functor AND 1, L_0x561b283dae50, L_0x561b283dbc60, C4<1>, C4<1>;
L_0x561b283db980 .functor NOT 1, L_0x561b283db910, C4<0>, C4<0>, C4<0>;
L_0x561b283dba90 .functor AND 1, L_0x561b283db030, L_0x561b283dbc60, C4<1>, C4<1>;
L_0x561b283dbb50 .functor NOT 1, L_0x561b283dba90, C4<0>, C4<0>, C4<0>;
v0x561b27fbe270_0 .net *"_ivl_0", 0 0, L_0x561b283db910;  1 drivers
v0x561b27fbe370_0 .net *"_ivl_4", 0 0, L_0x561b283dba90;  1 drivers
v0x561b27fbe450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fbe4f0_0 .net "enable", 0 0, L_0x561b283dbc60;  1 drivers
v0x561b27fbe590_0 .net "preset", 0 0, L_0x7fcde0583db8;  alias, 1 drivers
v0x561b27fbe630_0 .net "q", 0 0, L_0x561b283db5e0;  alias, 1 drivers
v0x561b27fbe6d0_0 .net "q_bar", 0 0, L_0x561b283db7d0;  alias, 1 drivers
v0x561b27fbe770_0 .net "reset", 0 0, L_0x561b283db030;  alias, 1 drivers
v0x561b27fbe860_0 .net "set", 0 0, L_0x561b283dae50;  alias, 1 drivers
S_0x561b27fbd590 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fbd330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283db4b0 .functor AND 1, L_0x561b283db980, L_0x7fcde0583db8, C4<1>, C4<1>;
L_0x561b283db520 .functor AND 1, L_0x561b283db4b0, L_0x561b283db7d0, C4<1>, C4<1>;
L_0x561b283db5e0 .functor NOT 1, L_0x561b283db520, C4<0>, C4<0>, C4<0>;
L_0x561b283db6a0 .functor AND 1, L_0x561b283dbb50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283db710 .functor AND 1, L_0x561b283db6a0, L_0x561b283db5e0, C4<1>, C4<1>;
L_0x561b283db7d0 .functor NOT 1, L_0x561b283db710, C4<0>, C4<0>, C4<0>;
v0x561b27fbd850_0 .net *"_ivl_0", 0 0, L_0x561b283db4b0;  1 drivers
v0x561b27fbd950_0 .net *"_ivl_2", 0 0, L_0x561b283db520;  1 drivers
v0x561b27fbda30_0 .net *"_ivl_6", 0 0, L_0x561b283db6a0;  1 drivers
v0x561b27fbdb20_0 .net *"_ivl_8", 0 0, L_0x561b283db710;  1 drivers
v0x561b27fbdc00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fbdcf0_0 .net "preset", 0 0, L_0x7fcde0583db8;  alias, 1 drivers
v0x561b27fbdde0_0 .net "q", 0 0, L_0x561b283db5e0;  alias, 1 drivers
v0x561b27fbdea0_0 .net "q_bar", 0 0, L_0x561b283db7d0;  alias, 1 drivers
v0x561b27fbdf60_0 .net "reset", 0 0, L_0x561b283dbb50;  1 drivers
v0x561b27fbe0b0_0 .net "set", 0 0, L_0x561b283db980;  1 drivers
S_0x561b27fbfb00 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283dd210 .functor AND 1, L_0x561b283e6800, L_0x561b283e5c80, C4<1>, C4<1>;
L_0x561b283dd2a0 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283dd310 .functor AND 1, L_0x561b283dd2a0, L_0x561b283dcb00, C4<1>, C4<1>;
L_0x561b283dd3d0 .functor OR 1, L_0x561b283dd210, L_0x561b283dd310, C4<0>, C4<0>;
o0x7fcde063a7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fc3500_0 name=_ivl_0
v0x561b27fc3600_0 .net *"_ivl_4", 0 0, L_0x561b283dd210;  1 drivers
v0x561b27fc36e0_0 .net *"_ivl_6", 0 0, L_0x561b283dd2a0;  1 drivers
v0x561b27fc37a0_0 .net *"_ivl_8", 0 0, L_0x561b283dd310;  1 drivers
v0x561b27fc3880_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc3970_0 .net "data", 0 0, L_0x561b283e5c80;  1 drivers
v0x561b27fc3a30_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fc3ad0_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fc3b70_0 .net "out", 0 0, L_0x561b283dbfe0;  1 drivers
v0x561b27fc3ca0_0 .net "q", 0 0, L_0x561b283dcb00;  1 drivers
v0x561b27fc3d40_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283dbfe0 .functor MUXZ 1, o0x7fcde063a7b8, L_0x561b283dcb00, L_0x561b283e6a20, C4<>;
S_0x561b27fbfd70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fbfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dc8f0 .functor NOT 1, L_0x561b283dd3d0, C4<0>, C4<0>, C4<0>;
L_0x561b283dd1a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fc2e30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc2ef0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc2fb0_0 .net "d", 0 0, L_0x561b283dd3d0;  1 drivers
v0x561b27fc3050_0 .net "master_q", 0 0, L_0x561b283dc280;  1 drivers
v0x561b27fc30f0_0 .net "master_q_bar", 0 0, L_0x561b283dc480;  1 drivers
L_0x7fcde0583e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fc31e0_0 .net "preset", 0 0, L_0x7fcde0583e00;  1 drivers
v0x561b27fc3310_0 .net "q", 0 0, L_0x561b283dcb00;  alias, 1 drivers
v0x561b27fc33b0_0 .net "q_bar", 0 0, L_0x561b283dcd10;  1 drivers
S_0x561b27fc0030 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fbfd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283dc580 .functor AND 1, L_0x561b283dd3d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283dc640 .functor NOT 1, L_0x561b283dc580, C4<0>, C4<0>, C4<0>;
L_0x561b283dc750 .functor AND 1, L_0x561b283dc8f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283dc7e0 .functor NOT 1, L_0x561b283dc750, C4<0>, C4<0>, C4<0>;
v0x561b27fc0fc0_0 .net *"_ivl_0", 0 0, L_0x561b283dc580;  1 drivers
v0x561b27fc10c0_0 .net *"_ivl_4", 0 0, L_0x561b283dc750;  1 drivers
v0x561b27fc11a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc1240_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc12e0_0 .net "preset", 0 0, L_0x7fcde0583e00;  alias, 1 drivers
v0x561b27fc1380_0 .net "q", 0 0, L_0x561b283dc280;  alias, 1 drivers
v0x561b27fc1420_0 .net "q_bar", 0 0, L_0x561b283dc480;  alias, 1 drivers
v0x561b27fc14c0_0 .net "reset", 0 0, L_0x561b283dc8f0;  1 drivers
v0x561b27fc1560_0 .net "set", 0 0, L_0x561b283dd3d0;  alias, 1 drivers
S_0x561b27fc0320 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc0030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dc110 .functor AND 1, L_0x561b283dc640, L_0x7fcde0583e00, C4<1>, C4<1>;
L_0x561b283dc180 .functor AND 1, L_0x561b283dc110, L_0x561b283dc480, C4<1>, C4<1>;
L_0x561b283dc280 .functor NOT 1, L_0x561b283dc180, C4<0>, C4<0>, C4<0>;
L_0x561b283dc380 .functor AND 1, L_0x561b283dc7e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283dc410 .functor AND 1, L_0x561b283dc380, L_0x561b283dc280, C4<1>, C4<1>;
L_0x561b283dc480 .functor NOT 1, L_0x561b283dc410, C4<0>, C4<0>, C4<0>;
v0x561b27fc0600_0 .net *"_ivl_0", 0 0, L_0x561b283dc110;  1 drivers
v0x561b27fc0700_0 .net *"_ivl_2", 0 0, L_0x561b283dc180;  1 drivers
v0x561b27fc07e0_0 .net *"_ivl_6", 0 0, L_0x561b283dc380;  1 drivers
v0x561b27fc08a0_0 .net *"_ivl_8", 0 0, L_0x561b283dc410;  1 drivers
v0x561b27fc0980_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc0a70_0 .net "preset", 0 0, L_0x7fcde0583e00;  alias, 1 drivers
v0x561b27fc0b30_0 .net "q", 0 0, L_0x561b283dc280;  alias, 1 drivers
v0x561b27fc0bf0_0 .net "q_bar", 0 0, L_0x561b283dc480;  alias, 1 drivers
v0x561b27fc0cb0_0 .net "reset", 0 0, L_0x561b283dc7e0;  1 drivers
v0x561b27fc0e00_0 .net "set", 0 0, L_0x561b283dc640;  1 drivers
S_0x561b27fc1730 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fbfd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283dce50 .functor AND 1, L_0x561b283dc280, L_0x561b283dd1a0, C4<1>, C4<1>;
L_0x561b283dcec0 .functor NOT 1, L_0x561b283dce50, C4<0>, C4<0>, C4<0>;
L_0x561b283dcfd0 .functor AND 1, L_0x561b283dc480, L_0x561b283dd1a0, C4<1>, C4<1>;
L_0x561b283dd090 .functor NOT 1, L_0x561b283dcfd0, C4<0>, C4<0>, C4<0>;
v0x561b27fc2670_0 .net *"_ivl_0", 0 0, L_0x561b283dce50;  1 drivers
v0x561b27fc2770_0 .net *"_ivl_4", 0 0, L_0x561b283dcfd0;  1 drivers
v0x561b27fc2850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc28f0_0 .net "enable", 0 0, L_0x561b283dd1a0;  1 drivers
v0x561b27fc2990_0 .net "preset", 0 0, L_0x7fcde0583e00;  alias, 1 drivers
v0x561b27fc2a30_0 .net "q", 0 0, L_0x561b283dcb00;  alias, 1 drivers
v0x561b27fc2ad0_0 .net "q_bar", 0 0, L_0x561b283dcd10;  alias, 1 drivers
v0x561b27fc2b70_0 .net "reset", 0 0, L_0x561b283dc480;  alias, 1 drivers
v0x561b27fc2c60_0 .net "set", 0 0, L_0x561b283dc280;  alias, 1 drivers
S_0x561b27fc1990 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc1730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dc9b0 .functor AND 1, L_0x561b283dcec0, L_0x7fcde0583e00, C4<1>, C4<1>;
L_0x561b283dca40 .functor AND 1, L_0x561b283dc9b0, L_0x561b283dcd10, C4<1>, C4<1>;
L_0x561b283dcb00 .functor NOT 1, L_0x561b283dca40, C4<0>, C4<0>, C4<0>;
L_0x561b283dcbc0 .functor AND 1, L_0x561b283dd090, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283dcc50 .functor AND 1, L_0x561b283dcbc0, L_0x561b283dcb00, C4<1>, C4<1>;
L_0x561b283dcd10 .functor NOT 1, L_0x561b283dcc50, C4<0>, C4<0>, C4<0>;
v0x561b27fc1c50_0 .net *"_ivl_0", 0 0, L_0x561b283dc9b0;  1 drivers
v0x561b27fc1d50_0 .net *"_ivl_2", 0 0, L_0x561b283dca40;  1 drivers
v0x561b27fc1e30_0 .net *"_ivl_6", 0 0, L_0x561b283dcbc0;  1 drivers
v0x561b27fc1f20_0 .net *"_ivl_8", 0 0, L_0x561b283dcc50;  1 drivers
v0x561b27fc2000_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc20f0_0 .net "preset", 0 0, L_0x7fcde0583e00;  alias, 1 drivers
v0x561b27fc21e0_0 .net "q", 0 0, L_0x561b283dcb00;  alias, 1 drivers
v0x561b27fc22a0_0 .net "q_bar", 0 0, L_0x561b283dcd10;  alias, 1 drivers
v0x561b27fc2360_0 .net "reset", 0 0, L_0x561b283dd090;  1 drivers
v0x561b27fc24b0_0 .net "set", 0 0, L_0x561b283dcec0;  1 drivers
S_0x561b27fc3e80 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283de750 .functor AND 1, L_0x561b283e6800, L_0x561b283e5d70, C4<1>, C4<1>;
L_0x561b283de7e0 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283de850 .functor AND 1, L_0x561b283de7e0, L_0x561b283de040, C4<1>, C4<1>;
L_0x561b283de910 .functor OR 1, L_0x561b283de750, L_0x561b283de850, C4<0>, C4<0>;
o0x7fcde063b478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fc78f0_0 name=_ivl_0
v0x561b27fc79f0_0 .net *"_ivl_4", 0 0, L_0x561b283de750;  1 drivers
v0x561b27fc7ad0_0 .net *"_ivl_6", 0 0, L_0x561b283de7e0;  1 drivers
v0x561b27fc7b90_0 .net *"_ivl_8", 0 0, L_0x561b283de850;  1 drivers
v0x561b27fc7c70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc7d60_0 .net "data", 0 0, L_0x561b283e5d70;  1 drivers
v0x561b27fc7e20_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fc7f10_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fc8000_0 .net "out", 0 0, L_0x561b283dd520;  1 drivers
v0x561b27fc8150_0 .net "q", 0 0, L_0x561b283de040;  1 drivers
v0x561b27fc81f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283dd520 .functor MUXZ 1, o0x7fcde063b478, L_0x561b283de040, L_0x561b283e6a20, C4<>;
S_0x561b27fc40d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fc3e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dde30 .functor NOT 1, L_0x561b283de910, C4<0>, C4<0>, C4<0>;
L_0x561b283de6e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fc7220_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc72e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc73a0_0 .net "d", 0 0, L_0x561b283de910;  1 drivers
v0x561b27fc7440_0 .net "master_q", 0 0, L_0x561b283dd7c0;  1 drivers
v0x561b27fc74e0_0 .net "master_q_bar", 0 0, L_0x561b283dd9c0;  1 drivers
L_0x7fcde0583e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fc75d0_0 .net "preset", 0 0, L_0x7fcde0583e48;  1 drivers
v0x561b27fc7700_0 .net "q", 0 0, L_0x561b283de040;  alias, 1 drivers
v0x561b27fc77a0_0 .net "q_bar", 0 0, L_0x561b283de250;  1 drivers
S_0x561b27fc4390 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fc40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ddac0 .functor AND 1, L_0x561b283de910, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ddb80 .functor NOT 1, L_0x561b283ddac0, C4<0>, C4<0>, C4<0>;
L_0x561b283ddc90 .functor AND 1, L_0x561b283dde30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ddd20 .functor NOT 1, L_0x561b283ddc90, C4<0>, C4<0>, C4<0>;
v0x561b27fc5350_0 .net *"_ivl_0", 0 0, L_0x561b283ddac0;  1 drivers
v0x561b27fc5450_0 .net *"_ivl_4", 0 0, L_0x561b283ddc90;  1 drivers
v0x561b27fc5530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc55d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc5670_0 .net "preset", 0 0, L_0x7fcde0583e48;  alias, 1 drivers
v0x561b27fc5710_0 .net "q", 0 0, L_0x561b283dd7c0;  alias, 1 drivers
v0x561b27fc57e0_0 .net "q_bar", 0 0, L_0x561b283dd9c0;  alias, 1 drivers
v0x561b27fc58b0_0 .net "reset", 0 0, L_0x561b283dde30;  1 drivers
v0x561b27fc5950_0 .net "set", 0 0, L_0x561b283de910;  alias, 1 drivers
S_0x561b27fc4680 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283dd650 .functor AND 1, L_0x561b283ddb80, L_0x7fcde0583e48, C4<1>, C4<1>;
L_0x561b283dd6c0 .functor AND 1, L_0x561b283dd650, L_0x561b283dd9c0, C4<1>, C4<1>;
L_0x561b283dd7c0 .functor NOT 1, L_0x561b283dd6c0, C4<0>, C4<0>, C4<0>;
L_0x561b283dd8c0 .functor AND 1, L_0x561b283ddd20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283dd950 .functor AND 1, L_0x561b283dd8c0, L_0x561b283dd7c0, C4<1>, C4<1>;
L_0x561b283dd9c0 .functor NOT 1, L_0x561b283dd950, C4<0>, C4<0>, C4<0>;
v0x561b27fc4960_0 .net *"_ivl_0", 0 0, L_0x561b283dd650;  1 drivers
v0x561b27fc4a60_0 .net *"_ivl_2", 0 0, L_0x561b283dd6c0;  1 drivers
v0x561b27fc4b40_0 .net *"_ivl_6", 0 0, L_0x561b283dd8c0;  1 drivers
v0x561b27fc4c30_0 .net *"_ivl_8", 0 0, L_0x561b283dd950;  1 drivers
v0x561b27fc4d10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc4e00_0 .net "preset", 0 0, L_0x7fcde0583e48;  alias, 1 drivers
v0x561b27fc4ec0_0 .net "q", 0 0, L_0x561b283dd7c0;  alias, 1 drivers
v0x561b27fc4f80_0 .net "q_bar", 0 0, L_0x561b283dd9c0;  alias, 1 drivers
v0x561b27fc5040_0 .net "reset", 0 0, L_0x561b283ddd20;  1 drivers
v0x561b27fc5190_0 .net "set", 0 0, L_0x561b283ddb80;  1 drivers
S_0x561b27fc5b20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fc40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283de390 .functor AND 1, L_0x561b283dd7c0, L_0x561b283de6e0, C4<1>, C4<1>;
L_0x561b283de400 .functor NOT 1, L_0x561b283de390, C4<0>, C4<0>, C4<0>;
L_0x561b283de510 .functor AND 1, L_0x561b283dd9c0, L_0x561b283de6e0, C4<1>, C4<1>;
L_0x561b283de5d0 .functor NOT 1, L_0x561b283de510, C4<0>, C4<0>, C4<0>;
v0x561b27fc6a60_0 .net *"_ivl_0", 0 0, L_0x561b283de390;  1 drivers
v0x561b27fc6b60_0 .net *"_ivl_4", 0 0, L_0x561b283de510;  1 drivers
v0x561b27fc6c40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc6ce0_0 .net "enable", 0 0, L_0x561b283de6e0;  1 drivers
v0x561b27fc6d80_0 .net "preset", 0 0, L_0x7fcde0583e48;  alias, 1 drivers
v0x561b27fc6e20_0 .net "q", 0 0, L_0x561b283de040;  alias, 1 drivers
v0x561b27fc6ec0_0 .net "q_bar", 0 0, L_0x561b283de250;  alias, 1 drivers
v0x561b27fc6f60_0 .net "reset", 0 0, L_0x561b283dd9c0;  alias, 1 drivers
v0x561b27fc7050_0 .net "set", 0 0, L_0x561b283dd7c0;  alias, 1 drivers
S_0x561b27fc5d80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ddef0 .functor AND 1, L_0x561b283de400, L_0x7fcde0583e48, C4<1>, C4<1>;
L_0x561b283ddf80 .functor AND 1, L_0x561b283ddef0, L_0x561b283de250, C4<1>, C4<1>;
L_0x561b283de040 .functor NOT 1, L_0x561b283ddf80, C4<0>, C4<0>, C4<0>;
L_0x561b283de100 .functor AND 1, L_0x561b283de5d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283de190 .functor AND 1, L_0x561b283de100, L_0x561b283de040, C4<1>, C4<1>;
L_0x561b283de250 .functor NOT 1, L_0x561b283de190, C4<0>, C4<0>, C4<0>;
v0x561b27fc6040_0 .net *"_ivl_0", 0 0, L_0x561b283ddef0;  1 drivers
v0x561b27fc6140_0 .net *"_ivl_2", 0 0, L_0x561b283ddf80;  1 drivers
v0x561b27fc6220_0 .net *"_ivl_6", 0 0, L_0x561b283de100;  1 drivers
v0x561b27fc6310_0 .net *"_ivl_8", 0 0, L_0x561b283de190;  1 drivers
v0x561b27fc63f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc64e0_0 .net "preset", 0 0, L_0x7fcde0583e48;  alias, 1 drivers
v0x561b27fc65d0_0 .net "q", 0 0, L_0x561b283de040;  alias, 1 drivers
v0x561b27fc6690_0 .net "q_bar", 0 0, L_0x561b283de250;  alias, 1 drivers
v0x561b27fc6750_0 .net "reset", 0 0, L_0x561b283de5d0;  1 drivers
v0x561b27fc68a0_0 .net "set", 0 0, L_0x561b283de400;  1 drivers
S_0x561b27fc8350 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283dfd80 .functor AND 1, L_0x561b283e6800, L_0x561b283e5e60, C4<1>, C4<1>;
L_0x561b283dfe10 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b27fdd870 .functor AND 1, L_0x561b283dfe10, L_0x561b283df610, C4<1>, C4<1>;
L_0x561b283e0090 .functor OR 1, L_0x561b283dfd80, L_0x561b27fdd870, C4<0>, C4<0>;
o0x7fcde063c138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fcbd20_0 name=_ivl_0
v0x561b27fcbe20_0 .net *"_ivl_4", 0 0, L_0x561b283dfd80;  1 drivers
v0x561b27fcbf00_0 .net *"_ivl_6", 0 0, L_0x561b283dfe10;  1 drivers
v0x561b27fcbfc0_0 .net *"_ivl_8", 0 0, L_0x561b27fdd870;  1 drivers
v0x561b27fcc0a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fcc190_0 .net "data", 0 0, L_0x561b283e5e60;  1 drivers
v0x561b27fcc250_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fcc2f0_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fcc390_0 .net "out", 0 0, L_0x561b283dea90;  1 drivers
v0x561b27fcc4e0_0 .net "q", 0 0, L_0x561b283df610;  1 drivers
v0x561b27fcc580_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283dea90 .functor MUXZ 1, o0x7fcde063c138, L_0x561b283df610, L_0x561b283e6a20, C4<>;
S_0x561b27fc85a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fc8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283df400 .functor NOT 1, L_0x561b283e0090, C4<0>, C4<0>, C4<0>;
L_0x561b283dfd10 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fcb650_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcb710_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fcb7d0_0 .net "d", 0 0, L_0x561b283e0090;  1 drivers
v0x561b27fcb870_0 .net "master_q", 0 0, L_0x561b283ded30;  1 drivers
v0x561b27fcb910_0 .net "master_q_bar", 0 0, L_0x561b283def60;  1 drivers
L_0x7fcde0583e90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fcba00_0 .net "preset", 0 0, L_0x7fcde0583e90;  1 drivers
v0x561b27fcbb30_0 .net "q", 0 0, L_0x561b283df610;  alias, 1 drivers
v0x561b27fcbbd0_0 .net "q_bar", 0 0, L_0x561b283df850;  1 drivers
S_0x561b27fc8880 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fc85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283df060 .functor AND 1, L_0x561b283e0090, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283df120 .functor NOT 1, L_0x561b283df060, C4<0>, C4<0>, C4<0>;
L_0x561b283df230 .functor AND 1, L_0x561b283df400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283df2c0 .functor NOT 1, L_0x561b283df230, C4<0>, C4<0>, C4<0>;
v0x561b27fc9810_0 .net *"_ivl_0", 0 0, L_0x561b283df060;  1 drivers
v0x561b27fc9910_0 .net *"_ivl_4", 0 0, L_0x561b283df230;  1 drivers
v0x561b27fc99f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc9a90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fc9b30_0 .net "preset", 0 0, L_0x7fcde0583e90;  alias, 1 drivers
v0x561b27fc9bd0_0 .net "q", 0 0, L_0x561b283ded30;  alias, 1 drivers
v0x561b27fc9c70_0 .net "q_bar", 0 0, L_0x561b283def60;  alias, 1 drivers
v0x561b27fc9d10_0 .net "reset", 0 0, L_0x561b283df400;  1 drivers
v0x561b27fc9db0_0 .net "set", 0 0, L_0x561b283e0090;  alias, 1 drivers
S_0x561b27fc8b70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc8880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283debc0 .functor AND 1, L_0x561b283df120, L_0x7fcde0583e90, C4<1>, C4<1>;
L_0x561b283dec30 .functor AND 1, L_0x561b283debc0, L_0x561b283def60, C4<1>, C4<1>;
L_0x561b283ded30 .functor NOT 1, L_0x561b283dec30, C4<0>, C4<0>, C4<0>;
L_0x561b283dee30 .functor AND 1, L_0x561b283df2c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283deef0 .functor AND 1, L_0x561b283dee30, L_0x561b283ded30, C4<1>, C4<1>;
L_0x561b283def60 .functor NOT 1, L_0x561b283deef0, C4<0>, C4<0>, C4<0>;
v0x561b27fc8e50_0 .net *"_ivl_0", 0 0, L_0x561b283debc0;  1 drivers
v0x561b27fc8f50_0 .net *"_ivl_2", 0 0, L_0x561b283dec30;  1 drivers
v0x561b27fc9030_0 .net *"_ivl_6", 0 0, L_0x561b283dee30;  1 drivers
v0x561b27fc90f0_0 .net *"_ivl_8", 0 0, L_0x561b283deef0;  1 drivers
v0x561b27fc91d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fc92c0_0 .net "preset", 0 0, L_0x7fcde0583e90;  alias, 1 drivers
v0x561b27fc9380_0 .net "q", 0 0, L_0x561b283ded30;  alias, 1 drivers
v0x561b27fc9440_0 .net "q_bar", 0 0, L_0x561b283def60;  alias, 1 drivers
v0x561b27fc9500_0 .net "reset", 0 0, L_0x561b283df2c0;  1 drivers
v0x561b27fc9650_0 .net "set", 0 0, L_0x561b283df120;  1 drivers
S_0x561b27fc9f80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fc85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283df990 .functor AND 1, L_0x561b283ded30, L_0x561b283dfd10, C4<1>, C4<1>;
L_0x561b283dfa00 .functor NOT 1, L_0x561b283df990, C4<0>, C4<0>, C4<0>;
L_0x561b283dfb10 .functor AND 1, L_0x561b283def60, L_0x561b283dfd10, C4<1>, C4<1>;
L_0x561b283dfbd0 .functor NOT 1, L_0x561b283dfb10, C4<0>, C4<0>, C4<0>;
v0x561b27fcae90_0 .net *"_ivl_0", 0 0, L_0x561b283df990;  1 drivers
v0x561b27fcaf90_0 .net *"_ivl_4", 0 0, L_0x561b283dfb10;  1 drivers
v0x561b27fcb070_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcb110_0 .net "enable", 0 0, L_0x561b283dfd10;  1 drivers
v0x561b27fcb1b0_0 .net "preset", 0 0, L_0x7fcde0583e90;  alias, 1 drivers
v0x561b27fcb250_0 .net "q", 0 0, L_0x561b283df610;  alias, 1 drivers
v0x561b27fcb2f0_0 .net "q_bar", 0 0, L_0x561b283df850;  alias, 1 drivers
v0x561b27fcb390_0 .net "reset", 0 0, L_0x561b283def60;  alias, 1 drivers
v0x561b27fcb480_0 .net "set", 0 0, L_0x561b283ded30;  alias, 1 drivers
S_0x561b27fca1e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fc9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283df4c0 .functor AND 1, L_0x561b283dfa00, L_0x7fcde0583e90, C4<1>, C4<1>;
L_0x561b283df550 .functor AND 1, L_0x561b283df4c0, L_0x561b283df850, C4<1>, C4<1>;
L_0x561b283df610 .functor NOT 1, L_0x561b283df550, C4<0>, C4<0>, C4<0>;
L_0x561b283df6d0 .functor AND 1, L_0x561b283dfbd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283df790 .functor AND 1, L_0x561b283df6d0, L_0x561b283df610, C4<1>, C4<1>;
L_0x561b283df850 .functor NOT 1, L_0x561b283df790, C4<0>, C4<0>, C4<0>;
v0x561b27fca4a0_0 .net *"_ivl_0", 0 0, L_0x561b283df4c0;  1 drivers
v0x561b27fca5a0_0 .net *"_ivl_2", 0 0, L_0x561b283df550;  1 drivers
v0x561b27fca680_0 .net *"_ivl_6", 0 0, L_0x561b283df6d0;  1 drivers
v0x561b27fca740_0 .net *"_ivl_8", 0 0, L_0x561b283df790;  1 drivers
v0x561b27fca820_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fca910_0 .net "preset", 0 0, L_0x7fcde0583e90;  alias, 1 drivers
v0x561b27fcaa00_0 .net "q", 0 0, L_0x561b283df610;  alias, 1 drivers
v0x561b27fcaac0_0 .net "q_bar", 0 0, L_0x561b283df850;  alias, 1 drivers
v0x561b27fcab80_0 .net "reset", 0 0, L_0x561b283dfbd0;  1 drivers
v0x561b27fcacd0_0 .net "set", 0 0, L_0x561b283dfa00;  1 drivers
S_0x561b27fcc6e0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e14b0 .functor AND 1, L_0x561b283e6800, L_0x561b283e5f50, C4<1>, C4<1>;
L_0x561b283e1540 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283e15b0 .functor AND 1, L_0x561b283e1540, L_0x561b283e0d40, C4<1>, C4<1>;
L_0x561b283e1670 .functor OR 1, L_0x561b283e14b0, L_0x561b283e15b0, C4<0>, C4<0>;
o0x7fcde063cdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fd0100_0 name=_ivl_0
v0x561b27fd0200_0 .net *"_ivl_4", 0 0, L_0x561b283e14b0;  1 drivers
v0x561b27fd02e0_0 .net *"_ivl_6", 0 0, L_0x561b283e1540;  1 drivers
v0x561b27fd03a0_0 .net *"_ivl_8", 0 0, L_0x561b283e15b0;  1 drivers
v0x561b27fd0480_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd0570_0 .net "data", 0 0, L_0x561b283e5f50;  1 drivers
v0x561b27fd0630_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fd0760_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fd0890_0 .net "out", 0 0, L_0x561b283e01c0;  1 drivers
v0x561b27fd09e0_0 .net "q", 0 0, L_0x561b283e0d40;  1 drivers
v0x561b27fd0a80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e01c0 .functor MUXZ 1, o0x7fcde063cdf8, L_0x561b283e0d40, L_0x561b283e6a20, C4<>;
S_0x561b27fcc980 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fcc6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e0b30 .functor NOT 1, L_0x561b283e1670, C4<0>, C4<0>, C4<0>;
L_0x561b283e1440 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fcfa30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcfaf0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fcfbb0_0 .net "d", 0 0, L_0x561b283e1670;  1 drivers
v0x561b27fcfc50_0 .net "master_q", 0 0, L_0x561b283e0460;  1 drivers
v0x561b27fcfcf0_0 .net "master_q_bar", 0 0, L_0x561b283e0690;  1 drivers
L_0x7fcde0583ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fcfde0_0 .net "preset", 0 0, L_0x7fcde0583ed8;  1 drivers
v0x561b27fcff10_0 .net "q", 0 0, L_0x561b283e0d40;  alias, 1 drivers
v0x561b27fcffb0_0 .net "q_bar", 0 0, L_0x561b283e0f80;  1 drivers
S_0x561b27fccc60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fcc980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e0790 .functor AND 1, L_0x561b283e1670, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e0850 .functor NOT 1, L_0x561b283e0790, C4<0>, C4<0>, C4<0>;
L_0x561b283e0960 .functor AND 1, L_0x561b283e0b30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e09f0 .functor NOT 1, L_0x561b283e0960, C4<0>, C4<0>, C4<0>;
v0x561b27fcdbf0_0 .net *"_ivl_0", 0 0, L_0x561b283e0790;  1 drivers
v0x561b27fcdcf0_0 .net *"_ivl_4", 0 0, L_0x561b283e0960;  1 drivers
v0x561b27fcddd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcde70_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fcdf10_0 .net "preset", 0 0, L_0x7fcde0583ed8;  alias, 1 drivers
v0x561b27fcdfb0_0 .net "q", 0 0, L_0x561b283e0460;  alias, 1 drivers
v0x561b27fce050_0 .net "q_bar", 0 0, L_0x561b283e0690;  alias, 1 drivers
v0x561b27fce0f0_0 .net "reset", 0 0, L_0x561b283e0b30;  1 drivers
v0x561b27fce190_0 .net "set", 0 0, L_0x561b283e1670;  alias, 1 drivers
S_0x561b27fccf50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fccc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e02f0 .functor AND 1, L_0x561b283e0850, L_0x7fcde0583ed8, C4<1>, C4<1>;
L_0x561b283e0360 .functor AND 1, L_0x561b283e02f0, L_0x561b283e0690, C4<1>, C4<1>;
L_0x561b283e0460 .functor NOT 1, L_0x561b283e0360, C4<0>, C4<0>, C4<0>;
L_0x561b283e0560 .functor AND 1, L_0x561b283e09f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e0620 .functor AND 1, L_0x561b283e0560, L_0x561b283e0460, C4<1>, C4<1>;
L_0x561b283e0690 .functor NOT 1, L_0x561b283e0620, C4<0>, C4<0>, C4<0>;
v0x561b27fcd230_0 .net *"_ivl_0", 0 0, L_0x561b283e02f0;  1 drivers
v0x561b27fcd330_0 .net *"_ivl_2", 0 0, L_0x561b283e0360;  1 drivers
v0x561b27fcd410_0 .net *"_ivl_6", 0 0, L_0x561b283e0560;  1 drivers
v0x561b27fcd4d0_0 .net *"_ivl_8", 0 0, L_0x561b283e0620;  1 drivers
v0x561b27fcd5b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcd6a0_0 .net "preset", 0 0, L_0x7fcde0583ed8;  alias, 1 drivers
v0x561b27fcd760_0 .net "q", 0 0, L_0x561b283e0460;  alias, 1 drivers
v0x561b27fcd820_0 .net "q_bar", 0 0, L_0x561b283e0690;  alias, 1 drivers
v0x561b27fcd8e0_0 .net "reset", 0 0, L_0x561b283e09f0;  1 drivers
v0x561b27fcda30_0 .net "set", 0 0, L_0x561b283e0850;  1 drivers
S_0x561b27fce360 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fcc980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e10c0 .functor AND 1, L_0x561b283e0460, L_0x561b283e1440, C4<1>, C4<1>;
L_0x561b283e1130 .functor NOT 1, L_0x561b283e10c0, C4<0>, C4<0>, C4<0>;
L_0x561b283e1240 .functor AND 1, L_0x561b283e0690, L_0x561b283e1440, C4<1>, C4<1>;
L_0x561b283e1300 .functor NOT 1, L_0x561b283e1240, C4<0>, C4<0>, C4<0>;
v0x561b27fcf270_0 .net *"_ivl_0", 0 0, L_0x561b283e10c0;  1 drivers
v0x561b27fcf370_0 .net *"_ivl_4", 0 0, L_0x561b283e1240;  1 drivers
v0x561b27fcf450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcf4f0_0 .net "enable", 0 0, L_0x561b283e1440;  1 drivers
v0x561b27fcf590_0 .net "preset", 0 0, L_0x7fcde0583ed8;  alias, 1 drivers
v0x561b27fcf630_0 .net "q", 0 0, L_0x561b283e0d40;  alias, 1 drivers
v0x561b27fcf6d0_0 .net "q_bar", 0 0, L_0x561b283e0f80;  alias, 1 drivers
v0x561b27fcf770_0 .net "reset", 0 0, L_0x561b283e0690;  alias, 1 drivers
v0x561b27fcf860_0 .net "set", 0 0, L_0x561b283e0460;  alias, 1 drivers
S_0x561b27fce5c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fce360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e0bf0 .functor AND 1, L_0x561b283e1130, L_0x7fcde0583ed8, C4<1>, C4<1>;
L_0x561b283e0c80 .functor AND 1, L_0x561b283e0bf0, L_0x561b283e0f80, C4<1>, C4<1>;
L_0x561b283e0d40 .functor NOT 1, L_0x561b283e0c80, C4<0>, C4<0>, C4<0>;
L_0x561b283e0e00 .functor AND 1, L_0x561b283e1300, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e0ec0 .functor AND 1, L_0x561b283e0e00, L_0x561b283e0d40, C4<1>, C4<1>;
L_0x561b283e0f80 .functor NOT 1, L_0x561b283e0ec0, C4<0>, C4<0>, C4<0>;
v0x561b27fce880_0 .net *"_ivl_0", 0 0, L_0x561b283e0bf0;  1 drivers
v0x561b27fce980_0 .net *"_ivl_2", 0 0, L_0x561b283e0c80;  1 drivers
v0x561b27fcea60_0 .net *"_ivl_6", 0 0, L_0x561b283e0e00;  1 drivers
v0x561b27fceb20_0 .net *"_ivl_8", 0 0, L_0x561b283e0ec0;  1 drivers
v0x561b27fcec00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fcecf0_0 .net "preset", 0 0, L_0x7fcde0583ed8;  alias, 1 drivers
v0x561b27fcede0_0 .net "q", 0 0, L_0x561b283e0d40;  alias, 1 drivers
v0x561b27fceea0_0 .net "q_bar", 0 0, L_0x561b283e0f80;  alias, 1 drivers
v0x561b27fcef60_0 .net "reset", 0 0, L_0x561b283e1300;  1 drivers
v0x561b27fcf0b0_0 .net "set", 0 0, L_0x561b283e1130;  1 drivers
S_0x561b27fd0be0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e2ae0 .functor AND 1, L_0x561b283e6800, L_0x561b283e6040, C4<1>, C4<1>;
L_0x561b283e2b70 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283e2be0 .functor AND 1, L_0x561b283e2b70, L_0x561b283e2370, C4<1>, C4<1>;
L_0x561b283e2ca0 .functor OR 1, L_0x561b283e2ae0, L_0x561b283e2be0, C4<0>, C4<0>;
o0x7fcde063dab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fd4510_0 name=_ivl_0
v0x561b27fd4610_0 .net *"_ivl_4", 0 0, L_0x561b283e2ae0;  1 drivers
v0x561b27fd46f0_0 .net *"_ivl_6", 0 0, L_0x561b283e2b70;  1 drivers
v0x561b27fd47b0_0 .net *"_ivl_8", 0 0, L_0x561b283e2be0;  1 drivers
v0x561b27fd4890_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd4980_0 .net "data", 0 0, L_0x561b283e6040;  1 drivers
v0x561b27fd4a40_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fd4ae0_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fd4b80_0 .net "out", 0 0, L_0x561b283e17f0;  1 drivers
v0x561b27fd4cd0_0 .net "q", 0 0, L_0x561b283e2370;  1 drivers
v0x561b27fd4d70_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e17f0 .functor MUXZ 1, o0x7fcde063dab8, L_0x561b283e2370, L_0x561b283e6a20, C4<>;
S_0x561b27fd0e30 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fd0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e2160 .functor NOT 1, L_0x561b283e2ca0, C4<0>, C4<0>, C4<0>;
L_0x561b283e2a70 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fd3e40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd3f00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd3fc0_0 .net "d", 0 0, L_0x561b283e2ca0;  1 drivers
v0x561b27fd4060_0 .net "master_q", 0 0, L_0x561b283e1a90;  1 drivers
v0x561b27fd4100_0 .net "master_q_bar", 0 0, L_0x561b283e1cc0;  1 drivers
L_0x7fcde0583f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fd41f0_0 .net "preset", 0 0, L_0x7fcde0583f20;  1 drivers
v0x561b27fd4320_0 .net "q", 0 0, L_0x561b283e2370;  alias, 1 drivers
v0x561b27fd43c0_0 .net "q_bar", 0 0, L_0x561b283e25b0;  1 drivers
S_0x561b27fd10c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fd0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e1dc0 .functor AND 1, L_0x561b283e2ca0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e1e80 .functor NOT 1, L_0x561b283e1dc0, C4<0>, C4<0>, C4<0>;
L_0x561b283e1f90 .functor AND 1, L_0x561b283e2160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e2020 .functor NOT 1, L_0x561b283e1f90, C4<0>, C4<0>, C4<0>;
v0x561b27fd2000_0 .net *"_ivl_0", 0 0, L_0x561b283e1dc0;  1 drivers
v0x561b27fd2100_0 .net *"_ivl_4", 0 0, L_0x561b283e1f90;  1 drivers
v0x561b27fd21e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd2280_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd2320_0 .net "preset", 0 0, L_0x7fcde0583f20;  alias, 1 drivers
v0x561b27fd23c0_0 .net "q", 0 0, L_0x561b283e1a90;  alias, 1 drivers
v0x561b27fd2460_0 .net "q_bar", 0 0, L_0x561b283e1cc0;  alias, 1 drivers
v0x561b27fd2500_0 .net "reset", 0 0, L_0x561b283e2160;  1 drivers
v0x561b27fd25a0_0 .net "set", 0 0, L_0x561b283e2ca0;  alias, 1 drivers
S_0x561b27fd1360 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fd10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e1920 .functor AND 1, L_0x561b283e1e80, L_0x7fcde0583f20, C4<1>, C4<1>;
L_0x561b283e1990 .functor AND 1, L_0x561b283e1920, L_0x561b283e1cc0, C4<1>, C4<1>;
L_0x561b283e1a90 .functor NOT 1, L_0x561b283e1990, C4<0>, C4<0>, C4<0>;
L_0x561b283e1b90 .functor AND 1, L_0x561b283e2020, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e1c50 .functor AND 1, L_0x561b283e1b90, L_0x561b283e1a90, C4<1>, C4<1>;
L_0x561b283e1cc0 .functor NOT 1, L_0x561b283e1c50, C4<0>, C4<0>, C4<0>;
v0x561b27fd1640_0 .net *"_ivl_0", 0 0, L_0x561b283e1920;  1 drivers
v0x561b27fd1740_0 .net *"_ivl_2", 0 0, L_0x561b283e1990;  1 drivers
v0x561b27fd1820_0 .net *"_ivl_6", 0 0, L_0x561b283e1b90;  1 drivers
v0x561b27fd18e0_0 .net *"_ivl_8", 0 0, L_0x561b283e1c50;  1 drivers
v0x561b27fd19c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd1ab0_0 .net "preset", 0 0, L_0x7fcde0583f20;  alias, 1 drivers
v0x561b27fd1b70_0 .net "q", 0 0, L_0x561b283e1a90;  alias, 1 drivers
v0x561b27fd1c30_0 .net "q_bar", 0 0, L_0x561b283e1cc0;  alias, 1 drivers
v0x561b27fd1cf0_0 .net "reset", 0 0, L_0x561b283e2020;  1 drivers
v0x561b27fd1e40_0 .net "set", 0 0, L_0x561b283e1e80;  1 drivers
S_0x561b27fd2770 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fd0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e26f0 .functor AND 1, L_0x561b283e1a90, L_0x561b283e2a70, C4<1>, C4<1>;
L_0x561b283e2760 .functor NOT 1, L_0x561b283e26f0, C4<0>, C4<0>, C4<0>;
L_0x561b283e2870 .functor AND 1, L_0x561b283e1cc0, L_0x561b283e2a70, C4<1>, C4<1>;
L_0x561b283e2930 .functor NOT 1, L_0x561b283e2870, C4<0>, C4<0>, C4<0>;
v0x561b27fd3680_0 .net *"_ivl_0", 0 0, L_0x561b283e26f0;  1 drivers
v0x561b27fd3780_0 .net *"_ivl_4", 0 0, L_0x561b283e2870;  1 drivers
v0x561b27fd3860_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd3900_0 .net "enable", 0 0, L_0x561b283e2a70;  1 drivers
v0x561b27fd39a0_0 .net "preset", 0 0, L_0x7fcde0583f20;  alias, 1 drivers
v0x561b27fd3a40_0 .net "q", 0 0, L_0x561b283e2370;  alias, 1 drivers
v0x561b27fd3ae0_0 .net "q_bar", 0 0, L_0x561b283e25b0;  alias, 1 drivers
v0x561b27fd3b80_0 .net "reset", 0 0, L_0x561b283e1cc0;  alias, 1 drivers
v0x561b27fd3c70_0 .net "set", 0 0, L_0x561b283e1a90;  alias, 1 drivers
S_0x561b27fd29d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fd2770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e2220 .functor AND 1, L_0x561b283e2760, L_0x7fcde0583f20, C4<1>, C4<1>;
L_0x561b283e22b0 .functor AND 1, L_0x561b283e2220, L_0x561b283e25b0, C4<1>, C4<1>;
L_0x561b283e2370 .functor NOT 1, L_0x561b283e22b0, C4<0>, C4<0>, C4<0>;
L_0x561b283e2430 .functor AND 1, L_0x561b283e2930, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e24f0 .functor AND 1, L_0x561b283e2430, L_0x561b283e2370, C4<1>, C4<1>;
L_0x561b283e25b0 .functor NOT 1, L_0x561b283e24f0, C4<0>, C4<0>, C4<0>;
v0x561b27fd2c90_0 .net *"_ivl_0", 0 0, L_0x561b283e2220;  1 drivers
v0x561b27fd2d90_0 .net *"_ivl_2", 0 0, L_0x561b283e22b0;  1 drivers
v0x561b27fd2e70_0 .net *"_ivl_6", 0 0, L_0x561b283e2430;  1 drivers
v0x561b27fd2f30_0 .net *"_ivl_8", 0 0, L_0x561b283e24f0;  1 drivers
v0x561b27fd3010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd3100_0 .net "preset", 0 0, L_0x7fcde0583f20;  alias, 1 drivers
v0x561b27fd31f0_0 .net "q", 0 0, L_0x561b283e2370;  alias, 1 drivers
v0x561b27fd32b0_0 .net "q_bar", 0 0, L_0x561b283e25b0;  alias, 1 drivers
v0x561b27fd3370_0 .net "reset", 0 0, L_0x561b283e2930;  1 drivers
v0x561b27fd34c0_0 .net "set", 0 0, L_0x561b283e2760;  1 drivers
S_0x561b27fd4ed0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e4110 .functor AND 1, L_0x561b283e6800, L_0x561b283e6170, C4<1>, C4<1>;
L_0x561b283e41a0 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283e4210 .functor AND 1, L_0x561b283e41a0, L_0x561b283e39a0, C4<1>, C4<1>;
L_0x561b283e42d0 .functor OR 1, L_0x561b283e4110, L_0x561b283e4210, C4<0>, C4<0>;
o0x7fcde063e778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fd88d0_0 name=_ivl_0
v0x561b27fd89d0_0 .net *"_ivl_4", 0 0, L_0x561b283e4110;  1 drivers
v0x561b27fd8ab0_0 .net *"_ivl_6", 0 0, L_0x561b283e41a0;  1 drivers
v0x561b27fd8b70_0 .net *"_ivl_8", 0 0, L_0x561b283e4210;  1 drivers
v0x561b27fd8c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd8d40_0 .net "data", 0 0, L_0x561b283e6170;  1 drivers
v0x561b27fd8e00_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fd8ea0_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fd8f40_0 .net "out", 0 0, L_0x561b283e2e20;  1 drivers
v0x561b27fd9090_0 .net "q", 0 0, L_0x561b283e39a0;  1 drivers
v0x561b27fd9130_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e2e20 .functor MUXZ 1, o0x7fcde063e778, L_0x561b283e39a0, L_0x561b283e6a20, C4<>;
S_0x561b27fd5120 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fd4ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e3790 .functor NOT 1, L_0x561b283e42d0, C4<0>, C4<0>, C4<0>;
L_0x561b283e40a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fd8200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd82c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd8380_0 .net "d", 0 0, L_0x561b283e42d0;  1 drivers
v0x561b27fd8420_0 .net "master_q", 0 0, L_0x561b283e30c0;  1 drivers
v0x561b27fd84c0_0 .net "master_q_bar", 0 0, L_0x561b283e32f0;  1 drivers
L_0x7fcde0583f68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fd85b0_0 .net "preset", 0 0, L_0x7fcde0583f68;  1 drivers
v0x561b27fd86e0_0 .net "q", 0 0, L_0x561b283e39a0;  alias, 1 drivers
v0x561b27fd8780_0 .net "q_bar", 0 0, L_0x561b283e3be0;  1 drivers
S_0x561b27fd5400 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fd5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e33f0 .functor AND 1, L_0x561b283e42d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e34b0 .functor NOT 1, L_0x561b283e33f0, C4<0>, C4<0>, C4<0>;
L_0x561b283e35c0 .functor AND 1, L_0x561b283e3790, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e3650 .functor NOT 1, L_0x561b283e35c0, C4<0>, C4<0>, C4<0>;
v0x561b27fd6390_0 .net *"_ivl_0", 0 0, L_0x561b283e33f0;  1 drivers
v0x561b27fd6490_0 .net *"_ivl_4", 0 0, L_0x561b283e35c0;  1 drivers
v0x561b27fd6570_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd6610_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fd66b0_0 .net "preset", 0 0, L_0x7fcde0583f68;  alias, 1 drivers
v0x561b27fd6750_0 .net "q", 0 0, L_0x561b283e30c0;  alias, 1 drivers
v0x561b27fd67f0_0 .net "q_bar", 0 0, L_0x561b283e32f0;  alias, 1 drivers
v0x561b27fd6890_0 .net "reset", 0 0, L_0x561b283e3790;  1 drivers
v0x561b27fd6930_0 .net "set", 0 0, L_0x561b283e42d0;  alias, 1 drivers
S_0x561b27fd56f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fd5400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e2f50 .functor AND 1, L_0x561b283e34b0, L_0x7fcde0583f68, C4<1>, C4<1>;
L_0x561b283e2fc0 .functor AND 1, L_0x561b283e2f50, L_0x561b283e32f0, C4<1>, C4<1>;
L_0x561b283e30c0 .functor NOT 1, L_0x561b283e2fc0, C4<0>, C4<0>, C4<0>;
L_0x561b283e31c0 .functor AND 1, L_0x561b283e3650, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e3280 .functor AND 1, L_0x561b283e31c0, L_0x561b283e30c0, C4<1>, C4<1>;
L_0x561b283e32f0 .functor NOT 1, L_0x561b283e3280, C4<0>, C4<0>, C4<0>;
v0x561b27fd59d0_0 .net *"_ivl_0", 0 0, L_0x561b283e2f50;  1 drivers
v0x561b27fd5ad0_0 .net *"_ivl_2", 0 0, L_0x561b283e2fc0;  1 drivers
v0x561b27fd5bb0_0 .net *"_ivl_6", 0 0, L_0x561b283e31c0;  1 drivers
v0x561b27fd5c70_0 .net *"_ivl_8", 0 0, L_0x561b283e3280;  1 drivers
v0x561b27fd5d50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd5e40_0 .net "preset", 0 0, L_0x7fcde0583f68;  alias, 1 drivers
v0x561b27fd5f00_0 .net "q", 0 0, L_0x561b283e30c0;  alias, 1 drivers
v0x561b27fd5fc0_0 .net "q_bar", 0 0, L_0x561b283e32f0;  alias, 1 drivers
v0x561b27fd6080_0 .net "reset", 0 0, L_0x561b283e3650;  1 drivers
v0x561b27fd61d0_0 .net "set", 0 0, L_0x561b283e34b0;  1 drivers
S_0x561b27fd6b00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fd5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e3d20 .functor AND 1, L_0x561b283e30c0, L_0x561b283e40a0, C4<1>, C4<1>;
L_0x561b283e3d90 .functor NOT 1, L_0x561b283e3d20, C4<0>, C4<0>, C4<0>;
L_0x561b283e3ea0 .functor AND 1, L_0x561b283e32f0, L_0x561b283e40a0, C4<1>, C4<1>;
L_0x561b283e3f60 .functor NOT 1, L_0x561b283e3ea0, C4<0>, C4<0>, C4<0>;
v0x561b27fd7a40_0 .net *"_ivl_0", 0 0, L_0x561b283e3d20;  1 drivers
v0x561b27fd7b40_0 .net *"_ivl_4", 0 0, L_0x561b283e3ea0;  1 drivers
v0x561b27fd7c20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd7cc0_0 .net "enable", 0 0, L_0x561b283e40a0;  1 drivers
v0x561b27fd7d60_0 .net "preset", 0 0, L_0x7fcde0583f68;  alias, 1 drivers
v0x561b27fd7e00_0 .net "q", 0 0, L_0x561b283e39a0;  alias, 1 drivers
v0x561b27fd7ea0_0 .net "q_bar", 0 0, L_0x561b283e3be0;  alias, 1 drivers
v0x561b27fd7f40_0 .net "reset", 0 0, L_0x561b283e32f0;  alias, 1 drivers
v0x561b27fd8030_0 .net "set", 0 0, L_0x561b283e30c0;  alias, 1 drivers
S_0x561b27fd6d60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fd6b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e3850 .functor AND 1, L_0x561b283e3d90, L_0x7fcde0583f68, C4<1>, C4<1>;
L_0x561b283e38e0 .functor AND 1, L_0x561b283e3850, L_0x561b283e3be0, C4<1>, C4<1>;
L_0x561b283e39a0 .functor NOT 1, L_0x561b283e38e0, C4<0>, C4<0>, C4<0>;
L_0x561b283e3a60 .functor AND 1, L_0x561b283e3f60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e3b20 .functor AND 1, L_0x561b283e3a60, L_0x561b283e39a0, C4<1>, C4<1>;
L_0x561b283e3be0 .functor NOT 1, L_0x561b283e3b20, C4<0>, C4<0>, C4<0>;
v0x561b27fd7020_0 .net *"_ivl_0", 0 0, L_0x561b283e3850;  1 drivers
v0x561b27fd7120_0 .net *"_ivl_2", 0 0, L_0x561b283e38e0;  1 drivers
v0x561b27fd7200_0 .net *"_ivl_6", 0 0, L_0x561b283e3a60;  1 drivers
v0x561b27fd72f0_0 .net *"_ivl_8", 0 0, L_0x561b283e3b20;  1 drivers
v0x561b27fd73d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fd74c0_0 .net "preset", 0 0, L_0x7fcde0583f68;  alias, 1 drivers
v0x561b27fd75b0_0 .net "q", 0 0, L_0x561b283e39a0;  alias, 1 drivers
v0x561b27fd7670_0 .net "q_bar", 0 0, L_0x561b283e3be0;  alias, 1 drivers
v0x561b27fd7730_0 .net "reset", 0 0, L_0x561b283e3f60;  1 drivers
v0x561b27fd7880_0 .net "set", 0 0, L_0x561b283e3d90;  1 drivers
S_0x561b27fd9290 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27fbb4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e5850 .functor AND 1, L_0x561b283e6800, L_0x561b283e6260, C4<1>, C4<1>;
L_0x561b283e58e0 .functor NOT 1, L_0x561b283e6800, C4<0>, C4<0>, C4<0>;
L_0x561b283e5950 .functor AND 1, L_0x561b283e58e0, L_0x561b283e50e0, C4<1>, C4<1>;
L_0x561b283e5a10 .functor OR 1, L_0x561b283e5850, L_0x561b283e5950, C4<0>, C4<0>;
o0x7fcde063f438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fdcc90_0 name=_ivl_0
v0x561b27fdcd90_0 .net *"_ivl_4", 0 0, L_0x561b283e5850;  1 drivers
v0x561b27fdce70_0 .net *"_ivl_6", 0 0, L_0x561b283e58e0;  1 drivers
v0x561b27fdcf30_0 .net *"_ivl_8", 0 0, L_0x561b283e5950;  1 drivers
v0x561b27fdd010_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fdd100_0 .net "data", 0 0, L_0x561b283e6260;  1 drivers
v0x561b27fdd1c0_0 .net "enable_in", 0 0, L_0x561b283e6800;  alias, 1 drivers
v0x561b27fdd260_0 .net "enable_out", 0 0, L_0x561b283e6a20;  alias, 1 drivers
v0x561b27fdd300_0 .net "out", 0 0, L_0x561b283e4450;  1 drivers
v0x561b27fdd450_0 .net "q", 0 0, L_0x561b283e50e0;  1 drivers
v0x561b27fdd4f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e4450 .functor MUXZ 1, o0x7fcde063f438, L_0x561b283e50e0, L_0x561b283e6a20, C4<>;
S_0x561b27fd94e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fd9290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e4ed0 .functor NOT 1, L_0x561b283e5a10, C4<0>, C4<0>, C4<0>;
L_0x561b283e57e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fdc5c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fdc680_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fdc740_0 .net "d", 0 0, L_0x561b283e5a10;  1 drivers
v0x561b27fdc7e0_0 .net "master_q", 0 0, L_0x561b283e4800;  1 drivers
v0x561b27fdc880_0 .net "master_q_bar", 0 0, L_0x561b283e4a30;  1 drivers
L_0x7fcde0583fb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fdc970_0 .net "preset", 0 0, L_0x7fcde0583fb0;  1 drivers
v0x561b27fdcaa0_0 .net "q", 0 0, L_0x561b283e50e0;  alias, 1 drivers
v0x561b27fdcb40_0 .net "q_bar", 0 0, L_0x561b283e5320;  1 drivers
S_0x561b27fd97c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fd94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e4b30 .functor AND 1, L_0x561b283e5a10, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e4bf0 .functor NOT 1, L_0x561b283e4b30, C4<0>, C4<0>, C4<0>;
L_0x561b283e4d00 .functor AND 1, L_0x561b283e4ed0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e4d90 .functor NOT 1, L_0x561b283e4d00, C4<0>, C4<0>, C4<0>;
v0x561b27fda750_0 .net *"_ivl_0", 0 0, L_0x561b283e4b30;  1 drivers
v0x561b27fda850_0 .net *"_ivl_4", 0 0, L_0x561b283e4d00;  1 drivers
v0x561b27fda930_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fda9d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fdaa70_0 .net "preset", 0 0, L_0x7fcde0583fb0;  alias, 1 drivers
v0x561b27fdab10_0 .net "q", 0 0, L_0x561b283e4800;  alias, 1 drivers
v0x561b27fdabb0_0 .net "q_bar", 0 0, L_0x561b283e4a30;  alias, 1 drivers
v0x561b27fdac50_0 .net "reset", 0 0, L_0x561b283e4ed0;  1 drivers
v0x561b27fdacf0_0 .net "set", 0 0, L_0x561b283e5a10;  alias, 1 drivers
S_0x561b27fd9ab0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fd97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b27fddab0 .functor AND 1, L_0x561b283e4bf0, L_0x7fcde0583fb0, C4<1>, C4<1>;
L_0x561b283e4700 .functor AND 1, L_0x561b27fddab0, L_0x561b283e4a30, C4<1>, C4<1>;
L_0x561b283e4800 .functor NOT 1, L_0x561b283e4700, C4<0>, C4<0>, C4<0>;
L_0x561b283e4900 .functor AND 1, L_0x561b283e4d90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e49c0 .functor AND 1, L_0x561b283e4900, L_0x561b283e4800, C4<1>, C4<1>;
L_0x561b283e4a30 .functor NOT 1, L_0x561b283e49c0, C4<0>, C4<0>, C4<0>;
v0x561b27fd9d90_0 .net *"_ivl_0", 0 0, L_0x561b27fddab0;  1 drivers
v0x561b27fd9e90_0 .net *"_ivl_2", 0 0, L_0x561b283e4700;  1 drivers
v0x561b27fd9f70_0 .net *"_ivl_6", 0 0, L_0x561b283e4900;  1 drivers
v0x561b27fda030_0 .net *"_ivl_8", 0 0, L_0x561b283e49c0;  1 drivers
v0x561b27fda110_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fda200_0 .net "preset", 0 0, L_0x7fcde0583fb0;  alias, 1 drivers
v0x561b27fda2c0_0 .net "q", 0 0, L_0x561b283e4800;  alias, 1 drivers
v0x561b27fda380_0 .net "q_bar", 0 0, L_0x561b283e4a30;  alias, 1 drivers
v0x561b27fda440_0 .net "reset", 0 0, L_0x561b283e4d90;  1 drivers
v0x561b27fda590_0 .net "set", 0 0, L_0x561b283e4bf0;  1 drivers
S_0x561b27fdaec0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fd94e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e5460 .functor AND 1, L_0x561b283e4800, L_0x561b283e57e0, C4<1>, C4<1>;
L_0x561b283e54d0 .functor NOT 1, L_0x561b283e5460, C4<0>, C4<0>, C4<0>;
L_0x561b283e55e0 .functor AND 1, L_0x561b283e4a30, L_0x561b283e57e0, C4<1>, C4<1>;
L_0x561b283e56a0 .functor NOT 1, L_0x561b283e55e0, C4<0>, C4<0>, C4<0>;
v0x561b27fdbe00_0 .net *"_ivl_0", 0 0, L_0x561b283e5460;  1 drivers
v0x561b27fdbf00_0 .net *"_ivl_4", 0 0, L_0x561b283e55e0;  1 drivers
v0x561b27fdbfe0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fdc080_0 .net "enable", 0 0, L_0x561b283e57e0;  1 drivers
v0x561b27fdc120_0 .net "preset", 0 0, L_0x7fcde0583fb0;  alias, 1 drivers
v0x561b27fdc1c0_0 .net "q", 0 0, L_0x561b283e50e0;  alias, 1 drivers
v0x561b27fdc260_0 .net "q_bar", 0 0, L_0x561b283e5320;  alias, 1 drivers
v0x561b27fdc300_0 .net "reset", 0 0, L_0x561b283e4a30;  alias, 1 drivers
v0x561b27fdc3f0_0 .net "set", 0 0, L_0x561b283e4800;  alias, 1 drivers
S_0x561b27fdb120 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fdaec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e4f90 .functor AND 1, L_0x561b283e54d0, L_0x7fcde0583fb0, C4<1>, C4<1>;
L_0x561b283e5020 .functor AND 1, L_0x561b283e4f90, L_0x561b283e5320, C4<1>, C4<1>;
L_0x561b283e50e0 .functor NOT 1, L_0x561b283e5020, C4<0>, C4<0>, C4<0>;
L_0x561b283e51a0 .functor AND 1, L_0x561b283e56a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e5260 .functor AND 1, L_0x561b283e51a0, L_0x561b283e50e0, C4<1>, C4<1>;
L_0x561b283e5320 .functor NOT 1, L_0x561b283e5260, C4<0>, C4<0>, C4<0>;
v0x561b27fdb3e0_0 .net *"_ivl_0", 0 0, L_0x561b283e4f90;  1 drivers
v0x561b27fdb4e0_0 .net *"_ivl_2", 0 0, L_0x561b283e5020;  1 drivers
v0x561b27fdb5c0_0 .net *"_ivl_6", 0 0, L_0x561b283e51a0;  1 drivers
v0x561b27fdb6b0_0 .net *"_ivl_8", 0 0, L_0x561b283e5260;  1 drivers
v0x561b27fdb790_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fdb880_0 .net "preset", 0 0, L_0x7fcde0583fb0;  alias, 1 drivers
v0x561b27fdb970_0 .net "q", 0 0, L_0x561b283e50e0;  alias, 1 drivers
v0x561b27fdba30_0 .net "q_bar", 0 0, L_0x561b283e5320;  alias, 1 drivers
v0x561b27fdbaf0_0 .net "reset", 0 0, L_0x561b283e56a0;  1 drivers
v0x561b27fdbc40_0 .net "set", 0 0, L_0x561b283e54d0;  1 drivers
S_0x561b27fddd30 .scope module, "mem6" "byte_register" 12 57, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b27fffe90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ffff50_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28000010_0 .net "enable_in", 0 0, L_0x561b27f338c0;  1 drivers
v0x561b280001c0_0 .net "enable_out", 0 0, L_0x561b283e69b0;  1 drivers
v0x561b28000370_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28000410_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f1b60 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283f1c50 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283f1d40 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283f1e30 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283f1f20 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283f2010 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283f2140 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283f2230 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283f2370_0_0 .concat [ 1 1 1 1], L_0x561b283e6b50, L_0x561b283e8010, L_0x561b283e9550, L_0x561b283eaa90;
LS_0x561b283f2370_0_4 .concat [ 1 1 1 1], L_0x561b283ec190, L_0x561b283ed7c0, L_0x561b283eedf0, L_0x561b283f0420;
L_0x561b283f2370 .concat [ 4 4 0 0], LS_0x561b283f2370_0_0, LS_0x561b283f2370_0_4;
S_0x561b27fddfb0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e7d00 .functor AND 1, L_0x561b27f338c0, L_0x561b283f1b60, C4<1>, C4<1>;
L_0x561b283e7d90 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283e7e00 .functor AND 1, L_0x561b283e7d90, L_0x561b283e75f0, C4<1>, C4<1>;
L_0x561b283e7ec0 .functor OR 1, L_0x561b283e7d00, L_0x561b283e7e00, C4<0>, C4<0>;
o0x7fcde0640218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fe1940_0 name=_ivl_0
v0x561b27fe1a40_0 .net *"_ivl_4", 0 0, L_0x561b283e7d00;  1 drivers
v0x561b27fe1b20_0 .net *"_ivl_6", 0 0, L_0x561b283e7d90;  1 drivers
v0x561b27fe1be0_0 .net *"_ivl_8", 0 0, L_0x561b283e7e00;  1 drivers
v0x561b27fe1cc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe1db0_0 .net "data", 0 0, L_0x561b283f1b60;  1 drivers
v0x561b27fe1e70_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27fe1f30_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27fe1ff0_0 .net "out", 0 0, L_0x561b283e6b50;  1 drivers
v0x561b27fe2140_0 .net "q", 0 0, L_0x561b283e75f0;  1 drivers
v0x561b27fe21e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e6b50 .functor MUXZ 1, o0x7fcde0640218, L_0x561b283e75f0, L_0x561b283e69b0, C4<>;
S_0x561b27fde2b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fddfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e73e0 .functor NOT 1, L_0x561b283e7ec0, C4<0>, C4<0>, C4<0>;
L_0x561b283e7c90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fe1270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe1330_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe13f0_0 .net "d", 0 0, L_0x561b283e7ec0;  1 drivers
v0x561b27fe1490_0 .net "master_q", 0 0, L_0x561b283e6df0;  1 drivers
v0x561b27fe1530_0 .net "master_q_bar", 0 0, L_0x561b283e6fd0;  1 drivers
L_0x7fcde0584088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fe1620_0 .net "preset", 0 0, L_0x7fcde0584088;  1 drivers
v0x561b27fe1750_0 .net "q", 0 0, L_0x561b283e75f0;  alias, 1 drivers
v0x561b27fe17f0_0 .net "q_bar", 0 0, L_0x561b283e7800;  1 drivers
S_0x561b27fde590 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fde2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e7090 .functor AND 1, L_0x561b283e7ec0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e7150 .functor NOT 1, L_0x561b283e7090, C4<0>, C4<0>, C4<0>;
L_0x561b283e7260 .functor AND 1, L_0x561b283e73e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e72d0 .functor NOT 1, L_0x561b283e7260, C4<0>, C4<0>, C4<0>;
v0x561b27fdf490_0 .net *"_ivl_0", 0 0, L_0x561b283e7090;  1 drivers
v0x561b27fdf590_0 .net *"_ivl_4", 0 0, L_0x561b283e7260;  1 drivers
v0x561b27fdf670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fdf710_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fdf7b0_0 .net "preset", 0 0, L_0x7fcde0584088;  alias, 1 drivers
v0x561b27fdf850_0 .net "q", 0 0, L_0x561b283e6df0;  alias, 1 drivers
v0x561b27fdf8f0_0 .net "q_bar", 0 0, L_0x561b283e6fd0;  alias, 1 drivers
v0x561b27fdf990_0 .net "reset", 0 0, L_0x561b283e73e0;  1 drivers
v0x561b27fdfa30_0 .net "set", 0 0, L_0x561b283e7ec0;  alias, 1 drivers
S_0x561b27fde880 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fde590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e6c80 .functor AND 1, L_0x561b283e7150, L_0x7fcde0584088, C4<1>, C4<1>;
L_0x561b283e6cf0 .functor AND 1, L_0x561b283e6c80, L_0x561b283e6fd0, C4<1>, C4<1>;
L_0x561b283e6df0 .functor NOT 1, L_0x561b283e6cf0, C4<0>, C4<0>, C4<0>;
L_0x561b283e6ef0 .functor AND 1, L_0x561b283e72d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e6f60 .functor AND 1, L_0x561b283e6ef0, L_0x561b283e6df0, C4<1>, C4<1>;
L_0x561b283e6fd0 .functor NOT 1, L_0x561b283e6f60, C4<0>, C4<0>, C4<0>;
v0x561b27fdeb60_0 .net *"_ivl_0", 0 0, L_0x561b283e6c80;  1 drivers
v0x561b27fdec60_0 .net *"_ivl_2", 0 0, L_0x561b283e6cf0;  1 drivers
v0x561b27fded40_0 .net *"_ivl_6", 0 0, L_0x561b283e6ef0;  1 drivers
v0x561b27fdee00_0 .net *"_ivl_8", 0 0, L_0x561b283e6f60;  1 drivers
v0x561b27fdeee0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fdefd0_0 .net "preset", 0 0, L_0x7fcde0584088;  alias, 1 drivers
v0x561b27fdf090_0 .net "q", 0 0, L_0x561b283e6df0;  alias, 1 drivers
v0x561b27fdf150_0 .net "q_bar", 0 0, L_0x561b283e6fd0;  alias, 1 drivers
v0x561b27fdf210_0 .net "reset", 0 0, L_0x561b283e72d0;  1 drivers
v0x561b27fdf2d0_0 .net "set", 0 0, L_0x561b283e7150;  1 drivers
S_0x561b27fdfb70 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fde2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e7940 .functor AND 1, L_0x561b283e6df0, L_0x561b283e7c90, C4<1>, C4<1>;
L_0x561b283e79b0 .functor NOT 1, L_0x561b283e7940, C4<0>, C4<0>, C4<0>;
L_0x561b283e7ac0 .functor AND 1, L_0x561b283e6fd0, L_0x561b283e7c90, C4<1>, C4<1>;
L_0x561b283e7b80 .functor NOT 1, L_0x561b283e7ac0, C4<0>, C4<0>, C4<0>;
v0x561b27fe0ab0_0 .net *"_ivl_0", 0 0, L_0x561b283e7940;  1 drivers
v0x561b27fe0bb0_0 .net *"_ivl_4", 0 0, L_0x561b283e7ac0;  1 drivers
v0x561b27fe0c90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe0d30_0 .net "enable", 0 0, L_0x561b283e7c90;  1 drivers
v0x561b27fe0dd0_0 .net "preset", 0 0, L_0x7fcde0584088;  alias, 1 drivers
v0x561b27fe0e70_0 .net "q", 0 0, L_0x561b283e75f0;  alias, 1 drivers
v0x561b27fe0f10_0 .net "q_bar", 0 0, L_0x561b283e7800;  alias, 1 drivers
v0x561b27fe0fb0_0 .net "reset", 0 0, L_0x561b283e6fd0;  alias, 1 drivers
v0x561b27fe10a0_0 .net "set", 0 0, L_0x561b283e6df0;  alias, 1 drivers
S_0x561b27fdfdd0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fdfb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e74a0 .functor AND 1, L_0x561b283e79b0, L_0x7fcde0584088, C4<1>, C4<1>;
L_0x561b283e7530 .functor AND 1, L_0x561b283e74a0, L_0x561b283e7800, C4<1>, C4<1>;
L_0x561b283e75f0 .functor NOT 1, L_0x561b283e7530, C4<0>, C4<0>, C4<0>;
L_0x561b283e76b0 .functor AND 1, L_0x561b283e7b80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e7740 .functor AND 1, L_0x561b283e76b0, L_0x561b283e75f0, C4<1>, C4<1>;
L_0x561b283e7800 .functor NOT 1, L_0x561b283e7740, C4<0>, C4<0>, C4<0>;
v0x561b27fe0090_0 .net *"_ivl_0", 0 0, L_0x561b283e74a0;  1 drivers
v0x561b27fe0190_0 .net *"_ivl_2", 0 0, L_0x561b283e7530;  1 drivers
v0x561b27fe0270_0 .net *"_ivl_6", 0 0, L_0x561b283e76b0;  1 drivers
v0x561b27fe0360_0 .net *"_ivl_8", 0 0, L_0x561b283e7740;  1 drivers
v0x561b27fe0440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe0530_0 .net "preset", 0 0, L_0x7fcde0584088;  alias, 1 drivers
v0x561b27fe0620_0 .net "q", 0 0, L_0x561b283e75f0;  alias, 1 drivers
v0x561b27fe06e0_0 .net "q_bar", 0 0, L_0x561b283e7800;  alias, 1 drivers
v0x561b27fe07a0_0 .net "reset", 0 0, L_0x561b283e7b80;  1 drivers
v0x561b27fe08f0_0 .net "set", 0 0, L_0x561b283e79b0;  1 drivers
S_0x561b27fe2340 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283e9240 .functor AND 1, L_0x561b27f338c0, L_0x561b283f1c50, C4<1>, C4<1>;
L_0x561b283e92d0 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283e9340 .functor AND 1, L_0x561b283e92d0, L_0x561b283e8b30, C4<1>, C4<1>;
L_0x561b283e9400 .functor OR 1, L_0x561b283e9240, L_0x561b283e9340, C4<0>, C4<0>;
o0x7fcde0640f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fe5d40_0 name=_ivl_0
v0x561b27fe5e40_0 .net *"_ivl_4", 0 0, L_0x561b283e9240;  1 drivers
v0x561b27fe5f20_0 .net *"_ivl_6", 0 0, L_0x561b283e92d0;  1 drivers
v0x561b27fe5fe0_0 .net *"_ivl_8", 0 0, L_0x561b283e9340;  1 drivers
v0x561b27fe60c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe61b0_0 .net "data", 0 0, L_0x561b283f1c50;  1 drivers
v0x561b27fe6270_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27fe6310_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27fe63b0_0 .net "out", 0 0, L_0x561b283e8010;  1 drivers
v0x561b27fe64e0_0 .net "q", 0 0, L_0x561b283e8b30;  1 drivers
v0x561b27fe6580_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e8010 .functor MUXZ 1, o0x7fcde0640f38, L_0x561b283e8b30, L_0x561b283e69b0, C4<>;
S_0x561b27fe25b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fe2340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e8920 .functor NOT 1, L_0x561b283e9400, C4<0>, C4<0>, C4<0>;
L_0x561b283e91d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fe5670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe5730_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe57f0_0 .net "d", 0 0, L_0x561b283e9400;  1 drivers
v0x561b27fe5890_0 .net "master_q", 0 0, L_0x561b283e82b0;  1 drivers
v0x561b27fe5930_0 .net "master_q_bar", 0 0, L_0x561b283e84b0;  1 drivers
L_0x7fcde05840d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fe5a20_0 .net "preset", 0 0, L_0x7fcde05840d0;  1 drivers
v0x561b27fe5b50_0 .net "q", 0 0, L_0x561b283e8b30;  alias, 1 drivers
v0x561b27fe5bf0_0 .net "q_bar", 0 0, L_0x561b283e8d40;  1 drivers
S_0x561b27fe2870 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fe25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e85b0 .functor AND 1, L_0x561b283e9400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e8670 .functor NOT 1, L_0x561b283e85b0, C4<0>, C4<0>, C4<0>;
L_0x561b283e8780 .functor AND 1, L_0x561b283e8920, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e8810 .functor NOT 1, L_0x561b283e8780, C4<0>, C4<0>, C4<0>;
v0x561b27fe3800_0 .net *"_ivl_0", 0 0, L_0x561b283e85b0;  1 drivers
v0x561b27fe3900_0 .net *"_ivl_4", 0 0, L_0x561b283e8780;  1 drivers
v0x561b27fe39e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe3a80_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe3b20_0 .net "preset", 0 0, L_0x7fcde05840d0;  alias, 1 drivers
v0x561b27fe3bc0_0 .net "q", 0 0, L_0x561b283e82b0;  alias, 1 drivers
v0x561b27fe3c60_0 .net "q_bar", 0 0, L_0x561b283e84b0;  alias, 1 drivers
v0x561b27fe3d00_0 .net "reset", 0 0, L_0x561b283e8920;  1 drivers
v0x561b27fe3da0_0 .net "set", 0 0, L_0x561b283e9400;  alias, 1 drivers
S_0x561b27fe2b60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fe2870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e8140 .functor AND 1, L_0x561b283e8670, L_0x7fcde05840d0, C4<1>, C4<1>;
L_0x561b283e81b0 .functor AND 1, L_0x561b283e8140, L_0x561b283e84b0, C4<1>, C4<1>;
L_0x561b283e82b0 .functor NOT 1, L_0x561b283e81b0, C4<0>, C4<0>, C4<0>;
L_0x561b283e83b0 .functor AND 1, L_0x561b283e8810, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e8440 .functor AND 1, L_0x561b283e83b0, L_0x561b283e82b0, C4<1>, C4<1>;
L_0x561b283e84b0 .functor NOT 1, L_0x561b283e8440, C4<0>, C4<0>, C4<0>;
v0x561b27fe2e40_0 .net *"_ivl_0", 0 0, L_0x561b283e8140;  1 drivers
v0x561b27fe2f40_0 .net *"_ivl_2", 0 0, L_0x561b283e81b0;  1 drivers
v0x561b27fe3020_0 .net *"_ivl_6", 0 0, L_0x561b283e83b0;  1 drivers
v0x561b27fe30e0_0 .net *"_ivl_8", 0 0, L_0x561b283e8440;  1 drivers
v0x561b27fe31c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe32b0_0 .net "preset", 0 0, L_0x7fcde05840d0;  alias, 1 drivers
v0x561b27fe3370_0 .net "q", 0 0, L_0x561b283e82b0;  alias, 1 drivers
v0x561b27fe3430_0 .net "q_bar", 0 0, L_0x561b283e84b0;  alias, 1 drivers
v0x561b27fe34f0_0 .net "reset", 0 0, L_0x561b283e8810;  1 drivers
v0x561b27fe3640_0 .net "set", 0 0, L_0x561b283e8670;  1 drivers
S_0x561b27fe3f70 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fe25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e8e80 .functor AND 1, L_0x561b283e82b0, L_0x561b283e91d0, C4<1>, C4<1>;
L_0x561b283e8ef0 .functor NOT 1, L_0x561b283e8e80, C4<0>, C4<0>, C4<0>;
L_0x561b283e9000 .functor AND 1, L_0x561b283e84b0, L_0x561b283e91d0, C4<1>, C4<1>;
L_0x561b283e90c0 .functor NOT 1, L_0x561b283e9000, C4<0>, C4<0>, C4<0>;
v0x561b27fe4eb0_0 .net *"_ivl_0", 0 0, L_0x561b283e8e80;  1 drivers
v0x561b27fe4fb0_0 .net *"_ivl_4", 0 0, L_0x561b283e9000;  1 drivers
v0x561b27fe5090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe5130_0 .net "enable", 0 0, L_0x561b283e91d0;  1 drivers
v0x561b27fe51d0_0 .net "preset", 0 0, L_0x7fcde05840d0;  alias, 1 drivers
v0x561b27fe5270_0 .net "q", 0 0, L_0x561b283e8b30;  alias, 1 drivers
v0x561b27fe5310_0 .net "q_bar", 0 0, L_0x561b283e8d40;  alias, 1 drivers
v0x561b27fe53b0_0 .net "reset", 0 0, L_0x561b283e84b0;  alias, 1 drivers
v0x561b27fe54a0_0 .net "set", 0 0, L_0x561b283e82b0;  alias, 1 drivers
S_0x561b27fe41d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fe3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e89e0 .functor AND 1, L_0x561b283e8ef0, L_0x7fcde05840d0, C4<1>, C4<1>;
L_0x561b283e8a70 .functor AND 1, L_0x561b283e89e0, L_0x561b283e8d40, C4<1>, C4<1>;
L_0x561b283e8b30 .functor NOT 1, L_0x561b283e8a70, C4<0>, C4<0>, C4<0>;
L_0x561b283e8bf0 .functor AND 1, L_0x561b283e90c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e8c80 .functor AND 1, L_0x561b283e8bf0, L_0x561b283e8b30, C4<1>, C4<1>;
L_0x561b283e8d40 .functor NOT 1, L_0x561b283e8c80, C4<0>, C4<0>, C4<0>;
v0x561b27fe4490_0 .net *"_ivl_0", 0 0, L_0x561b283e89e0;  1 drivers
v0x561b27fe4590_0 .net *"_ivl_2", 0 0, L_0x561b283e8a70;  1 drivers
v0x561b27fe4670_0 .net *"_ivl_6", 0 0, L_0x561b283e8bf0;  1 drivers
v0x561b27fe4760_0 .net *"_ivl_8", 0 0, L_0x561b283e8c80;  1 drivers
v0x561b27fe4840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe4930_0 .net "preset", 0 0, L_0x7fcde05840d0;  alias, 1 drivers
v0x561b27fe4a20_0 .net "q", 0 0, L_0x561b283e8b30;  alias, 1 drivers
v0x561b27fe4ae0_0 .net "q_bar", 0 0, L_0x561b283e8d40;  alias, 1 drivers
v0x561b27fe4ba0_0 .net "reset", 0 0, L_0x561b283e90c0;  1 drivers
v0x561b27fe4cf0_0 .net "set", 0 0, L_0x561b283e8ef0;  1 drivers
S_0x561b27fe66c0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ea780 .functor AND 1, L_0x561b27f338c0, L_0x561b283f1d40, C4<1>, C4<1>;
L_0x561b283ea810 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ea880 .functor AND 1, L_0x561b283ea810, L_0x561b283ea070, C4<1>, C4<1>;
L_0x561b283ea940 .functor OR 1, L_0x561b283ea780, L_0x561b283ea880, C4<0>, C4<0>;
o0x7fcde0641bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fea130_0 name=_ivl_0
v0x561b27fea230_0 .net *"_ivl_4", 0 0, L_0x561b283ea780;  1 drivers
v0x561b27fea310_0 .net *"_ivl_6", 0 0, L_0x561b283ea810;  1 drivers
v0x561b27fea3d0_0 .net *"_ivl_8", 0 0, L_0x561b283ea880;  1 drivers
v0x561b27fea4b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fea5a0_0 .net "data", 0 0, L_0x561b283f1d40;  1 drivers
v0x561b27fea660_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27fea750_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27fea840_0 .net "out", 0 0, L_0x561b283e9550;  1 drivers
v0x561b27fea990_0 .net "q", 0 0, L_0x561b283ea070;  1 drivers
v0x561b27feaa30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283e9550 .functor MUXZ 1, o0x7fcde0641bf8, L_0x561b283ea070, L_0x561b283e69b0, C4<>;
S_0x561b27fe6910 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27fe66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e9e60 .functor NOT 1, L_0x561b283ea940, C4<0>, C4<0>, C4<0>;
L_0x561b283ea710 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fe9a60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe9b20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe9be0_0 .net "d", 0 0, L_0x561b283ea940;  1 drivers
v0x561b27fe9c80_0 .net "master_q", 0 0, L_0x561b283e97f0;  1 drivers
v0x561b27fe9d20_0 .net "master_q_bar", 0 0, L_0x561b283e99f0;  1 drivers
L_0x7fcde0584118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fe9e10_0 .net "preset", 0 0, L_0x7fcde0584118;  1 drivers
v0x561b27fe9f40_0 .net "q", 0 0, L_0x561b283ea070;  alias, 1 drivers
v0x561b27fe9fe0_0 .net "q_bar", 0 0, L_0x561b283ea280;  1 drivers
S_0x561b27fe6bd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fe6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283e9af0 .functor AND 1, L_0x561b283ea940, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e9bb0 .functor NOT 1, L_0x561b283e9af0, C4<0>, C4<0>, C4<0>;
L_0x561b283e9cc0 .functor AND 1, L_0x561b283e9e60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283e9d50 .functor NOT 1, L_0x561b283e9cc0, C4<0>, C4<0>, C4<0>;
v0x561b27fe7b90_0 .net *"_ivl_0", 0 0, L_0x561b283e9af0;  1 drivers
v0x561b27fe7c90_0 .net *"_ivl_4", 0 0, L_0x561b283e9cc0;  1 drivers
v0x561b27fe7d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe7e10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fe7eb0_0 .net "preset", 0 0, L_0x7fcde0584118;  alias, 1 drivers
v0x561b27fe7f50_0 .net "q", 0 0, L_0x561b283e97f0;  alias, 1 drivers
v0x561b27fe8020_0 .net "q_bar", 0 0, L_0x561b283e99f0;  alias, 1 drivers
v0x561b27fe80f0_0 .net "reset", 0 0, L_0x561b283e9e60;  1 drivers
v0x561b27fe8190_0 .net "set", 0 0, L_0x561b283ea940;  alias, 1 drivers
S_0x561b27fe6ec0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fe6bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e9680 .functor AND 1, L_0x561b283e9bb0, L_0x7fcde0584118, C4<1>, C4<1>;
L_0x561b283e96f0 .functor AND 1, L_0x561b283e9680, L_0x561b283e99f0, C4<1>, C4<1>;
L_0x561b283e97f0 .functor NOT 1, L_0x561b283e96f0, C4<0>, C4<0>, C4<0>;
L_0x561b283e98f0 .functor AND 1, L_0x561b283e9d50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283e9980 .functor AND 1, L_0x561b283e98f0, L_0x561b283e97f0, C4<1>, C4<1>;
L_0x561b283e99f0 .functor NOT 1, L_0x561b283e9980, C4<0>, C4<0>, C4<0>;
v0x561b27fe71a0_0 .net *"_ivl_0", 0 0, L_0x561b283e9680;  1 drivers
v0x561b27fe72a0_0 .net *"_ivl_2", 0 0, L_0x561b283e96f0;  1 drivers
v0x561b27fe7380_0 .net *"_ivl_6", 0 0, L_0x561b283e98f0;  1 drivers
v0x561b27fe7470_0 .net *"_ivl_8", 0 0, L_0x561b283e9980;  1 drivers
v0x561b27fe7550_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe7640_0 .net "preset", 0 0, L_0x7fcde0584118;  alias, 1 drivers
v0x561b27fe7700_0 .net "q", 0 0, L_0x561b283e97f0;  alias, 1 drivers
v0x561b27fe77c0_0 .net "q_bar", 0 0, L_0x561b283e99f0;  alias, 1 drivers
v0x561b27fe7880_0 .net "reset", 0 0, L_0x561b283e9d50;  1 drivers
v0x561b27fe79d0_0 .net "set", 0 0, L_0x561b283e9bb0;  1 drivers
S_0x561b27fe8360 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fe6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ea3c0 .functor AND 1, L_0x561b283e97f0, L_0x561b283ea710, C4<1>, C4<1>;
L_0x561b283ea430 .functor NOT 1, L_0x561b283ea3c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ea540 .functor AND 1, L_0x561b283e99f0, L_0x561b283ea710, C4<1>, C4<1>;
L_0x561b283ea600 .functor NOT 1, L_0x561b283ea540, C4<0>, C4<0>, C4<0>;
v0x561b27fe92a0_0 .net *"_ivl_0", 0 0, L_0x561b283ea3c0;  1 drivers
v0x561b27fe93a0_0 .net *"_ivl_4", 0 0, L_0x561b283ea540;  1 drivers
v0x561b27fe9480_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe9520_0 .net "enable", 0 0, L_0x561b283ea710;  1 drivers
v0x561b27fe95c0_0 .net "preset", 0 0, L_0x7fcde0584118;  alias, 1 drivers
v0x561b27fe9660_0 .net "q", 0 0, L_0x561b283ea070;  alias, 1 drivers
v0x561b27fe9700_0 .net "q_bar", 0 0, L_0x561b283ea280;  alias, 1 drivers
v0x561b27fe97a0_0 .net "reset", 0 0, L_0x561b283e99f0;  alias, 1 drivers
v0x561b27fe9890_0 .net "set", 0 0, L_0x561b283e97f0;  alias, 1 drivers
S_0x561b27fe85c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fe8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e9f20 .functor AND 1, L_0x561b283ea430, L_0x7fcde0584118, C4<1>, C4<1>;
L_0x561b283e9fb0 .functor AND 1, L_0x561b283e9f20, L_0x561b283ea280, C4<1>, C4<1>;
L_0x561b283ea070 .functor NOT 1, L_0x561b283e9fb0, C4<0>, C4<0>, C4<0>;
L_0x561b283ea130 .functor AND 1, L_0x561b283ea600, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ea1c0 .functor AND 1, L_0x561b283ea130, L_0x561b283ea070, C4<1>, C4<1>;
L_0x561b283ea280 .functor NOT 1, L_0x561b283ea1c0, C4<0>, C4<0>, C4<0>;
v0x561b27fe8880_0 .net *"_ivl_0", 0 0, L_0x561b283e9f20;  1 drivers
v0x561b27fe8980_0 .net *"_ivl_2", 0 0, L_0x561b283e9fb0;  1 drivers
v0x561b27fe8a60_0 .net *"_ivl_6", 0 0, L_0x561b283ea130;  1 drivers
v0x561b27fe8b50_0 .net *"_ivl_8", 0 0, L_0x561b283ea1c0;  1 drivers
v0x561b27fe8c30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fe8d20_0 .net "preset", 0 0, L_0x7fcde0584118;  alias, 1 drivers
v0x561b27fe8e10_0 .net "q", 0 0, L_0x561b283ea070;  alias, 1 drivers
v0x561b27fe8ed0_0 .net "q_bar", 0 0, L_0x561b283ea280;  alias, 1 drivers
v0x561b27fe8f90_0 .net "reset", 0 0, L_0x561b283ea600;  1 drivers
v0x561b27fe90e0_0 .net "set", 0 0, L_0x561b283ea430;  1 drivers
S_0x561b27feab90 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ebd50 .functor AND 1, L_0x561b27f338c0, L_0x561b283f1e30, C4<1>, C4<1>;
L_0x561b283ebde0 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b280000b0 .functor AND 1, L_0x561b283ebde0, L_0x561b283eb610, C4<1>, C4<1>;
L_0x561b283ec060 .functor OR 1, L_0x561b283ebd50, L_0x561b280000b0, C4<0>, C4<0>;
o0x7fcde06428b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fee560_0 name=_ivl_0
v0x561b27fee660_0 .net *"_ivl_4", 0 0, L_0x561b283ebd50;  1 drivers
v0x561b27fee740_0 .net *"_ivl_6", 0 0, L_0x561b283ebde0;  1 drivers
v0x561b27fee800_0 .net *"_ivl_8", 0 0, L_0x561b280000b0;  1 drivers
v0x561b27fee8e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fee9d0_0 .net "data", 0 0, L_0x561b283f1e30;  1 drivers
v0x561b27feea90_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27feeb30_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27feebd0_0 .net "out", 0 0, L_0x561b283eaa90;  1 drivers
v0x561b27feed20_0 .net "q", 0 0, L_0x561b283eb610;  1 drivers
v0x561b27feedc0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283eaa90 .functor MUXZ 1, o0x7fcde06428b8, L_0x561b283eb610, L_0x561b283e69b0, C4<>;
S_0x561b27feade0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27feab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283eb400 .functor NOT 1, L_0x561b283ec060, C4<0>, C4<0>, C4<0>;
L_0x561b283ebce0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27fede90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fedf50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fee010_0 .net "d", 0 0, L_0x561b283ec060;  1 drivers
v0x561b27fee0b0_0 .net "master_q", 0 0, L_0x561b283ead30;  1 drivers
v0x561b27fee150_0 .net "master_q_bar", 0 0, L_0x561b283eaf60;  1 drivers
L_0x7fcde0584160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fee240_0 .net "preset", 0 0, L_0x7fcde0584160;  1 drivers
v0x561b27fee370_0 .net "q", 0 0, L_0x561b283eb610;  alias, 1 drivers
v0x561b27fee410_0 .net "q_bar", 0 0, L_0x561b283eb850;  1 drivers
S_0x561b27feb0c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27feade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283eb060 .functor AND 1, L_0x561b283ec060, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283eb120 .functor NOT 1, L_0x561b283eb060, C4<0>, C4<0>, C4<0>;
L_0x561b283eb230 .functor AND 1, L_0x561b283eb400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283eb2c0 .functor NOT 1, L_0x561b283eb230, C4<0>, C4<0>, C4<0>;
v0x561b27fec050_0 .net *"_ivl_0", 0 0, L_0x561b283eb060;  1 drivers
v0x561b27fec150_0 .net *"_ivl_4", 0 0, L_0x561b283eb230;  1 drivers
v0x561b27fec230_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fec2d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fec370_0 .net "preset", 0 0, L_0x7fcde0584160;  alias, 1 drivers
v0x561b27fec410_0 .net "q", 0 0, L_0x561b283ead30;  alias, 1 drivers
v0x561b27fec4b0_0 .net "q_bar", 0 0, L_0x561b283eaf60;  alias, 1 drivers
v0x561b27fec550_0 .net "reset", 0 0, L_0x561b283eb400;  1 drivers
v0x561b27fec5f0_0 .net "set", 0 0, L_0x561b283ec060;  alias, 1 drivers
S_0x561b27feb3b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27feb0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283eabc0 .functor AND 1, L_0x561b283eb120, L_0x7fcde0584160, C4<1>, C4<1>;
L_0x561b283eac30 .functor AND 1, L_0x561b283eabc0, L_0x561b283eaf60, C4<1>, C4<1>;
L_0x561b283ead30 .functor NOT 1, L_0x561b283eac30, C4<0>, C4<0>, C4<0>;
L_0x561b283eae30 .functor AND 1, L_0x561b283eb2c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283eaef0 .functor AND 1, L_0x561b283eae30, L_0x561b283ead30, C4<1>, C4<1>;
L_0x561b283eaf60 .functor NOT 1, L_0x561b283eaef0, C4<0>, C4<0>, C4<0>;
v0x561b27feb690_0 .net *"_ivl_0", 0 0, L_0x561b283eabc0;  1 drivers
v0x561b27feb790_0 .net *"_ivl_2", 0 0, L_0x561b283eac30;  1 drivers
v0x561b27feb870_0 .net *"_ivl_6", 0 0, L_0x561b283eae30;  1 drivers
v0x561b27feb930_0 .net *"_ivl_8", 0 0, L_0x561b283eaef0;  1 drivers
v0x561b27feba10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27febb00_0 .net "preset", 0 0, L_0x7fcde0584160;  alias, 1 drivers
v0x561b27febbc0_0 .net "q", 0 0, L_0x561b283ead30;  alias, 1 drivers
v0x561b27febc80_0 .net "q_bar", 0 0, L_0x561b283eaf60;  alias, 1 drivers
v0x561b27febd40_0 .net "reset", 0 0, L_0x561b283eb2c0;  1 drivers
v0x561b27febe90_0 .net "set", 0 0, L_0x561b283eb120;  1 drivers
S_0x561b27fec7c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27feade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283eb990 .functor AND 1, L_0x561b283ead30, L_0x561b283ebce0, C4<1>, C4<1>;
L_0x561b283eba00 .functor NOT 1, L_0x561b283eb990, C4<0>, C4<0>, C4<0>;
L_0x561b283ebb10 .functor AND 1, L_0x561b283eaf60, L_0x561b283ebce0, C4<1>, C4<1>;
L_0x561b283ebbd0 .functor NOT 1, L_0x561b283ebb10, C4<0>, C4<0>, C4<0>;
v0x561b27fed6d0_0 .net *"_ivl_0", 0 0, L_0x561b283eb990;  1 drivers
v0x561b27fed7d0_0 .net *"_ivl_4", 0 0, L_0x561b283ebb10;  1 drivers
v0x561b27fed8b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fed950_0 .net "enable", 0 0, L_0x561b283ebce0;  1 drivers
v0x561b27fed9f0_0 .net "preset", 0 0, L_0x7fcde0584160;  alias, 1 drivers
v0x561b27feda90_0 .net "q", 0 0, L_0x561b283eb610;  alias, 1 drivers
v0x561b27fedb30_0 .net "q_bar", 0 0, L_0x561b283eb850;  alias, 1 drivers
v0x561b27fedbd0_0 .net "reset", 0 0, L_0x561b283eaf60;  alias, 1 drivers
v0x561b27fedcc0_0 .net "set", 0 0, L_0x561b283ead30;  alias, 1 drivers
S_0x561b27feca20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fec7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283eb4c0 .functor AND 1, L_0x561b283eba00, L_0x7fcde0584160, C4<1>, C4<1>;
L_0x561b283eb550 .functor AND 1, L_0x561b283eb4c0, L_0x561b283eb850, C4<1>, C4<1>;
L_0x561b283eb610 .functor NOT 1, L_0x561b283eb550, C4<0>, C4<0>, C4<0>;
L_0x561b283eb6d0 .functor AND 1, L_0x561b283ebbd0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283eb790 .functor AND 1, L_0x561b283eb6d0, L_0x561b283eb610, C4<1>, C4<1>;
L_0x561b283eb850 .functor NOT 1, L_0x561b283eb790, C4<0>, C4<0>, C4<0>;
v0x561b27fecce0_0 .net *"_ivl_0", 0 0, L_0x561b283eb4c0;  1 drivers
v0x561b27fecde0_0 .net *"_ivl_2", 0 0, L_0x561b283eb550;  1 drivers
v0x561b27fecec0_0 .net *"_ivl_6", 0 0, L_0x561b283eb6d0;  1 drivers
v0x561b27fecf80_0 .net *"_ivl_8", 0 0, L_0x561b283eb790;  1 drivers
v0x561b27fed060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fed150_0 .net "preset", 0 0, L_0x7fcde0584160;  alias, 1 drivers
v0x561b27fed240_0 .net "q", 0 0, L_0x561b283eb610;  alias, 1 drivers
v0x561b27fed300_0 .net "q_bar", 0 0, L_0x561b283eb850;  alias, 1 drivers
v0x561b27fed3c0_0 .net "reset", 0 0, L_0x561b283ebbd0;  1 drivers
v0x561b27fed510_0 .net "set", 0 0, L_0x561b283eba00;  1 drivers
S_0x561b27feef20 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ed480 .functor AND 1, L_0x561b27f338c0, L_0x561b283f1f20, C4<1>, C4<1>;
L_0x561b283ed510 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ed580 .functor AND 1, L_0x561b283ed510, L_0x561b283ecd10, C4<1>, C4<1>;
L_0x561b283ed640 .functor OR 1, L_0x561b283ed480, L_0x561b283ed580, C4<0>, C4<0>;
o0x7fcde0643578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27ff2940_0 name=_ivl_0
v0x561b27ff2a40_0 .net *"_ivl_4", 0 0, L_0x561b283ed480;  1 drivers
v0x561b27ff2b20_0 .net *"_ivl_6", 0 0, L_0x561b283ed510;  1 drivers
v0x561b27ff2be0_0 .net *"_ivl_8", 0 0, L_0x561b283ed580;  1 drivers
v0x561b27ff2cc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff2db0_0 .net "data", 0 0, L_0x561b283f1f20;  1 drivers
v0x561b27ff2e70_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27ff2fa0_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27ff30d0_0 .net "out", 0 0, L_0x561b283ec190;  1 drivers
v0x561b27ff3220_0 .net "q", 0 0, L_0x561b283ecd10;  1 drivers
v0x561b27ff32c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283ec190 .functor MUXZ 1, o0x7fcde0643578, L_0x561b283ecd10, L_0x561b283e69b0, C4<>;
S_0x561b27fef1c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27feef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ecb00 .functor NOT 1, L_0x561b283ed640, C4<0>, C4<0>, C4<0>;
L_0x561b283ed410 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ff2270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff2330_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff23f0_0 .net "d", 0 0, L_0x561b283ed640;  1 drivers
v0x561b27ff2490_0 .net "master_q", 0 0, L_0x561b283ec430;  1 drivers
v0x561b27ff2530_0 .net "master_q_bar", 0 0, L_0x561b283ec660;  1 drivers
L_0x7fcde05841a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ff2620_0 .net "preset", 0 0, L_0x7fcde05841a8;  1 drivers
v0x561b27ff2750_0 .net "q", 0 0, L_0x561b283ecd10;  alias, 1 drivers
v0x561b27ff27f0_0 .net "q_bar", 0 0, L_0x561b283ecf50;  1 drivers
S_0x561b27fef4a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27fef1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ec760 .functor AND 1, L_0x561b283ed640, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ec820 .functor NOT 1, L_0x561b283ec760, C4<0>, C4<0>, C4<0>;
L_0x561b283ec930 .functor AND 1, L_0x561b283ecb00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ec9c0 .functor NOT 1, L_0x561b283ec930, C4<0>, C4<0>, C4<0>;
v0x561b27ff0430_0 .net *"_ivl_0", 0 0, L_0x561b283ec760;  1 drivers
v0x561b27ff0530_0 .net *"_ivl_4", 0 0, L_0x561b283ec930;  1 drivers
v0x561b27ff0610_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff06b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff0750_0 .net "preset", 0 0, L_0x7fcde05841a8;  alias, 1 drivers
v0x561b27ff07f0_0 .net "q", 0 0, L_0x561b283ec430;  alias, 1 drivers
v0x561b27ff0890_0 .net "q_bar", 0 0, L_0x561b283ec660;  alias, 1 drivers
v0x561b27ff0930_0 .net "reset", 0 0, L_0x561b283ecb00;  1 drivers
v0x561b27ff09d0_0 .net "set", 0 0, L_0x561b283ed640;  alias, 1 drivers
S_0x561b27fef790 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27fef4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ec2c0 .functor AND 1, L_0x561b283ec820, L_0x7fcde05841a8, C4<1>, C4<1>;
L_0x561b283ec330 .functor AND 1, L_0x561b283ec2c0, L_0x561b283ec660, C4<1>, C4<1>;
L_0x561b283ec430 .functor NOT 1, L_0x561b283ec330, C4<0>, C4<0>, C4<0>;
L_0x561b283ec530 .functor AND 1, L_0x561b283ec9c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ec5f0 .functor AND 1, L_0x561b283ec530, L_0x561b283ec430, C4<1>, C4<1>;
L_0x561b283ec660 .functor NOT 1, L_0x561b283ec5f0, C4<0>, C4<0>, C4<0>;
v0x561b27fefa70_0 .net *"_ivl_0", 0 0, L_0x561b283ec2c0;  1 drivers
v0x561b27fefb70_0 .net *"_ivl_2", 0 0, L_0x561b283ec330;  1 drivers
v0x561b27fefc50_0 .net *"_ivl_6", 0 0, L_0x561b283ec530;  1 drivers
v0x561b27fefd10_0 .net *"_ivl_8", 0 0, L_0x561b283ec5f0;  1 drivers
v0x561b27fefdf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27fefee0_0 .net "preset", 0 0, L_0x7fcde05841a8;  alias, 1 drivers
v0x561b27feffa0_0 .net "q", 0 0, L_0x561b283ec430;  alias, 1 drivers
v0x561b27ff0060_0 .net "q_bar", 0 0, L_0x561b283ec660;  alias, 1 drivers
v0x561b27ff0120_0 .net "reset", 0 0, L_0x561b283ec9c0;  1 drivers
v0x561b27ff0270_0 .net "set", 0 0, L_0x561b283ec820;  1 drivers
S_0x561b27ff0ba0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27fef1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ed090 .functor AND 1, L_0x561b283ec430, L_0x561b283ed410, C4<1>, C4<1>;
L_0x561b283ed100 .functor NOT 1, L_0x561b283ed090, C4<0>, C4<0>, C4<0>;
L_0x561b283ed210 .functor AND 1, L_0x561b283ec660, L_0x561b283ed410, C4<1>, C4<1>;
L_0x561b283ed2d0 .functor NOT 1, L_0x561b283ed210, C4<0>, C4<0>, C4<0>;
v0x561b27ff1ab0_0 .net *"_ivl_0", 0 0, L_0x561b283ed090;  1 drivers
v0x561b27ff1bb0_0 .net *"_ivl_4", 0 0, L_0x561b283ed210;  1 drivers
v0x561b27ff1c90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff1d30_0 .net "enable", 0 0, L_0x561b283ed410;  1 drivers
v0x561b27ff1dd0_0 .net "preset", 0 0, L_0x7fcde05841a8;  alias, 1 drivers
v0x561b27ff1e70_0 .net "q", 0 0, L_0x561b283ecd10;  alias, 1 drivers
v0x561b27ff1f10_0 .net "q_bar", 0 0, L_0x561b283ecf50;  alias, 1 drivers
v0x561b27ff1fb0_0 .net "reset", 0 0, L_0x561b283ec660;  alias, 1 drivers
v0x561b27ff20a0_0 .net "set", 0 0, L_0x561b283ec430;  alias, 1 drivers
S_0x561b27ff0e00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ff0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ecbc0 .functor AND 1, L_0x561b283ed100, L_0x7fcde05841a8, C4<1>, C4<1>;
L_0x561b283ecc50 .functor AND 1, L_0x561b283ecbc0, L_0x561b283ecf50, C4<1>, C4<1>;
L_0x561b283ecd10 .functor NOT 1, L_0x561b283ecc50, C4<0>, C4<0>, C4<0>;
L_0x561b283ecdd0 .functor AND 1, L_0x561b283ed2d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ece90 .functor AND 1, L_0x561b283ecdd0, L_0x561b283ecd10, C4<1>, C4<1>;
L_0x561b283ecf50 .functor NOT 1, L_0x561b283ece90, C4<0>, C4<0>, C4<0>;
v0x561b27ff10c0_0 .net *"_ivl_0", 0 0, L_0x561b283ecbc0;  1 drivers
v0x561b27ff11c0_0 .net *"_ivl_2", 0 0, L_0x561b283ecc50;  1 drivers
v0x561b27ff12a0_0 .net *"_ivl_6", 0 0, L_0x561b283ecdd0;  1 drivers
v0x561b27ff1360_0 .net *"_ivl_8", 0 0, L_0x561b283ece90;  1 drivers
v0x561b27ff1440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff1530_0 .net "preset", 0 0, L_0x7fcde05841a8;  alias, 1 drivers
v0x561b27ff1620_0 .net "q", 0 0, L_0x561b283ecd10;  alias, 1 drivers
v0x561b27ff16e0_0 .net "q_bar", 0 0, L_0x561b283ecf50;  alias, 1 drivers
v0x561b27ff17a0_0 .net "reset", 0 0, L_0x561b283ed2d0;  1 drivers
v0x561b27ff18f0_0 .net "set", 0 0, L_0x561b283ed100;  1 drivers
S_0x561b27ff3420 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283eeab0 .functor AND 1, L_0x561b27f338c0, L_0x561b283f2010, C4<1>, C4<1>;
L_0x561b283eeb40 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283eebb0 .functor AND 1, L_0x561b283eeb40, L_0x561b283ee340, C4<1>, C4<1>;
L_0x561b283eec70 .functor OR 1, L_0x561b283eeab0, L_0x561b283eebb0, C4<0>, C4<0>;
o0x7fcde0644238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27ff6d50_0 name=_ivl_0
v0x561b27ff6e50_0 .net *"_ivl_4", 0 0, L_0x561b283eeab0;  1 drivers
v0x561b27ff6f30_0 .net *"_ivl_6", 0 0, L_0x561b283eeb40;  1 drivers
v0x561b27ff6ff0_0 .net *"_ivl_8", 0 0, L_0x561b283eebb0;  1 drivers
v0x561b27ff70d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff71c0_0 .net "data", 0 0, L_0x561b283f2010;  1 drivers
v0x561b27ff7280_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27ff7320_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27ff73c0_0 .net "out", 0 0, L_0x561b283ed7c0;  1 drivers
v0x561b27ff7510_0 .net "q", 0 0, L_0x561b283ee340;  1 drivers
v0x561b27ff75b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283ed7c0 .functor MUXZ 1, o0x7fcde0644238, L_0x561b283ee340, L_0x561b283e69b0, C4<>;
S_0x561b27ff3670 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ff3420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ee130 .functor NOT 1, L_0x561b283eec70, C4<0>, C4<0>, C4<0>;
L_0x561b283eea40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ff6680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff6740_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff6800_0 .net "d", 0 0, L_0x561b283eec70;  1 drivers
v0x561b27ff68a0_0 .net "master_q", 0 0, L_0x561b283eda60;  1 drivers
v0x561b27ff6940_0 .net "master_q_bar", 0 0, L_0x561b283edc90;  1 drivers
L_0x7fcde05841f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ff6a30_0 .net "preset", 0 0, L_0x7fcde05841f0;  1 drivers
v0x561b27ff6b60_0 .net "q", 0 0, L_0x561b283ee340;  alias, 1 drivers
v0x561b27ff6c00_0 .net "q_bar", 0 0, L_0x561b283ee580;  1 drivers
S_0x561b27ff3900 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ff3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283edd90 .functor AND 1, L_0x561b283eec70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ede50 .functor NOT 1, L_0x561b283edd90, C4<0>, C4<0>, C4<0>;
L_0x561b283edf60 .functor AND 1, L_0x561b283ee130, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283edff0 .functor NOT 1, L_0x561b283edf60, C4<0>, C4<0>, C4<0>;
v0x561b27ff4840_0 .net *"_ivl_0", 0 0, L_0x561b283edd90;  1 drivers
v0x561b27ff4940_0 .net *"_ivl_4", 0 0, L_0x561b283edf60;  1 drivers
v0x561b27ff4a20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff4ac0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff4b60_0 .net "preset", 0 0, L_0x7fcde05841f0;  alias, 1 drivers
v0x561b27ff4c00_0 .net "q", 0 0, L_0x561b283eda60;  alias, 1 drivers
v0x561b27ff4ca0_0 .net "q_bar", 0 0, L_0x561b283edc90;  alias, 1 drivers
v0x561b27ff4d40_0 .net "reset", 0 0, L_0x561b283ee130;  1 drivers
v0x561b27ff4de0_0 .net "set", 0 0, L_0x561b283eec70;  alias, 1 drivers
S_0x561b27ff3ba0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ff3900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ed8f0 .functor AND 1, L_0x561b283ede50, L_0x7fcde05841f0, C4<1>, C4<1>;
L_0x561b283ed960 .functor AND 1, L_0x561b283ed8f0, L_0x561b283edc90, C4<1>, C4<1>;
L_0x561b283eda60 .functor NOT 1, L_0x561b283ed960, C4<0>, C4<0>, C4<0>;
L_0x561b283edb60 .functor AND 1, L_0x561b283edff0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283edc20 .functor AND 1, L_0x561b283edb60, L_0x561b283eda60, C4<1>, C4<1>;
L_0x561b283edc90 .functor NOT 1, L_0x561b283edc20, C4<0>, C4<0>, C4<0>;
v0x561b27ff3e80_0 .net *"_ivl_0", 0 0, L_0x561b283ed8f0;  1 drivers
v0x561b27ff3f80_0 .net *"_ivl_2", 0 0, L_0x561b283ed960;  1 drivers
v0x561b27ff4060_0 .net *"_ivl_6", 0 0, L_0x561b283edb60;  1 drivers
v0x561b27ff4120_0 .net *"_ivl_8", 0 0, L_0x561b283edc20;  1 drivers
v0x561b27ff4200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff42f0_0 .net "preset", 0 0, L_0x7fcde05841f0;  alias, 1 drivers
v0x561b27ff43b0_0 .net "q", 0 0, L_0x561b283eda60;  alias, 1 drivers
v0x561b27ff4470_0 .net "q_bar", 0 0, L_0x561b283edc90;  alias, 1 drivers
v0x561b27ff4530_0 .net "reset", 0 0, L_0x561b283edff0;  1 drivers
v0x561b27ff4680_0 .net "set", 0 0, L_0x561b283ede50;  1 drivers
S_0x561b27ff4fb0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ff3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ee6c0 .functor AND 1, L_0x561b283eda60, L_0x561b283eea40, C4<1>, C4<1>;
L_0x561b283ee730 .functor NOT 1, L_0x561b283ee6c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ee840 .functor AND 1, L_0x561b283edc90, L_0x561b283eea40, C4<1>, C4<1>;
L_0x561b283ee900 .functor NOT 1, L_0x561b283ee840, C4<0>, C4<0>, C4<0>;
v0x561b27ff5ec0_0 .net *"_ivl_0", 0 0, L_0x561b283ee6c0;  1 drivers
v0x561b27ff5fc0_0 .net *"_ivl_4", 0 0, L_0x561b283ee840;  1 drivers
v0x561b27ff60a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff6140_0 .net "enable", 0 0, L_0x561b283eea40;  1 drivers
v0x561b27ff61e0_0 .net "preset", 0 0, L_0x7fcde05841f0;  alias, 1 drivers
v0x561b27ff6280_0 .net "q", 0 0, L_0x561b283ee340;  alias, 1 drivers
v0x561b27ff6320_0 .net "q_bar", 0 0, L_0x561b283ee580;  alias, 1 drivers
v0x561b27ff63c0_0 .net "reset", 0 0, L_0x561b283edc90;  alias, 1 drivers
v0x561b27ff64b0_0 .net "set", 0 0, L_0x561b283eda60;  alias, 1 drivers
S_0x561b27ff5210 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ff4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ee1f0 .functor AND 1, L_0x561b283ee730, L_0x7fcde05841f0, C4<1>, C4<1>;
L_0x561b283ee280 .functor AND 1, L_0x561b283ee1f0, L_0x561b283ee580, C4<1>, C4<1>;
L_0x561b283ee340 .functor NOT 1, L_0x561b283ee280, C4<0>, C4<0>, C4<0>;
L_0x561b283ee400 .functor AND 1, L_0x561b283ee900, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ee4c0 .functor AND 1, L_0x561b283ee400, L_0x561b283ee340, C4<1>, C4<1>;
L_0x561b283ee580 .functor NOT 1, L_0x561b283ee4c0, C4<0>, C4<0>, C4<0>;
v0x561b27ff54d0_0 .net *"_ivl_0", 0 0, L_0x561b283ee1f0;  1 drivers
v0x561b27ff55d0_0 .net *"_ivl_2", 0 0, L_0x561b283ee280;  1 drivers
v0x561b27ff56b0_0 .net *"_ivl_6", 0 0, L_0x561b283ee400;  1 drivers
v0x561b27ff5770_0 .net *"_ivl_8", 0 0, L_0x561b283ee4c0;  1 drivers
v0x561b27ff5850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff5940_0 .net "preset", 0 0, L_0x7fcde05841f0;  alias, 1 drivers
v0x561b27ff5a30_0 .net "q", 0 0, L_0x561b283ee340;  alias, 1 drivers
v0x561b27ff5af0_0 .net "q_bar", 0 0, L_0x561b283ee580;  alias, 1 drivers
v0x561b27ff5bb0_0 .net "reset", 0 0, L_0x561b283ee900;  1 drivers
v0x561b27ff5d00_0 .net "set", 0 0, L_0x561b283ee730;  1 drivers
S_0x561b27ff7710 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f00e0 .functor AND 1, L_0x561b27f338c0, L_0x561b283f2140, C4<1>, C4<1>;
L_0x561b283f0170 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283f01e0 .functor AND 1, L_0x561b283f0170, L_0x561b283ef970, C4<1>, C4<1>;
L_0x561b283f02a0 .functor OR 1, L_0x561b283f00e0, L_0x561b283f01e0, C4<0>, C4<0>;
o0x7fcde0644ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27ffb110_0 name=_ivl_0
v0x561b27ffb210_0 .net *"_ivl_4", 0 0, L_0x561b283f00e0;  1 drivers
v0x561b27ffb2f0_0 .net *"_ivl_6", 0 0, L_0x561b283f0170;  1 drivers
v0x561b27ffb3b0_0 .net *"_ivl_8", 0 0, L_0x561b283f01e0;  1 drivers
v0x561b27ffb490_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ffb580_0 .net "data", 0 0, L_0x561b283f2140;  1 drivers
v0x561b27ffb640_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27ffb6e0_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27ffb780_0 .net "out", 0 0, L_0x561b283eedf0;  1 drivers
v0x561b27ffb8d0_0 .net "q", 0 0, L_0x561b283ef970;  1 drivers
v0x561b27ffb970_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283eedf0 .functor MUXZ 1, o0x7fcde0644ef8, L_0x561b283ef970, L_0x561b283e69b0, C4<>;
S_0x561b27ff7960 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ff7710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ef760 .functor NOT 1, L_0x561b283f02a0, C4<0>, C4<0>, C4<0>;
L_0x561b283f0070 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ffaa40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffab00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ffabc0_0 .net "d", 0 0, L_0x561b283f02a0;  1 drivers
v0x561b27ffac60_0 .net "master_q", 0 0, L_0x561b283ef090;  1 drivers
v0x561b27ffad00_0 .net "master_q_bar", 0 0, L_0x561b283ef2c0;  1 drivers
L_0x7fcde0584238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27ffadf0_0 .net "preset", 0 0, L_0x7fcde0584238;  1 drivers
v0x561b27ffaf20_0 .net "q", 0 0, L_0x561b283ef970;  alias, 1 drivers
v0x561b27ffafc0_0 .net "q_bar", 0 0, L_0x561b283efbb0;  1 drivers
S_0x561b27ff7c40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ff7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ef3c0 .functor AND 1, L_0x561b283f02a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ef480 .functor NOT 1, L_0x561b283ef3c0, C4<0>, C4<0>, C4<0>;
L_0x561b283ef590 .functor AND 1, L_0x561b283ef760, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ef620 .functor NOT 1, L_0x561b283ef590, C4<0>, C4<0>, C4<0>;
v0x561b27ff8bd0_0 .net *"_ivl_0", 0 0, L_0x561b283ef3c0;  1 drivers
v0x561b27ff8cd0_0 .net *"_ivl_4", 0 0, L_0x561b283ef590;  1 drivers
v0x561b27ff8db0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff8e50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ff8ef0_0 .net "preset", 0 0, L_0x7fcde0584238;  alias, 1 drivers
v0x561b27ff8f90_0 .net "q", 0 0, L_0x561b283ef090;  alias, 1 drivers
v0x561b27ff9030_0 .net "q_bar", 0 0, L_0x561b283ef2c0;  alias, 1 drivers
v0x561b27ff90d0_0 .net "reset", 0 0, L_0x561b283ef760;  1 drivers
v0x561b27ff9170_0 .net "set", 0 0, L_0x561b283f02a0;  alias, 1 drivers
S_0x561b27ff7f30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ff7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283eef20 .functor AND 1, L_0x561b283ef480, L_0x7fcde0584238, C4<1>, C4<1>;
L_0x561b283eef90 .functor AND 1, L_0x561b283eef20, L_0x561b283ef2c0, C4<1>, C4<1>;
L_0x561b283ef090 .functor NOT 1, L_0x561b283eef90, C4<0>, C4<0>, C4<0>;
L_0x561b283ef190 .functor AND 1, L_0x561b283ef620, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ef250 .functor AND 1, L_0x561b283ef190, L_0x561b283ef090, C4<1>, C4<1>;
L_0x561b283ef2c0 .functor NOT 1, L_0x561b283ef250, C4<0>, C4<0>, C4<0>;
v0x561b27ff8210_0 .net *"_ivl_0", 0 0, L_0x561b283eef20;  1 drivers
v0x561b27ff8310_0 .net *"_ivl_2", 0 0, L_0x561b283eef90;  1 drivers
v0x561b27ff83f0_0 .net *"_ivl_6", 0 0, L_0x561b283ef190;  1 drivers
v0x561b27ff84b0_0 .net *"_ivl_8", 0 0, L_0x561b283ef250;  1 drivers
v0x561b27ff8590_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff8680_0 .net "preset", 0 0, L_0x7fcde0584238;  alias, 1 drivers
v0x561b27ff8740_0 .net "q", 0 0, L_0x561b283ef090;  alias, 1 drivers
v0x561b27ff8800_0 .net "q_bar", 0 0, L_0x561b283ef2c0;  alias, 1 drivers
v0x561b27ff88c0_0 .net "reset", 0 0, L_0x561b283ef620;  1 drivers
v0x561b27ff8a10_0 .net "set", 0 0, L_0x561b283ef480;  1 drivers
S_0x561b27ff9340 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ff7960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283efcf0 .functor AND 1, L_0x561b283ef090, L_0x561b283f0070, C4<1>, C4<1>;
L_0x561b283efd60 .functor NOT 1, L_0x561b283efcf0, C4<0>, C4<0>, C4<0>;
L_0x561b283efe70 .functor AND 1, L_0x561b283ef2c0, L_0x561b283f0070, C4<1>, C4<1>;
L_0x561b283eff30 .functor NOT 1, L_0x561b283efe70, C4<0>, C4<0>, C4<0>;
v0x561b27ffa280_0 .net *"_ivl_0", 0 0, L_0x561b283efcf0;  1 drivers
v0x561b27ffa380_0 .net *"_ivl_4", 0 0, L_0x561b283efe70;  1 drivers
v0x561b27ffa460_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffa500_0 .net "enable", 0 0, L_0x561b283f0070;  1 drivers
v0x561b27ffa5a0_0 .net "preset", 0 0, L_0x7fcde0584238;  alias, 1 drivers
v0x561b27ffa640_0 .net "q", 0 0, L_0x561b283ef970;  alias, 1 drivers
v0x561b27ffa6e0_0 .net "q_bar", 0 0, L_0x561b283efbb0;  alias, 1 drivers
v0x561b27ffa780_0 .net "reset", 0 0, L_0x561b283ef2c0;  alias, 1 drivers
v0x561b27ffa870_0 .net "set", 0 0, L_0x561b283ef090;  alias, 1 drivers
S_0x561b27ff95a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ff9340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ef820 .functor AND 1, L_0x561b283efd60, L_0x7fcde0584238, C4<1>, C4<1>;
L_0x561b283ef8b0 .functor AND 1, L_0x561b283ef820, L_0x561b283efbb0, C4<1>, C4<1>;
L_0x561b283ef970 .functor NOT 1, L_0x561b283ef8b0, C4<0>, C4<0>, C4<0>;
L_0x561b283efa30 .functor AND 1, L_0x561b283eff30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283efaf0 .functor AND 1, L_0x561b283efa30, L_0x561b283ef970, C4<1>, C4<1>;
L_0x561b283efbb0 .functor NOT 1, L_0x561b283efaf0, C4<0>, C4<0>, C4<0>;
v0x561b27ff9860_0 .net *"_ivl_0", 0 0, L_0x561b283ef820;  1 drivers
v0x561b27ff9960_0 .net *"_ivl_2", 0 0, L_0x561b283ef8b0;  1 drivers
v0x561b27ff9a40_0 .net *"_ivl_6", 0 0, L_0x561b283efa30;  1 drivers
v0x561b27ff9b30_0 .net *"_ivl_8", 0 0, L_0x561b283efaf0;  1 drivers
v0x561b27ff9c10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ff9d00_0 .net "preset", 0 0, L_0x7fcde0584238;  alias, 1 drivers
v0x561b27ff9df0_0 .net "q", 0 0, L_0x561b283ef970;  alias, 1 drivers
v0x561b27ff9eb0_0 .net "q_bar", 0 0, L_0x561b283efbb0;  alias, 1 drivers
v0x561b27ff9f70_0 .net "reset", 0 0, L_0x561b283eff30;  1 drivers
v0x561b27ffa0c0_0 .net "set", 0 0, L_0x561b283efd60;  1 drivers
S_0x561b27ffbad0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b27fddd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f1820 .functor AND 1, L_0x561b27f338c0, L_0x561b283f2230, C4<1>, C4<1>;
L_0x561b283f18b0 .functor NOT 1, L_0x561b27f338c0, C4<0>, C4<0>, C4<0>;
L_0x561b283f1920 .functor AND 1, L_0x561b283f18b0, L_0x561b283f10b0, C4<1>, C4<1>;
L_0x561b283f19e0 .functor OR 1, L_0x561b283f1820, L_0x561b283f1920, C4<0>, C4<0>;
o0x7fcde0645bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b27fff4d0_0 name=_ivl_0
v0x561b27fff5d0_0 .net *"_ivl_4", 0 0, L_0x561b283f1820;  1 drivers
v0x561b27fff6b0_0 .net *"_ivl_6", 0 0, L_0x561b283f18b0;  1 drivers
v0x561b27fff770_0 .net *"_ivl_8", 0 0, L_0x561b283f1920;  1 drivers
v0x561b27fff850_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27fff940_0 .net "data", 0 0, L_0x561b283f2230;  1 drivers
v0x561b27fffa00_0 .net "enable_in", 0 0, L_0x561b27f338c0;  alias, 1 drivers
v0x561b27fffaa0_0 .net "enable_out", 0 0, L_0x561b283e69b0;  alias, 1 drivers
v0x561b27fffb40_0 .net "out", 0 0, L_0x561b283f0420;  1 drivers
v0x561b27fffc90_0 .net "q", 0 0, L_0x561b283f10b0;  1 drivers
v0x561b27fffd30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f0420 .functor MUXZ 1, o0x7fcde0645bb8, L_0x561b283f10b0, L_0x561b283e69b0, C4<>;
S_0x561b27ffbd20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27ffbad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f0ea0 .functor NOT 1, L_0x561b283f19e0, C4<0>, C4<0>, C4<0>;
L_0x561b283f17b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b27ffee00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffeec0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ffef80_0 .net "d", 0 0, L_0x561b283f19e0;  1 drivers
v0x561b27fff020_0 .net "master_q", 0 0, L_0x561b283f07d0;  1 drivers
v0x561b27fff0c0_0 .net "master_q_bar", 0 0, L_0x561b283f0a00;  1 drivers
L_0x7fcde0584280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27fff1b0_0 .net "preset", 0 0, L_0x7fcde0584280;  1 drivers
v0x561b27fff2e0_0 .net "q", 0 0, L_0x561b283f10b0;  alias, 1 drivers
v0x561b27fff380_0 .net "q_bar", 0 0, L_0x561b283f12f0;  1 drivers
S_0x561b27ffc000 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f0b00 .functor AND 1, L_0x561b283f19e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f0bc0 .functor NOT 1, L_0x561b283f0b00, C4<0>, C4<0>, C4<0>;
L_0x561b283f0cd0 .functor AND 1, L_0x561b283f0ea0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f0d60 .functor NOT 1, L_0x561b283f0cd0, C4<0>, C4<0>, C4<0>;
v0x561b27ffcf90_0 .net *"_ivl_0", 0 0, L_0x561b283f0b00;  1 drivers
v0x561b27ffd090_0 .net *"_ivl_4", 0 0, L_0x561b283f0cd0;  1 drivers
v0x561b27ffd170_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffd210_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27ffd2b0_0 .net "preset", 0 0, L_0x7fcde0584280;  alias, 1 drivers
v0x561b27ffd350_0 .net "q", 0 0, L_0x561b283f07d0;  alias, 1 drivers
v0x561b27ffd3f0_0 .net "q_bar", 0 0, L_0x561b283f0a00;  alias, 1 drivers
v0x561b27ffd490_0 .net "reset", 0 0, L_0x561b283f0ea0;  1 drivers
v0x561b27ffd530_0 .net "set", 0 0, L_0x561b283f19e0;  alias, 1 drivers
S_0x561b27ffc2f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ffc000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280002f0 .functor AND 1, L_0x561b283f0bc0, L_0x7fcde0584280, C4<1>, C4<1>;
L_0x561b283f06d0 .functor AND 1, L_0x561b280002f0, L_0x561b283f0a00, C4<1>, C4<1>;
L_0x561b283f07d0 .functor NOT 1, L_0x561b283f06d0, C4<0>, C4<0>, C4<0>;
L_0x561b283f08d0 .functor AND 1, L_0x561b283f0d60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f0990 .functor AND 1, L_0x561b283f08d0, L_0x561b283f07d0, C4<1>, C4<1>;
L_0x561b283f0a00 .functor NOT 1, L_0x561b283f0990, C4<0>, C4<0>, C4<0>;
v0x561b27ffc5d0_0 .net *"_ivl_0", 0 0, L_0x561b280002f0;  1 drivers
v0x561b27ffc6d0_0 .net *"_ivl_2", 0 0, L_0x561b283f06d0;  1 drivers
v0x561b27ffc7b0_0 .net *"_ivl_6", 0 0, L_0x561b283f08d0;  1 drivers
v0x561b27ffc870_0 .net *"_ivl_8", 0 0, L_0x561b283f0990;  1 drivers
v0x561b27ffc950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffca40_0 .net "preset", 0 0, L_0x7fcde0584280;  alias, 1 drivers
v0x561b27ffcb00_0 .net "q", 0 0, L_0x561b283f07d0;  alias, 1 drivers
v0x561b27ffcbc0_0 .net "q_bar", 0 0, L_0x561b283f0a00;  alias, 1 drivers
v0x561b27ffcc80_0 .net "reset", 0 0, L_0x561b283f0d60;  1 drivers
v0x561b27ffcdd0_0 .net "set", 0 0, L_0x561b283f0bc0;  1 drivers
S_0x561b27ffd700 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27ffbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f1430 .functor AND 1, L_0x561b283f07d0, L_0x561b283f17b0, C4<1>, C4<1>;
L_0x561b283f14a0 .functor NOT 1, L_0x561b283f1430, C4<0>, C4<0>, C4<0>;
L_0x561b283f15b0 .functor AND 1, L_0x561b283f0a00, L_0x561b283f17b0, C4<1>, C4<1>;
L_0x561b283f1670 .functor NOT 1, L_0x561b283f15b0, C4<0>, C4<0>, C4<0>;
v0x561b27ffe640_0 .net *"_ivl_0", 0 0, L_0x561b283f1430;  1 drivers
v0x561b27ffe740_0 .net *"_ivl_4", 0 0, L_0x561b283f15b0;  1 drivers
v0x561b27ffe820_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffe8c0_0 .net "enable", 0 0, L_0x561b283f17b0;  1 drivers
v0x561b27ffe960_0 .net "preset", 0 0, L_0x7fcde0584280;  alias, 1 drivers
v0x561b27ffea00_0 .net "q", 0 0, L_0x561b283f10b0;  alias, 1 drivers
v0x561b27ffeaa0_0 .net "q_bar", 0 0, L_0x561b283f12f0;  alias, 1 drivers
v0x561b27ffeb40_0 .net "reset", 0 0, L_0x561b283f0a00;  alias, 1 drivers
v0x561b27ffec30_0 .net "set", 0 0, L_0x561b283f07d0;  alias, 1 drivers
S_0x561b27ffd960 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27ffd700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f0f60 .functor AND 1, L_0x561b283f14a0, L_0x7fcde0584280, C4<1>, C4<1>;
L_0x561b283f0ff0 .functor AND 1, L_0x561b283f0f60, L_0x561b283f12f0, C4<1>, C4<1>;
L_0x561b283f10b0 .functor NOT 1, L_0x561b283f0ff0, C4<0>, C4<0>, C4<0>;
L_0x561b283f1170 .functor AND 1, L_0x561b283f1670, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f1230 .functor AND 1, L_0x561b283f1170, L_0x561b283f10b0, C4<1>, C4<1>;
L_0x561b283f12f0 .functor NOT 1, L_0x561b283f1230, C4<0>, C4<0>, C4<0>;
v0x561b27ffdc20_0 .net *"_ivl_0", 0 0, L_0x561b283f0f60;  1 drivers
v0x561b27ffdd20_0 .net *"_ivl_2", 0 0, L_0x561b283f0ff0;  1 drivers
v0x561b27ffde00_0 .net *"_ivl_6", 0 0, L_0x561b283f1170;  1 drivers
v0x561b27ffdef0_0 .net *"_ivl_8", 0 0, L_0x561b283f1230;  1 drivers
v0x561b27ffdfd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27ffe0c0_0 .net "preset", 0 0, L_0x7fcde0584280;  alias, 1 drivers
v0x561b27ffe1b0_0 .net "q", 0 0, L_0x561b283f10b0;  alias, 1 drivers
v0x561b27ffe270_0 .net "q_bar", 0 0, L_0x561b283f12f0;  alias, 1 drivers
v0x561b27ffe330_0 .net "reset", 0 0, L_0x561b283f1670;  1 drivers
v0x561b27ffe480_0 .net "set", 0 0, L_0x561b283f14a0;  1 drivers
S_0x561b28000570 .scope module, "mem7" "byte_register" 12 66, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b280226d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28022790_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28022a60_0 .net "enable_in", 0 0, L_0x561b283fe820;  1 drivers
v0x561b28022b00_0 .net "enable_out", 0 0, L_0x561b283fea60;  1 drivers
v0x561b28022cb0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28022d50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283fdbb0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283fdca0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283fdd90 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283fde80 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283fdf70 .part v0x561b28256fd0_0, 4, 1;
L_0x561b283fe060 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283fe190 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283fe280 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b283fe3c0_0_0 .concat [ 1 1 1 1], L_0x561b283f2bd0, L_0x561b283f3f00, L_0x561b283f5440, L_0x561b283f6980;
LS_0x561b283fe3c0_0_4 .concat [ 1 1 1 1], L_0x561b283f8190, L_0x561b283f97c0, L_0x561b283fadf0, L_0x561b283fc340;
L_0x561b283fe3c0 .concat [ 4 4 0 0], LS_0x561b283fe3c0_0_0, LS_0x561b283fe3c0_0_4;
S_0x561b280007f0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f3bf0 .functor AND 1, L_0x561b283fe820, L_0x561b283fdbb0, C4<1>, C4<1>;
L_0x561b283f3c80 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283f3cf0 .functor AND 1, L_0x561b283f3c80, L_0x561b283f34e0, C4<1>, C4<1>;
L_0x561b283f3db0 .functor OR 1, L_0x561b283f3bf0, L_0x561b283f3cf0, C4<0>, C4<0>;
o0x7fcde0646998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28004180_0 name=_ivl_0
v0x561b28004280_0 .net *"_ivl_4", 0 0, L_0x561b283f3bf0;  1 drivers
v0x561b28004360_0 .net *"_ivl_6", 0 0, L_0x561b283f3c80;  1 drivers
v0x561b28004420_0 .net *"_ivl_8", 0 0, L_0x561b283f3cf0;  1 drivers
v0x561b28004500_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280045f0_0 .net "data", 0 0, L_0x561b283fdbb0;  1 drivers
v0x561b280046b0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b28004770_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28004830_0 .net "out", 0 0, L_0x561b283f2bd0;  1 drivers
v0x561b28004980_0 .net "q", 0 0, L_0x561b283f34e0;  1 drivers
v0x561b28004a20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f2bd0 .functor MUXZ 1, o0x7fcde0646998, L_0x561b283f34e0, L_0x561b283fea60, C4<>;
S_0x561b28000af0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280007f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f32d0 .functor NOT 1, L_0x561b283f3db0, C4<0>, C4<0>, C4<0>;
L_0x561b283f3b80 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28003ab0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28003b70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28003c30_0 .net "d", 0 0, L_0x561b283f3db0;  1 drivers
v0x561b28003cd0_0 .net "master_q", 0 0, L_0x561b283f2ce0;  1 drivers
v0x561b28003d70_0 .net "master_q_bar", 0 0, L_0x561b283f2ec0;  1 drivers
L_0x7fcde0584358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28003e60_0 .net "preset", 0 0, L_0x7fcde0584358;  1 drivers
v0x561b28003f90_0 .net "q", 0 0, L_0x561b283f34e0;  alias, 1 drivers
v0x561b28004030_0 .net "q_bar", 0 0, L_0x561b283f36f0;  1 drivers
S_0x561b28000dd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28000af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f2f80 .functor AND 1, L_0x561b283f3db0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f3040 .functor NOT 1, L_0x561b283f2f80, C4<0>, C4<0>, C4<0>;
L_0x561b283f3150 .functor AND 1, L_0x561b283f32d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f31c0 .functor NOT 1, L_0x561b283f3150, C4<0>, C4<0>, C4<0>;
v0x561b28001cd0_0 .net *"_ivl_0", 0 0, L_0x561b283f2f80;  1 drivers
v0x561b28001dd0_0 .net *"_ivl_4", 0 0, L_0x561b283f3150;  1 drivers
v0x561b28001eb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28001f50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28001ff0_0 .net "preset", 0 0, L_0x7fcde0584358;  alias, 1 drivers
v0x561b28002090_0 .net "q", 0 0, L_0x561b283f2ce0;  alias, 1 drivers
v0x561b28002130_0 .net "q_bar", 0 0, L_0x561b283f2ec0;  alias, 1 drivers
v0x561b280021d0_0 .net "reset", 0 0, L_0x561b283f32d0;  1 drivers
v0x561b28002270_0 .net "set", 0 0, L_0x561b283f3db0;  alias, 1 drivers
S_0x561b280010c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28000dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283e6ae0 .functor AND 1, L_0x561b283f3040, L_0x7fcde0584358, C4<1>, C4<1>;
L_0x561b283f2c70 .functor AND 1, L_0x561b283e6ae0, L_0x561b283f2ec0, C4<1>, C4<1>;
L_0x561b283f2ce0 .functor NOT 1, L_0x561b283f2c70, C4<0>, C4<0>, C4<0>;
L_0x561b283f2de0 .functor AND 1, L_0x561b283f31c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f2e50 .functor AND 1, L_0x561b283f2de0, L_0x561b283f2ce0, C4<1>, C4<1>;
L_0x561b283f2ec0 .functor NOT 1, L_0x561b283f2e50, C4<0>, C4<0>, C4<0>;
v0x561b280013a0_0 .net *"_ivl_0", 0 0, L_0x561b283e6ae0;  1 drivers
v0x561b280014a0_0 .net *"_ivl_2", 0 0, L_0x561b283f2c70;  1 drivers
v0x561b28001580_0 .net *"_ivl_6", 0 0, L_0x561b283f2de0;  1 drivers
v0x561b28001640_0 .net *"_ivl_8", 0 0, L_0x561b283f2e50;  1 drivers
v0x561b28001720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28001810_0 .net "preset", 0 0, L_0x7fcde0584358;  alias, 1 drivers
v0x561b280018d0_0 .net "q", 0 0, L_0x561b283f2ce0;  alias, 1 drivers
v0x561b28001990_0 .net "q_bar", 0 0, L_0x561b283f2ec0;  alias, 1 drivers
v0x561b28001a50_0 .net "reset", 0 0, L_0x561b283f31c0;  1 drivers
v0x561b28001b10_0 .net "set", 0 0, L_0x561b283f3040;  1 drivers
S_0x561b280023b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28000af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f3830 .functor AND 1, L_0x561b283f2ce0, L_0x561b283f3b80, C4<1>, C4<1>;
L_0x561b283f38a0 .functor NOT 1, L_0x561b283f3830, C4<0>, C4<0>, C4<0>;
L_0x561b283f39b0 .functor AND 1, L_0x561b283f2ec0, L_0x561b283f3b80, C4<1>, C4<1>;
L_0x561b283f3a70 .functor NOT 1, L_0x561b283f39b0, C4<0>, C4<0>, C4<0>;
v0x561b280032f0_0 .net *"_ivl_0", 0 0, L_0x561b283f3830;  1 drivers
v0x561b280033f0_0 .net *"_ivl_4", 0 0, L_0x561b283f39b0;  1 drivers
v0x561b280034d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28003570_0 .net "enable", 0 0, L_0x561b283f3b80;  1 drivers
v0x561b28003610_0 .net "preset", 0 0, L_0x7fcde0584358;  alias, 1 drivers
v0x561b280036b0_0 .net "q", 0 0, L_0x561b283f34e0;  alias, 1 drivers
v0x561b28003750_0 .net "q_bar", 0 0, L_0x561b283f36f0;  alias, 1 drivers
v0x561b280037f0_0 .net "reset", 0 0, L_0x561b283f2ec0;  alias, 1 drivers
v0x561b280038e0_0 .net "set", 0 0, L_0x561b283f2ce0;  alias, 1 drivers
S_0x561b28002610 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280023b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f3390 .functor AND 1, L_0x561b283f38a0, L_0x7fcde0584358, C4<1>, C4<1>;
L_0x561b283f3420 .functor AND 1, L_0x561b283f3390, L_0x561b283f36f0, C4<1>, C4<1>;
L_0x561b283f34e0 .functor NOT 1, L_0x561b283f3420, C4<0>, C4<0>, C4<0>;
L_0x561b283f35a0 .functor AND 1, L_0x561b283f3a70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f3630 .functor AND 1, L_0x561b283f35a0, L_0x561b283f34e0, C4<1>, C4<1>;
L_0x561b283f36f0 .functor NOT 1, L_0x561b283f3630, C4<0>, C4<0>, C4<0>;
v0x561b280028d0_0 .net *"_ivl_0", 0 0, L_0x561b283f3390;  1 drivers
v0x561b280029d0_0 .net *"_ivl_2", 0 0, L_0x561b283f3420;  1 drivers
v0x561b28002ab0_0 .net *"_ivl_6", 0 0, L_0x561b283f35a0;  1 drivers
v0x561b28002ba0_0 .net *"_ivl_8", 0 0, L_0x561b283f3630;  1 drivers
v0x561b28002c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28002d70_0 .net "preset", 0 0, L_0x7fcde0584358;  alias, 1 drivers
v0x561b28002e60_0 .net "q", 0 0, L_0x561b283f34e0;  alias, 1 drivers
v0x561b28002f20_0 .net "q_bar", 0 0, L_0x561b283f36f0;  alias, 1 drivers
v0x561b28002fe0_0 .net "reset", 0 0, L_0x561b283f3a70;  1 drivers
v0x561b28003130_0 .net "set", 0 0, L_0x561b283f38a0;  1 drivers
S_0x561b28004b80 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f5130 .functor AND 1, L_0x561b283fe820, L_0x561b283fdca0, C4<1>, C4<1>;
L_0x561b283f51c0 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283f5230 .functor AND 1, L_0x561b283f51c0, L_0x561b283f4a20, C4<1>, C4<1>;
L_0x561b283f52f0 .functor OR 1, L_0x561b283f5130, L_0x561b283f5230, C4<0>, C4<0>;
o0x7fcde06476b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28008580_0 name=_ivl_0
v0x561b28008680_0 .net *"_ivl_4", 0 0, L_0x561b283f5130;  1 drivers
v0x561b28008760_0 .net *"_ivl_6", 0 0, L_0x561b283f51c0;  1 drivers
v0x561b28008820_0 .net *"_ivl_8", 0 0, L_0x561b283f5230;  1 drivers
v0x561b28008900_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280089f0_0 .net "data", 0 0, L_0x561b283fdca0;  1 drivers
v0x561b28008ab0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b28008b50_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28008bf0_0 .net "out", 0 0, L_0x561b283f3f00;  1 drivers
v0x561b28008d20_0 .net "q", 0 0, L_0x561b283f4a20;  1 drivers
v0x561b28008dc0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f3f00 .functor MUXZ 1, o0x7fcde06476b8, L_0x561b283f4a20, L_0x561b283fea60, C4<>;
S_0x561b28004df0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28004b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f4810 .functor NOT 1, L_0x561b283f52f0, C4<0>, C4<0>, C4<0>;
L_0x561b283f50c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28007eb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28007f70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28008030_0 .net "d", 0 0, L_0x561b283f52f0;  1 drivers
v0x561b280080d0_0 .net "master_q", 0 0, L_0x561b283f41a0;  1 drivers
v0x561b28008170_0 .net "master_q_bar", 0 0, L_0x561b283f43a0;  1 drivers
L_0x7fcde05843a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28008260_0 .net "preset", 0 0, L_0x7fcde05843a0;  1 drivers
v0x561b28008390_0 .net "q", 0 0, L_0x561b283f4a20;  alias, 1 drivers
v0x561b28008430_0 .net "q_bar", 0 0, L_0x561b283f4c30;  1 drivers
S_0x561b280050b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28004df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f44a0 .functor AND 1, L_0x561b283f52f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f4560 .functor NOT 1, L_0x561b283f44a0, C4<0>, C4<0>, C4<0>;
L_0x561b283f4670 .functor AND 1, L_0x561b283f4810, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f4700 .functor NOT 1, L_0x561b283f4670, C4<0>, C4<0>, C4<0>;
v0x561b28006040_0 .net *"_ivl_0", 0 0, L_0x561b283f44a0;  1 drivers
v0x561b28006140_0 .net *"_ivl_4", 0 0, L_0x561b283f4670;  1 drivers
v0x561b28006220_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280062c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28006360_0 .net "preset", 0 0, L_0x7fcde05843a0;  alias, 1 drivers
v0x561b28006400_0 .net "q", 0 0, L_0x561b283f41a0;  alias, 1 drivers
v0x561b280064a0_0 .net "q_bar", 0 0, L_0x561b283f43a0;  alias, 1 drivers
v0x561b28006540_0 .net "reset", 0 0, L_0x561b283f4810;  1 drivers
v0x561b280065e0_0 .net "set", 0 0, L_0x561b283f52f0;  alias, 1 drivers
S_0x561b280053a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280050b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f4030 .functor AND 1, L_0x561b283f4560, L_0x7fcde05843a0, C4<1>, C4<1>;
L_0x561b283f40a0 .functor AND 1, L_0x561b283f4030, L_0x561b283f43a0, C4<1>, C4<1>;
L_0x561b283f41a0 .functor NOT 1, L_0x561b283f40a0, C4<0>, C4<0>, C4<0>;
L_0x561b283f42a0 .functor AND 1, L_0x561b283f4700, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f4330 .functor AND 1, L_0x561b283f42a0, L_0x561b283f41a0, C4<1>, C4<1>;
L_0x561b283f43a0 .functor NOT 1, L_0x561b283f4330, C4<0>, C4<0>, C4<0>;
v0x561b28005680_0 .net *"_ivl_0", 0 0, L_0x561b283f4030;  1 drivers
v0x561b28005780_0 .net *"_ivl_2", 0 0, L_0x561b283f40a0;  1 drivers
v0x561b28005860_0 .net *"_ivl_6", 0 0, L_0x561b283f42a0;  1 drivers
v0x561b28005920_0 .net *"_ivl_8", 0 0, L_0x561b283f4330;  1 drivers
v0x561b28005a00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28005af0_0 .net "preset", 0 0, L_0x7fcde05843a0;  alias, 1 drivers
v0x561b28005bb0_0 .net "q", 0 0, L_0x561b283f41a0;  alias, 1 drivers
v0x561b28005c70_0 .net "q_bar", 0 0, L_0x561b283f43a0;  alias, 1 drivers
v0x561b28005d30_0 .net "reset", 0 0, L_0x561b283f4700;  1 drivers
v0x561b28005e80_0 .net "set", 0 0, L_0x561b283f4560;  1 drivers
S_0x561b280067b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28004df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f4d70 .functor AND 1, L_0x561b283f41a0, L_0x561b283f50c0, C4<1>, C4<1>;
L_0x561b283f4de0 .functor NOT 1, L_0x561b283f4d70, C4<0>, C4<0>, C4<0>;
L_0x561b283f4ef0 .functor AND 1, L_0x561b283f43a0, L_0x561b283f50c0, C4<1>, C4<1>;
L_0x561b283f4fb0 .functor NOT 1, L_0x561b283f4ef0, C4<0>, C4<0>, C4<0>;
v0x561b280076f0_0 .net *"_ivl_0", 0 0, L_0x561b283f4d70;  1 drivers
v0x561b280077f0_0 .net *"_ivl_4", 0 0, L_0x561b283f4ef0;  1 drivers
v0x561b280078d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28007970_0 .net "enable", 0 0, L_0x561b283f50c0;  1 drivers
v0x561b28007a10_0 .net "preset", 0 0, L_0x7fcde05843a0;  alias, 1 drivers
v0x561b28007ab0_0 .net "q", 0 0, L_0x561b283f4a20;  alias, 1 drivers
v0x561b28007b50_0 .net "q_bar", 0 0, L_0x561b283f4c30;  alias, 1 drivers
v0x561b28007bf0_0 .net "reset", 0 0, L_0x561b283f43a0;  alias, 1 drivers
v0x561b28007ce0_0 .net "set", 0 0, L_0x561b283f41a0;  alias, 1 drivers
S_0x561b28006a10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280067b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f48d0 .functor AND 1, L_0x561b283f4de0, L_0x7fcde05843a0, C4<1>, C4<1>;
L_0x561b283f4960 .functor AND 1, L_0x561b283f48d0, L_0x561b283f4c30, C4<1>, C4<1>;
L_0x561b283f4a20 .functor NOT 1, L_0x561b283f4960, C4<0>, C4<0>, C4<0>;
L_0x561b283f4ae0 .functor AND 1, L_0x561b283f4fb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f4b70 .functor AND 1, L_0x561b283f4ae0, L_0x561b283f4a20, C4<1>, C4<1>;
L_0x561b283f4c30 .functor NOT 1, L_0x561b283f4b70, C4<0>, C4<0>, C4<0>;
v0x561b28006cd0_0 .net *"_ivl_0", 0 0, L_0x561b283f48d0;  1 drivers
v0x561b28006dd0_0 .net *"_ivl_2", 0 0, L_0x561b283f4960;  1 drivers
v0x561b28006eb0_0 .net *"_ivl_6", 0 0, L_0x561b283f4ae0;  1 drivers
v0x561b28006fa0_0 .net *"_ivl_8", 0 0, L_0x561b283f4b70;  1 drivers
v0x561b28007080_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28007170_0 .net "preset", 0 0, L_0x7fcde05843a0;  alias, 1 drivers
v0x561b28007260_0 .net "q", 0 0, L_0x561b283f4a20;  alias, 1 drivers
v0x561b28007320_0 .net "q_bar", 0 0, L_0x561b283f4c30;  alias, 1 drivers
v0x561b280073e0_0 .net "reset", 0 0, L_0x561b283f4fb0;  1 drivers
v0x561b28007530_0 .net "set", 0 0, L_0x561b283f4de0;  1 drivers
S_0x561b28008f00 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f6670 .functor AND 1, L_0x561b283fe820, L_0x561b283fdd90, C4<1>, C4<1>;
L_0x561b283f6700 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283f6770 .functor AND 1, L_0x561b283f6700, L_0x561b283f5f60, C4<1>, C4<1>;
L_0x561b283f6830 .functor OR 1, L_0x561b283f6670, L_0x561b283f6770, C4<0>, C4<0>;
o0x7fcde0648378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2800c970_0 name=_ivl_0
v0x561b2800ca70_0 .net *"_ivl_4", 0 0, L_0x561b283f6670;  1 drivers
v0x561b2800cb50_0 .net *"_ivl_6", 0 0, L_0x561b283f6700;  1 drivers
v0x561b2800cc10_0 .net *"_ivl_8", 0 0, L_0x561b283f6770;  1 drivers
v0x561b2800ccf0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2800cde0_0 .net "data", 0 0, L_0x561b283fdd90;  1 drivers
v0x561b2800cea0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b2800cf90_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b2800d080_0 .net "out", 0 0, L_0x561b283f5440;  1 drivers
v0x561b2800d1d0_0 .net "q", 0 0, L_0x561b283f5f60;  1 drivers
v0x561b2800d270_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f5440 .functor MUXZ 1, o0x7fcde0648378, L_0x561b283f5f60, L_0x561b283fea60, C4<>;
S_0x561b28009150 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28008f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f5d50 .functor NOT 1, L_0x561b283f6830, C4<0>, C4<0>, C4<0>;
L_0x561b283f6600 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2800c2a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800c360_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2800c420_0 .net "d", 0 0, L_0x561b283f6830;  1 drivers
v0x561b2800c4c0_0 .net "master_q", 0 0, L_0x561b283f56e0;  1 drivers
v0x561b2800c560_0 .net "master_q_bar", 0 0, L_0x561b283f58e0;  1 drivers
L_0x7fcde05843e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2800c650_0 .net "preset", 0 0, L_0x7fcde05843e8;  1 drivers
v0x561b2800c780_0 .net "q", 0 0, L_0x561b283f5f60;  alias, 1 drivers
v0x561b2800c820_0 .net "q_bar", 0 0, L_0x561b283f6170;  1 drivers
S_0x561b28009410 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28009150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f59e0 .functor AND 1, L_0x561b283f6830, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f5aa0 .functor NOT 1, L_0x561b283f59e0, C4<0>, C4<0>, C4<0>;
L_0x561b283f5bb0 .functor AND 1, L_0x561b283f5d50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f5c40 .functor NOT 1, L_0x561b283f5bb0, C4<0>, C4<0>, C4<0>;
v0x561b2800a3d0_0 .net *"_ivl_0", 0 0, L_0x561b283f59e0;  1 drivers
v0x561b2800a4d0_0 .net *"_ivl_4", 0 0, L_0x561b283f5bb0;  1 drivers
v0x561b2800a5b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800a650_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2800a6f0_0 .net "preset", 0 0, L_0x7fcde05843e8;  alias, 1 drivers
v0x561b2800a790_0 .net "q", 0 0, L_0x561b283f56e0;  alias, 1 drivers
v0x561b2800a860_0 .net "q_bar", 0 0, L_0x561b283f58e0;  alias, 1 drivers
v0x561b2800a930_0 .net "reset", 0 0, L_0x561b283f5d50;  1 drivers
v0x561b2800a9d0_0 .net "set", 0 0, L_0x561b283f6830;  alias, 1 drivers
S_0x561b28009700 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28009410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f5570 .functor AND 1, L_0x561b283f5aa0, L_0x7fcde05843e8, C4<1>, C4<1>;
L_0x561b283f55e0 .functor AND 1, L_0x561b283f5570, L_0x561b283f58e0, C4<1>, C4<1>;
L_0x561b283f56e0 .functor NOT 1, L_0x561b283f55e0, C4<0>, C4<0>, C4<0>;
L_0x561b283f57e0 .functor AND 1, L_0x561b283f5c40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f5870 .functor AND 1, L_0x561b283f57e0, L_0x561b283f56e0, C4<1>, C4<1>;
L_0x561b283f58e0 .functor NOT 1, L_0x561b283f5870, C4<0>, C4<0>, C4<0>;
v0x561b280099e0_0 .net *"_ivl_0", 0 0, L_0x561b283f5570;  1 drivers
v0x561b28009ae0_0 .net *"_ivl_2", 0 0, L_0x561b283f55e0;  1 drivers
v0x561b28009bc0_0 .net *"_ivl_6", 0 0, L_0x561b283f57e0;  1 drivers
v0x561b28009cb0_0 .net *"_ivl_8", 0 0, L_0x561b283f5870;  1 drivers
v0x561b28009d90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28009e80_0 .net "preset", 0 0, L_0x7fcde05843e8;  alias, 1 drivers
v0x561b28009f40_0 .net "q", 0 0, L_0x561b283f56e0;  alias, 1 drivers
v0x561b2800a000_0 .net "q_bar", 0 0, L_0x561b283f58e0;  alias, 1 drivers
v0x561b2800a0c0_0 .net "reset", 0 0, L_0x561b283f5c40;  1 drivers
v0x561b2800a210_0 .net "set", 0 0, L_0x561b283f5aa0;  1 drivers
S_0x561b2800aba0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28009150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f62b0 .functor AND 1, L_0x561b283f56e0, L_0x561b283f6600, C4<1>, C4<1>;
L_0x561b283f6320 .functor NOT 1, L_0x561b283f62b0, C4<0>, C4<0>, C4<0>;
L_0x561b283f6430 .functor AND 1, L_0x561b283f58e0, L_0x561b283f6600, C4<1>, C4<1>;
L_0x561b283f64f0 .functor NOT 1, L_0x561b283f6430, C4<0>, C4<0>, C4<0>;
v0x561b2800bae0_0 .net *"_ivl_0", 0 0, L_0x561b283f62b0;  1 drivers
v0x561b2800bbe0_0 .net *"_ivl_4", 0 0, L_0x561b283f6430;  1 drivers
v0x561b2800bcc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800bd60_0 .net "enable", 0 0, L_0x561b283f6600;  1 drivers
v0x561b2800be00_0 .net "preset", 0 0, L_0x7fcde05843e8;  alias, 1 drivers
v0x561b2800bea0_0 .net "q", 0 0, L_0x561b283f5f60;  alias, 1 drivers
v0x561b2800bf40_0 .net "q_bar", 0 0, L_0x561b283f6170;  alias, 1 drivers
v0x561b2800bfe0_0 .net "reset", 0 0, L_0x561b283f58e0;  alias, 1 drivers
v0x561b2800c0d0_0 .net "set", 0 0, L_0x561b283f56e0;  alias, 1 drivers
S_0x561b2800ae00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2800aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f5e10 .functor AND 1, L_0x561b283f6320, L_0x7fcde05843e8, C4<1>, C4<1>;
L_0x561b283f5ea0 .functor AND 1, L_0x561b283f5e10, L_0x561b283f6170, C4<1>, C4<1>;
L_0x561b283f5f60 .functor NOT 1, L_0x561b283f5ea0, C4<0>, C4<0>, C4<0>;
L_0x561b283f6020 .functor AND 1, L_0x561b283f64f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f60b0 .functor AND 1, L_0x561b283f6020, L_0x561b283f5f60, C4<1>, C4<1>;
L_0x561b283f6170 .functor NOT 1, L_0x561b283f60b0, C4<0>, C4<0>, C4<0>;
v0x561b2800b0c0_0 .net *"_ivl_0", 0 0, L_0x561b283f5e10;  1 drivers
v0x561b2800b1c0_0 .net *"_ivl_2", 0 0, L_0x561b283f5ea0;  1 drivers
v0x561b2800b2a0_0 .net *"_ivl_6", 0 0, L_0x561b283f6020;  1 drivers
v0x561b2800b390_0 .net *"_ivl_8", 0 0, L_0x561b283f60b0;  1 drivers
v0x561b2800b470_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800b560_0 .net "preset", 0 0, L_0x7fcde05843e8;  alias, 1 drivers
v0x561b2800b650_0 .net "q", 0 0, L_0x561b283f5f60;  alias, 1 drivers
v0x561b2800b710_0 .net "q_bar", 0 0, L_0x561b283f6170;  alias, 1 drivers
v0x561b2800b7d0_0 .net "reset", 0 0, L_0x561b283f64f0;  1 drivers
v0x561b2800b920_0 .net "set", 0 0, L_0x561b283f6320;  1 drivers
S_0x561b2800d3d0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f7c40 .functor AND 1, L_0x561b283fe820, L_0x561b283fde80, C4<1>, C4<1>;
L_0x561b283f7cd0 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283f7f50 .functor AND 1, L_0x561b283f7cd0, L_0x561b283f7500, C4<1>, C4<1>;
L_0x561b283f8010 .functor OR 1, L_0x561b283f7c40, L_0x561b283f7f50, C4<0>, C4<0>;
o0x7fcde0649038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28010da0_0 name=_ivl_0
v0x561b28010ea0_0 .net *"_ivl_4", 0 0, L_0x561b283f7c40;  1 drivers
v0x561b28010f80_0 .net *"_ivl_6", 0 0, L_0x561b283f7cd0;  1 drivers
v0x561b28011040_0 .net *"_ivl_8", 0 0, L_0x561b283f7f50;  1 drivers
v0x561b28011120_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28011210_0 .net "data", 0 0, L_0x561b283fde80;  1 drivers
v0x561b280112d0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b28011370_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28011410_0 .net "out", 0 0, L_0x561b283f6980;  1 drivers
v0x561b28011560_0 .net "q", 0 0, L_0x561b283f7500;  1 drivers
v0x561b28011600_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f6980 .functor MUXZ 1, o0x7fcde0649038, L_0x561b283f7500, L_0x561b283fea60, C4<>;
S_0x561b2800d620 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2800d3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f72f0 .functor NOT 1, L_0x561b283f8010, C4<0>, C4<0>, C4<0>;
L_0x561b283f7bd0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280106d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28010790_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28010850_0 .net "d", 0 0, L_0x561b283f8010;  1 drivers
v0x561b280108f0_0 .net "master_q", 0 0, L_0x561b283f6c20;  1 drivers
v0x561b28010990_0 .net "master_q_bar", 0 0, L_0x561b283f6e50;  1 drivers
L_0x7fcde0584430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28010a80_0 .net "preset", 0 0, L_0x7fcde0584430;  1 drivers
v0x561b28010bb0_0 .net "q", 0 0, L_0x561b283f7500;  alias, 1 drivers
v0x561b28010c50_0 .net "q_bar", 0 0, L_0x561b283f7740;  1 drivers
S_0x561b2800d900 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2800d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f6f50 .functor AND 1, L_0x561b283f8010, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f7010 .functor NOT 1, L_0x561b283f6f50, C4<0>, C4<0>, C4<0>;
L_0x561b283f7120 .functor AND 1, L_0x561b283f72f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f71b0 .functor NOT 1, L_0x561b283f7120, C4<0>, C4<0>, C4<0>;
v0x561b2800e890_0 .net *"_ivl_0", 0 0, L_0x561b283f6f50;  1 drivers
v0x561b2800e990_0 .net *"_ivl_4", 0 0, L_0x561b283f7120;  1 drivers
v0x561b2800ea70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800eb10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2800ebb0_0 .net "preset", 0 0, L_0x7fcde0584430;  alias, 1 drivers
v0x561b2800ec50_0 .net "q", 0 0, L_0x561b283f6c20;  alias, 1 drivers
v0x561b2800ecf0_0 .net "q_bar", 0 0, L_0x561b283f6e50;  alias, 1 drivers
v0x561b2800ed90_0 .net "reset", 0 0, L_0x561b283f72f0;  1 drivers
v0x561b2800ee30_0 .net "set", 0 0, L_0x561b283f8010;  alias, 1 drivers
S_0x561b2800dbf0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2800d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f6ab0 .functor AND 1, L_0x561b283f7010, L_0x7fcde0584430, C4<1>, C4<1>;
L_0x561b283f6b20 .functor AND 1, L_0x561b283f6ab0, L_0x561b283f6e50, C4<1>, C4<1>;
L_0x561b283f6c20 .functor NOT 1, L_0x561b283f6b20, C4<0>, C4<0>, C4<0>;
L_0x561b283f6d20 .functor AND 1, L_0x561b283f71b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f6de0 .functor AND 1, L_0x561b283f6d20, L_0x561b283f6c20, C4<1>, C4<1>;
L_0x561b283f6e50 .functor NOT 1, L_0x561b283f6de0, C4<0>, C4<0>, C4<0>;
v0x561b2800ded0_0 .net *"_ivl_0", 0 0, L_0x561b283f6ab0;  1 drivers
v0x561b2800dfd0_0 .net *"_ivl_2", 0 0, L_0x561b283f6b20;  1 drivers
v0x561b2800e0b0_0 .net *"_ivl_6", 0 0, L_0x561b283f6d20;  1 drivers
v0x561b2800e170_0 .net *"_ivl_8", 0 0, L_0x561b283f6de0;  1 drivers
v0x561b2800e250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800e340_0 .net "preset", 0 0, L_0x7fcde0584430;  alias, 1 drivers
v0x561b2800e400_0 .net "q", 0 0, L_0x561b283f6c20;  alias, 1 drivers
v0x561b2800e4c0_0 .net "q_bar", 0 0, L_0x561b283f6e50;  alias, 1 drivers
v0x561b2800e580_0 .net "reset", 0 0, L_0x561b283f71b0;  1 drivers
v0x561b2800e6d0_0 .net "set", 0 0, L_0x561b283f7010;  1 drivers
S_0x561b2800f000 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2800d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f7880 .functor AND 1, L_0x561b283f6c20, L_0x561b283f7bd0, C4<1>, C4<1>;
L_0x561b283f78f0 .functor NOT 1, L_0x561b283f7880, C4<0>, C4<0>, C4<0>;
L_0x561b283f7a00 .functor AND 1, L_0x561b283f6e50, L_0x561b283f7bd0, C4<1>, C4<1>;
L_0x561b283f7ac0 .functor NOT 1, L_0x561b283f7a00, C4<0>, C4<0>, C4<0>;
v0x561b2800ff10_0 .net *"_ivl_0", 0 0, L_0x561b283f7880;  1 drivers
v0x561b28010010_0 .net *"_ivl_4", 0 0, L_0x561b283f7a00;  1 drivers
v0x561b280100f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28010190_0 .net "enable", 0 0, L_0x561b283f7bd0;  1 drivers
v0x561b28010230_0 .net "preset", 0 0, L_0x7fcde0584430;  alias, 1 drivers
v0x561b280102d0_0 .net "q", 0 0, L_0x561b283f7500;  alias, 1 drivers
v0x561b28010370_0 .net "q_bar", 0 0, L_0x561b283f7740;  alias, 1 drivers
v0x561b28010410_0 .net "reset", 0 0, L_0x561b283f6e50;  alias, 1 drivers
v0x561b28010500_0 .net "set", 0 0, L_0x561b283f6c20;  alias, 1 drivers
S_0x561b2800f260 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2800f000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f73b0 .functor AND 1, L_0x561b283f78f0, L_0x7fcde0584430, C4<1>, C4<1>;
L_0x561b283f7440 .functor AND 1, L_0x561b283f73b0, L_0x561b283f7740, C4<1>, C4<1>;
L_0x561b283f7500 .functor NOT 1, L_0x561b283f7440, C4<0>, C4<0>, C4<0>;
L_0x561b283f75c0 .functor AND 1, L_0x561b283f7ac0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f7680 .functor AND 1, L_0x561b283f75c0, L_0x561b283f7500, C4<1>, C4<1>;
L_0x561b283f7740 .functor NOT 1, L_0x561b283f7680, C4<0>, C4<0>, C4<0>;
v0x561b2800f520_0 .net *"_ivl_0", 0 0, L_0x561b283f73b0;  1 drivers
v0x561b2800f620_0 .net *"_ivl_2", 0 0, L_0x561b283f7440;  1 drivers
v0x561b2800f700_0 .net *"_ivl_6", 0 0, L_0x561b283f75c0;  1 drivers
v0x561b2800f7c0_0 .net *"_ivl_8", 0 0, L_0x561b283f7680;  1 drivers
v0x561b2800f8a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2800f990_0 .net "preset", 0 0, L_0x7fcde0584430;  alias, 1 drivers
v0x561b2800fa80_0 .net "q", 0 0, L_0x561b283f7500;  alias, 1 drivers
v0x561b2800fb40_0 .net "q_bar", 0 0, L_0x561b283f7740;  alias, 1 drivers
v0x561b2800fc00_0 .net "reset", 0 0, L_0x561b283f7ac0;  1 drivers
v0x561b2800fd50_0 .net "set", 0 0, L_0x561b283f78f0;  1 drivers
S_0x561b28011760 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283f9480 .functor AND 1, L_0x561b283fe820, L_0x561b283fdf70, C4<1>, C4<1>;
L_0x561b283f9510 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283f9580 .functor AND 1, L_0x561b283f9510, L_0x561b283f8d10, C4<1>, C4<1>;
L_0x561b283f9640 .functor OR 1, L_0x561b283f9480, L_0x561b283f9580, C4<0>, C4<0>;
o0x7fcde0649cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28015180_0 name=_ivl_0
v0x561b28015280_0 .net *"_ivl_4", 0 0, L_0x561b283f9480;  1 drivers
v0x561b28015360_0 .net *"_ivl_6", 0 0, L_0x561b283f9510;  1 drivers
v0x561b28015420_0 .net *"_ivl_8", 0 0, L_0x561b283f9580;  1 drivers
v0x561b28015500_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280155f0_0 .net "data", 0 0, L_0x561b283fdf70;  1 drivers
v0x561b280156b0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b280157e0_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28015910_0 .net "out", 0 0, L_0x561b283f8190;  1 drivers
v0x561b28015a60_0 .net "q", 0 0, L_0x561b283f8d10;  1 drivers
v0x561b28015b00_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f8190 .functor MUXZ 1, o0x7fcde0649cf8, L_0x561b283f8d10, L_0x561b283fea60, C4<>;
S_0x561b28011a00 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28011760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f8b00 .functor NOT 1, L_0x561b283f9640, C4<0>, C4<0>, C4<0>;
L_0x561b283f9410 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28014ab0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28014b70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28014c30_0 .net "d", 0 0, L_0x561b283f9640;  1 drivers
v0x561b28014cd0_0 .net "master_q", 0 0, L_0x561b283f8430;  1 drivers
v0x561b28014d70_0 .net "master_q_bar", 0 0, L_0x561b283f8660;  1 drivers
L_0x7fcde0584478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28014e60_0 .net "preset", 0 0, L_0x7fcde0584478;  1 drivers
v0x561b28014f90_0 .net "q", 0 0, L_0x561b283f8d10;  alias, 1 drivers
v0x561b28015030_0 .net "q_bar", 0 0, L_0x561b283f8f50;  1 drivers
S_0x561b28011ce0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28011a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f8760 .functor AND 1, L_0x561b283f9640, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f8820 .functor NOT 1, L_0x561b283f8760, C4<0>, C4<0>, C4<0>;
L_0x561b283f8930 .functor AND 1, L_0x561b283f8b00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f89c0 .functor NOT 1, L_0x561b283f8930, C4<0>, C4<0>, C4<0>;
v0x561b28012c70_0 .net *"_ivl_0", 0 0, L_0x561b283f8760;  1 drivers
v0x561b28012d70_0 .net *"_ivl_4", 0 0, L_0x561b283f8930;  1 drivers
v0x561b28012e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28012ef0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28012f90_0 .net "preset", 0 0, L_0x7fcde0584478;  alias, 1 drivers
v0x561b28013030_0 .net "q", 0 0, L_0x561b283f8430;  alias, 1 drivers
v0x561b280130d0_0 .net "q_bar", 0 0, L_0x561b283f8660;  alias, 1 drivers
v0x561b28013170_0 .net "reset", 0 0, L_0x561b283f8b00;  1 drivers
v0x561b28013210_0 .net "set", 0 0, L_0x561b283f9640;  alias, 1 drivers
S_0x561b28011fd0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28011ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f82c0 .functor AND 1, L_0x561b283f8820, L_0x7fcde0584478, C4<1>, C4<1>;
L_0x561b283f8330 .functor AND 1, L_0x561b283f82c0, L_0x561b283f8660, C4<1>, C4<1>;
L_0x561b283f8430 .functor NOT 1, L_0x561b283f8330, C4<0>, C4<0>, C4<0>;
L_0x561b283f8530 .functor AND 1, L_0x561b283f89c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f85f0 .functor AND 1, L_0x561b283f8530, L_0x561b283f8430, C4<1>, C4<1>;
L_0x561b283f8660 .functor NOT 1, L_0x561b283f85f0, C4<0>, C4<0>, C4<0>;
v0x561b280122b0_0 .net *"_ivl_0", 0 0, L_0x561b283f82c0;  1 drivers
v0x561b280123b0_0 .net *"_ivl_2", 0 0, L_0x561b283f8330;  1 drivers
v0x561b28012490_0 .net *"_ivl_6", 0 0, L_0x561b283f8530;  1 drivers
v0x561b28012550_0 .net *"_ivl_8", 0 0, L_0x561b283f85f0;  1 drivers
v0x561b28012630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28012720_0 .net "preset", 0 0, L_0x7fcde0584478;  alias, 1 drivers
v0x561b280127e0_0 .net "q", 0 0, L_0x561b283f8430;  alias, 1 drivers
v0x561b280128a0_0 .net "q_bar", 0 0, L_0x561b283f8660;  alias, 1 drivers
v0x561b28012960_0 .net "reset", 0 0, L_0x561b283f89c0;  1 drivers
v0x561b28012ab0_0 .net "set", 0 0, L_0x561b283f8820;  1 drivers
S_0x561b280133e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28011a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f9090 .functor AND 1, L_0x561b283f8430, L_0x561b283f9410, C4<1>, C4<1>;
L_0x561b283f9100 .functor NOT 1, L_0x561b283f9090, C4<0>, C4<0>, C4<0>;
L_0x561b283f9210 .functor AND 1, L_0x561b283f8660, L_0x561b283f9410, C4<1>, C4<1>;
L_0x561b283f92d0 .functor NOT 1, L_0x561b283f9210, C4<0>, C4<0>, C4<0>;
v0x561b280142f0_0 .net *"_ivl_0", 0 0, L_0x561b283f9090;  1 drivers
v0x561b280143f0_0 .net *"_ivl_4", 0 0, L_0x561b283f9210;  1 drivers
v0x561b280144d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28014570_0 .net "enable", 0 0, L_0x561b283f9410;  1 drivers
v0x561b28014610_0 .net "preset", 0 0, L_0x7fcde0584478;  alias, 1 drivers
v0x561b280146b0_0 .net "q", 0 0, L_0x561b283f8d10;  alias, 1 drivers
v0x561b28014750_0 .net "q_bar", 0 0, L_0x561b283f8f50;  alias, 1 drivers
v0x561b280147f0_0 .net "reset", 0 0, L_0x561b283f8660;  alias, 1 drivers
v0x561b280148e0_0 .net "set", 0 0, L_0x561b283f8430;  alias, 1 drivers
S_0x561b28013640 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280133e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f8bc0 .functor AND 1, L_0x561b283f9100, L_0x7fcde0584478, C4<1>, C4<1>;
L_0x561b283f8c50 .functor AND 1, L_0x561b283f8bc0, L_0x561b283f8f50, C4<1>, C4<1>;
L_0x561b283f8d10 .functor NOT 1, L_0x561b283f8c50, C4<0>, C4<0>, C4<0>;
L_0x561b283f8dd0 .functor AND 1, L_0x561b283f92d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f8e90 .functor AND 1, L_0x561b283f8dd0, L_0x561b283f8d10, C4<1>, C4<1>;
L_0x561b283f8f50 .functor NOT 1, L_0x561b283f8e90, C4<0>, C4<0>, C4<0>;
v0x561b28013900_0 .net *"_ivl_0", 0 0, L_0x561b283f8bc0;  1 drivers
v0x561b28013a00_0 .net *"_ivl_2", 0 0, L_0x561b283f8c50;  1 drivers
v0x561b28013ae0_0 .net *"_ivl_6", 0 0, L_0x561b283f8dd0;  1 drivers
v0x561b28013ba0_0 .net *"_ivl_8", 0 0, L_0x561b283f8e90;  1 drivers
v0x561b28013c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28013d70_0 .net "preset", 0 0, L_0x7fcde0584478;  alias, 1 drivers
v0x561b28013e60_0 .net "q", 0 0, L_0x561b283f8d10;  alias, 1 drivers
v0x561b28013f20_0 .net "q_bar", 0 0, L_0x561b283f8f50;  alias, 1 drivers
v0x561b28013fe0_0 .net "reset", 0 0, L_0x561b283f92d0;  1 drivers
v0x561b28014130_0 .net "set", 0 0, L_0x561b283f9100;  1 drivers
S_0x561b28015c60 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283faab0 .functor AND 1, L_0x561b283fe820, L_0x561b283fe060, C4<1>, C4<1>;
L_0x561b283fab40 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283fabb0 .functor AND 1, L_0x561b283fab40, L_0x561b283fa340, C4<1>, C4<1>;
L_0x561b283fac70 .functor OR 1, L_0x561b283faab0, L_0x561b283fabb0, C4<0>, C4<0>;
o0x7fcde064a9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28019590_0 name=_ivl_0
v0x561b28019690_0 .net *"_ivl_4", 0 0, L_0x561b283faab0;  1 drivers
v0x561b28019770_0 .net *"_ivl_6", 0 0, L_0x561b283fab40;  1 drivers
v0x561b28019830_0 .net *"_ivl_8", 0 0, L_0x561b283fabb0;  1 drivers
v0x561b28019910_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28019a00_0 .net "data", 0 0, L_0x561b283fe060;  1 drivers
v0x561b28019ac0_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b28019b60_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28019c00_0 .net "out", 0 0, L_0x561b283f97c0;  1 drivers
v0x561b28019d50_0 .net "q", 0 0, L_0x561b283fa340;  1 drivers
v0x561b28019df0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283f97c0 .functor MUXZ 1, o0x7fcde064a9b8, L_0x561b283fa340, L_0x561b283fea60, C4<>;
S_0x561b28015eb0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28015c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fa130 .functor NOT 1, L_0x561b283fac70, C4<0>, C4<0>, C4<0>;
L_0x561b283faa40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28018ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28018f80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28019040_0 .net "d", 0 0, L_0x561b283fac70;  1 drivers
v0x561b280190e0_0 .net "master_q", 0 0, L_0x561b283f9a60;  1 drivers
v0x561b28019180_0 .net "master_q_bar", 0 0, L_0x561b283f9c90;  1 drivers
L_0x7fcde05844c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28019270_0 .net "preset", 0 0, L_0x7fcde05844c0;  1 drivers
v0x561b280193a0_0 .net "q", 0 0, L_0x561b283fa340;  alias, 1 drivers
v0x561b28019440_0 .net "q_bar", 0 0, L_0x561b283fa580;  1 drivers
S_0x561b28016140 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28015eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283f9d90 .functor AND 1, L_0x561b283fac70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f9e50 .functor NOT 1, L_0x561b283f9d90, C4<0>, C4<0>, C4<0>;
L_0x561b283f9f60 .functor AND 1, L_0x561b283fa130, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283f9ff0 .functor NOT 1, L_0x561b283f9f60, C4<0>, C4<0>, C4<0>;
v0x561b28017080_0 .net *"_ivl_0", 0 0, L_0x561b283f9d90;  1 drivers
v0x561b28017180_0 .net *"_ivl_4", 0 0, L_0x561b283f9f60;  1 drivers
v0x561b28017260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28017300_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280173a0_0 .net "preset", 0 0, L_0x7fcde05844c0;  alias, 1 drivers
v0x561b28017440_0 .net "q", 0 0, L_0x561b283f9a60;  alias, 1 drivers
v0x561b280174e0_0 .net "q_bar", 0 0, L_0x561b283f9c90;  alias, 1 drivers
v0x561b28017580_0 .net "reset", 0 0, L_0x561b283fa130;  1 drivers
v0x561b28017620_0 .net "set", 0 0, L_0x561b283fac70;  alias, 1 drivers
S_0x561b280163e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28016140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283f98f0 .functor AND 1, L_0x561b283f9e50, L_0x7fcde05844c0, C4<1>, C4<1>;
L_0x561b283f9960 .functor AND 1, L_0x561b283f98f0, L_0x561b283f9c90, C4<1>, C4<1>;
L_0x561b283f9a60 .functor NOT 1, L_0x561b283f9960, C4<0>, C4<0>, C4<0>;
L_0x561b283f9b60 .functor AND 1, L_0x561b283f9ff0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283f9c20 .functor AND 1, L_0x561b283f9b60, L_0x561b283f9a60, C4<1>, C4<1>;
L_0x561b283f9c90 .functor NOT 1, L_0x561b283f9c20, C4<0>, C4<0>, C4<0>;
v0x561b280166c0_0 .net *"_ivl_0", 0 0, L_0x561b283f98f0;  1 drivers
v0x561b280167c0_0 .net *"_ivl_2", 0 0, L_0x561b283f9960;  1 drivers
v0x561b280168a0_0 .net *"_ivl_6", 0 0, L_0x561b283f9b60;  1 drivers
v0x561b28016960_0 .net *"_ivl_8", 0 0, L_0x561b283f9c20;  1 drivers
v0x561b28016a40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28016b30_0 .net "preset", 0 0, L_0x7fcde05844c0;  alias, 1 drivers
v0x561b28016bf0_0 .net "q", 0 0, L_0x561b283f9a60;  alias, 1 drivers
v0x561b28016cb0_0 .net "q_bar", 0 0, L_0x561b283f9c90;  alias, 1 drivers
v0x561b28016d70_0 .net "reset", 0 0, L_0x561b283f9ff0;  1 drivers
v0x561b28016ec0_0 .net "set", 0 0, L_0x561b283f9e50;  1 drivers
S_0x561b280177f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28015eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283fa6c0 .functor AND 1, L_0x561b283f9a60, L_0x561b283faa40, C4<1>, C4<1>;
L_0x561b283fa730 .functor NOT 1, L_0x561b283fa6c0, C4<0>, C4<0>, C4<0>;
L_0x561b283fa840 .functor AND 1, L_0x561b283f9c90, L_0x561b283faa40, C4<1>, C4<1>;
L_0x561b283fa900 .functor NOT 1, L_0x561b283fa840, C4<0>, C4<0>, C4<0>;
v0x561b28018700_0 .net *"_ivl_0", 0 0, L_0x561b283fa6c0;  1 drivers
v0x561b28018800_0 .net *"_ivl_4", 0 0, L_0x561b283fa840;  1 drivers
v0x561b280188e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28018980_0 .net "enable", 0 0, L_0x561b283faa40;  1 drivers
v0x561b28018a20_0 .net "preset", 0 0, L_0x7fcde05844c0;  alias, 1 drivers
v0x561b28018ac0_0 .net "q", 0 0, L_0x561b283fa340;  alias, 1 drivers
v0x561b28018b60_0 .net "q_bar", 0 0, L_0x561b283fa580;  alias, 1 drivers
v0x561b28018c00_0 .net "reset", 0 0, L_0x561b283f9c90;  alias, 1 drivers
v0x561b28018cf0_0 .net "set", 0 0, L_0x561b283f9a60;  alias, 1 drivers
S_0x561b28017a50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280177f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fa1f0 .functor AND 1, L_0x561b283fa730, L_0x7fcde05844c0, C4<1>, C4<1>;
L_0x561b283fa280 .functor AND 1, L_0x561b283fa1f0, L_0x561b283fa580, C4<1>, C4<1>;
L_0x561b283fa340 .functor NOT 1, L_0x561b283fa280, C4<0>, C4<0>, C4<0>;
L_0x561b283fa400 .functor AND 1, L_0x561b283fa900, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fa4c0 .functor AND 1, L_0x561b283fa400, L_0x561b283fa340, C4<1>, C4<1>;
L_0x561b283fa580 .functor NOT 1, L_0x561b283fa4c0, C4<0>, C4<0>, C4<0>;
v0x561b28017d10_0 .net *"_ivl_0", 0 0, L_0x561b283fa1f0;  1 drivers
v0x561b28017e10_0 .net *"_ivl_2", 0 0, L_0x561b283fa280;  1 drivers
v0x561b28017ef0_0 .net *"_ivl_6", 0 0, L_0x561b283fa400;  1 drivers
v0x561b28017fb0_0 .net *"_ivl_8", 0 0, L_0x561b283fa4c0;  1 drivers
v0x561b28018090_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28018180_0 .net "preset", 0 0, L_0x7fcde05844c0;  alias, 1 drivers
v0x561b28018270_0 .net "q", 0 0, L_0x561b283fa340;  alias, 1 drivers
v0x561b28018330_0 .net "q_bar", 0 0, L_0x561b283fa580;  alias, 1 drivers
v0x561b280183f0_0 .net "reset", 0 0, L_0x561b283fa900;  1 drivers
v0x561b28018540_0 .net "set", 0 0, L_0x561b283fa730;  1 drivers
S_0x561b28019f50 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283fc000 .functor AND 1, L_0x561b283fe820, L_0x561b283fe190, C4<1>, C4<1>;
L_0x561b283fc090 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283fc100 .functor AND 1, L_0x561b283fc090, L_0x561b283fb890, C4<1>, C4<1>;
L_0x561b283fc1c0 .functor OR 1, L_0x561b283fc000, L_0x561b283fc100, C4<0>, C4<0>;
o0x7fcde064b678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2801d950_0 name=_ivl_0
v0x561b2801da50_0 .net *"_ivl_4", 0 0, L_0x561b283fc000;  1 drivers
v0x561b2801db30_0 .net *"_ivl_6", 0 0, L_0x561b283fc090;  1 drivers
v0x561b2801dbf0_0 .net *"_ivl_8", 0 0, L_0x561b283fc100;  1 drivers
v0x561b2801dcd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2801ddc0_0 .net "data", 0 0, L_0x561b283fe190;  1 drivers
v0x561b2801de80_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b2801df20_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b2801dfc0_0 .net "out", 0 0, L_0x561b283fadf0;  1 drivers
v0x561b2801e110_0 .net "q", 0 0, L_0x561b283fb890;  1 drivers
v0x561b2801e1b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283fadf0 .functor MUXZ 1, o0x7fcde064b678, L_0x561b283fb890, L_0x561b283fea60, C4<>;
S_0x561b2801a1a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28019f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fb680 .functor NOT 1, L_0x561b283fc1c0, C4<0>, C4<0>, C4<0>;
L_0x561b283fbf90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2801d280_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801d340_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2801d400_0 .net "d", 0 0, L_0x561b283fc1c0;  1 drivers
v0x561b2801d4a0_0 .net "master_q", 0 0, L_0x561b283fb090;  1 drivers
v0x561b2801d540_0 .net "master_q_bar", 0 0, L_0x561b283fb270;  1 drivers
L_0x7fcde0584508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2801d630_0 .net "preset", 0 0, L_0x7fcde0584508;  1 drivers
v0x561b2801d760_0 .net "q", 0 0, L_0x561b283fb890;  alias, 1 drivers
v0x561b2801d800_0 .net "q_bar", 0 0, L_0x561b283fbad0;  1 drivers
S_0x561b2801a480 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2801a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283fb2e0 .functor AND 1, L_0x561b283fc1c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283fb3a0 .functor NOT 1, L_0x561b283fb2e0, C4<0>, C4<0>, C4<0>;
L_0x561b283fb4b0 .functor AND 1, L_0x561b283fb680, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283fb540 .functor NOT 1, L_0x561b283fb4b0, C4<0>, C4<0>, C4<0>;
v0x561b2801b410_0 .net *"_ivl_0", 0 0, L_0x561b283fb2e0;  1 drivers
v0x561b2801b510_0 .net *"_ivl_4", 0 0, L_0x561b283fb4b0;  1 drivers
v0x561b2801b5f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801b690_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2801b730_0 .net "preset", 0 0, L_0x7fcde0584508;  alias, 1 drivers
v0x561b2801b7d0_0 .net "q", 0 0, L_0x561b283fb090;  alias, 1 drivers
v0x561b2801b870_0 .net "q_bar", 0 0, L_0x561b283fb270;  alias, 1 drivers
v0x561b2801b910_0 .net "reset", 0 0, L_0x561b283fb680;  1 drivers
v0x561b2801b9b0_0 .net "set", 0 0, L_0x561b283fc1c0;  alias, 1 drivers
S_0x561b2801a770 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2801a480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283faf20 .functor AND 1, L_0x561b283fb3a0, L_0x7fcde0584508, C4<1>, C4<1>;
L_0x561b283faf90 .functor AND 1, L_0x561b283faf20, L_0x561b283fb270, C4<1>, C4<1>;
L_0x561b283fb090 .functor NOT 1, L_0x561b283faf90, C4<0>, C4<0>, C4<0>;
L_0x561b283fb190 .functor AND 1, L_0x561b283fb540, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fb200 .functor AND 1, L_0x561b283fb190, L_0x561b283fb090, C4<1>, C4<1>;
L_0x561b283fb270 .functor NOT 1, L_0x561b283fb200, C4<0>, C4<0>, C4<0>;
v0x561b2801aa50_0 .net *"_ivl_0", 0 0, L_0x561b283faf20;  1 drivers
v0x561b2801ab50_0 .net *"_ivl_2", 0 0, L_0x561b283faf90;  1 drivers
v0x561b2801ac30_0 .net *"_ivl_6", 0 0, L_0x561b283fb190;  1 drivers
v0x561b2801acf0_0 .net *"_ivl_8", 0 0, L_0x561b283fb200;  1 drivers
v0x561b2801add0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801aec0_0 .net "preset", 0 0, L_0x7fcde0584508;  alias, 1 drivers
v0x561b2801af80_0 .net "q", 0 0, L_0x561b283fb090;  alias, 1 drivers
v0x561b2801b040_0 .net "q_bar", 0 0, L_0x561b283fb270;  alias, 1 drivers
v0x561b2801b100_0 .net "reset", 0 0, L_0x561b283fb540;  1 drivers
v0x561b2801b250_0 .net "set", 0 0, L_0x561b283fb3a0;  1 drivers
S_0x561b2801bb80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2801a1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283fbc10 .functor AND 1, L_0x561b283fb090, L_0x561b283fbf90, C4<1>, C4<1>;
L_0x561b283fbc80 .functor NOT 1, L_0x561b283fbc10, C4<0>, C4<0>, C4<0>;
L_0x561b283fbd90 .functor AND 1, L_0x561b283fb270, L_0x561b283fbf90, C4<1>, C4<1>;
L_0x561b283fbe50 .functor NOT 1, L_0x561b283fbd90, C4<0>, C4<0>, C4<0>;
v0x561b2801cac0_0 .net *"_ivl_0", 0 0, L_0x561b283fbc10;  1 drivers
v0x561b2801cbc0_0 .net *"_ivl_4", 0 0, L_0x561b283fbd90;  1 drivers
v0x561b2801cca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801cd40_0 .net "enable", 0 0, L_0x561b283fbf90;  1 drivers
v0x561b2801cde0_0 .net "preset", 0 0, L_0x7fcde0584508;  alias, 1 drivers
v0x561b2801ce80_0 .net "q", 0 0, L_0x561b283fb890;  alias, 1 drivers
v0x561b2801cf20_0 .net "q_bar", 0 0, L_0x561b283fbad0;  alias, 1 drivers
v0x561b2801cfc0_0 .net "reset", 0 0, L_0x561b283fb270;  alias, 1 drivers
v0x561b2801d0b0_0 .net "set", 0 0, L_0x561b283fb090;  alias, 1 drivers
S_0x561b2801bde0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2801bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fb740 .functor AND 1, L_0x561b283fbc80, L_0x7fcde0584508, C4<1>, C4<1>;
L_0x561b283fb7d0 .functor AND 1, L_0x561b283fb740, L_0x561b283fbad0, C4<1>, C4<1>;
L_0x561b283fb890 .functor NOT 1, L_0x561b283fb7d0, C4<0>, C4<0>, C4<0>;
L_0x561b283fb950 .functor AND 1, L_0x561b283fbe50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fba10 .functor AND 1, L_0x561b283fb950, L_0x561b283fb890, C4<1>, C4<1>;
L_0x561b283fbad0 .functor NOT 1, L_0x561b283fba10, C4<0>, C4<0>, C4<0>;
v0x561b2801c0a0_0 .net *"_ivl_0", 0 0, L_0x561b283fb740;  1 drivers
v0x561b2801c1a0_0 .net *"_ivl_2", 0 0, L_0x561b283fb7d0;  1 drivers
v0x561b2801c280_0 .net *"_ivl_6", 0 0, L_0x561b283fb950;  1 drivers
v0x561b2801c370_0 .net *"_ivl_8", 0 0, L_0x561b283fba10;  1 drivers
v0x561b2801c450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801c540_0 .net "preset", 0 0, L_0x7fcde0584508;  alias, 1 drivers
v0x561b2801c630_0 .net "q", 0 0, L_0x561b283fb890;  alias, 1 drivers
v0x561b2801c6f0_0 .net "q_bar", 0 0, L_0x561b283fbad0;  alias, 1 drivers
v0x561b2801c7b0_0 .net "reset", 0 0, L_0x561b283fbe50;  1 drivers
v0x561b2801c900_0 .net "set", 0 0, L_0x561b283fbc80;  1 drivers
S_0x561b2801e310 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28000570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283fd870 .functor AND 1, L_0x561b283fe820, L_0x561b283fe280, C4<1>, C4<1>;
L_0x561b283fd900 .functor NOT 1, L_0x561b283fe820, C4<0>, C4<0>, C4<0>;
L_0x561b283fd970 .functor AND 1, L_0x561b283fd900, L_0x561b283fd100, C4<1>, C4<1>;
L_0x561b283fda30 .functor OR 1, L_0x561b283fd870, L_0x561b283fd970, C4<0>, C4<0>;
o0x7fcde064c338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28021d10_0 name=_ivl_0
v0x561b28021e10_0 .net *"_ivl_4", 0 0, L_0x561b283fd870;  1 drivers
v0x561b28021ef0_0 .net *"_ivl_6", 0 0, L_0x561b283fd900;  1 drivers
v0x561b28021fb0_0 .net *"_ivl_8", 0 0, L_0x561b283fd970;  1 drivers
v0x561b28022090_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28022180_0 .net "data", 0 0, L_0x561b283fe280;  1 drivers
v0x561b28022240_0 .net "enable_in", 0 0, L_0x561b283fe820;  alias, 1 drivers
v0x561b280222e0_0 .net "enable_out", 0 0, L_0x561b283fea60;  alias, 1 drivers
v0x561b28022380_0 .net "out", 0 0, L_0x561b283fc340;  1 drivers
v0x561b280224d0_0 .net "q", 0 0, L_0x561b283fd100;  1 drivers
v0x561b28022570_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283fc340 .functor MUXZ 1, o0x7fcde064c338, L_0x561b283fd100, L_0x561b283fea60, C4<>;
S_0x561b2801e560 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2801e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fcef0 .functor NOT 1, L_0x561b283fda30, C4<0>, C4<0>, C4<0>;
L_0x561b283fd800 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28021640_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28021700_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280217c0_0 .net "d", 0 0, L_0x561b283fda30;  1 drivers
v0x561b28021860_0 .net "master_q", 0 0, L_0x561b283fc7f0;  1 drivers
v0x561b28021900_0 .net "master_q_bar", 0 0, L_0x561b283fca50;  1 drivers
L_0x7fcde0584550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280219f0_0 .net "preset", 0 0, L_0x7fcde0584550;  1 drivers
v0x561b28021b20_0 .net "q", 0 0, L_0x561b283fd100;  alias, 1 drivers
v0x561b28021bc0_0 .net "q_bar", 0 0, L_0x561b283fd340;  1 drivers
S_0x561b2801e840 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2801e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283fcb50 .functor AND 1, L_0x561b283fda30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283fcc10 .functor NOT 1, L_0x561b283fcb50, C4<0>, C4<0>, C4<0>;
L_0x561b283fcd20 .functor AND 1, L_0x561b283fcef0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283fcdb0 .functor NOT 1, L_0x561b283fcd20, C4<0>, C4<0>, C4<0>;
v0x561b2801f7d0_0 .net *"_ivl_0", 0 0, L_0x561b283fcb50;  1 drivers
v0x561b2801f8d0_0 .net *"_ivl_4", 0 0, L_0x561b283fcd20;  1 drivers
v0x561b2801f9b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801fa50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2801faf0_0 .net "preset", 0 0, L_0x7fcde0584550;  alias, 1 drivers
v0x561b2801fb90_0 .net "q", 0 0, L_0x561b283fc7f0;  alias, 1 drivers
v0x561b2801fc30_0 .net "q_bar", 0 0, L_0x561b283fca50;  alias, 1 drivers
v0x561b2801fcd0_0 .net "reset", 0 0, L_0x561b283fcef0;  1 drivers
v0x561b2801fd70_0 .net "set", 0 0, L_0x561b283fda30;  alias, 1 drivers
S_0x561b2801eb30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2801e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fc680 .functor AND 1, L_0x561b283fcc10, L_0x7fcde0584550, C4<1>, C4<1>;
L_0x561b283fc6f0 .functor AND 1, L_0x561b283fc680, L_0x561b283fca50, C4<1>, C4<1>;
L_0x561b283fc7f0 .functor NOT 1, L_0x561b283fc6f0, C4<0>, C4<0>, C4<0>;
L_0x561b283fc8f0 .functor AND 1, L_0x561b283fcdb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fc9b0 .functor AND 1, L_0x561b283fc8f0, L_0x561b283fc7f0, C4<1>, C4<1>;
L_0x561b283fca50 .functor NOT 1, L_0x561b283fc9b0, C4<0>, C4<0>, C4<0>;
v0x561b2801ee10_0 .net *"_ivl_0", 0 0, L_0x561b283fc680;  1 drivers
v0x561b2801ef10_0 .net *"_ivl_2", 0 0, L_0x561b283fc6f0;  1 drivers
v0x561b2801eff0_0 .net *"_ivl_6", 0 0, L_0x561b283fc8f0;  1 drivers
v0x561b2801f0b0_0 .net *"_ivl_8", 0 0, L_0x561b283fc9b0;  1 drivers
v0x561b2801f190_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2801f280_0 .net "preset", 0 0, L_0x7fcde0584550;  alias, 1 drivers
v0x561b2801f340_0 .net "q", 0 0, L_0x561b283fc7f0;  alias, 1 drivers
v0x561b2801f400_0 .net "q_bar", 0 0, L_0x561b283fca50;  alias, 1 drivers
v0x561b2801f4c0_0 .net "reset", 0 0, L_0x561b283fcdb0;  1 drivers
v0x561b2801f610_0 .net "set", 0 0, L_0x561b283fcc10;  1 drivers
S_0x561b2801ff40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2801e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283fd480 .functor AND 1, L_0x561b283fc7f0, L_0x561b283fd800, C4<1>, C4<1>;
L_0x561b283fd4f0 .functor NOT 1, L_0x561b283fd480, C4<0>, C4<0>, C4<0>;
L_0x561b283fd600 .functor AND 1, L_0x561b283fca50, L_0x561b283fd800, C4<1>, C4<1>;
L_0x561b283fd6c0 .functor NOT 1, L_0x561b283fd600, C4<0>, C4<0>, C4<0>;
v0x561b28020e80_0 .net *"_ivl_0", 0 0, L_0x561b283fd480;  1 drivers
v0x561b28020f80_0 .net *"_ivl_4", 0 0, L_0x561b283fd600;  1 drivers
v0x561b28021060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28021100_0 .net "enable", 0 0, L_0x561b283fd800;  1 drivers
v0x561b280211a0_0 .net "preset", 0 0, L_0x7fcde0584550;  alias, 1 drivers
v0x561b28021240_0 .net "q", 0 0, L_0x561b283fd100;  alias, 1 drivers
v0x561b280212e0_0 .net "q_bar", 0 0, L_0x561b283fd340;  alias, 1 drivers
v0x561b28021380_0 .net "reset", 0 0, L_0x561b283fca50;  alias, 1 drivers
v0x561b28021470_0 .net "set", 0 0, L_0x561b283fc7f0;  alias, 1 drivers
S_0x561b280201a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2801ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fcfb0 .functor AND 1, L_0x561b283fd4f0, L_0x7fcde0584550, C4<1>, C4<1>;
L_0x561b283fd040 .functor AND 1, L_0x561b283fcfb0, L_0x561b283fd340, C4<1>, C4<1>;
L_0x561b283fd100 .functor NOT 1, L_0x561b283fd040, C4<0>, C4<0>, C4<0>;
L_0x561b283fd1c0 .functor AND 1, L_0x561b283fd6c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fd280 .functor AND 1, L_0x561b283fd1c0, L_0x561b283fd100, C4<1>, C4<1>;
L_0x561b283fd340 .functor NOT 1, L_0x561b283fd280, C4<0>, C4<0>, C4<0>;
v0x561b28020460_0 .net *"_ivl_0", 0 0, L_0x561b283fcfb0;  1 drivers
v0x561b28020560_0 .net *"_ivl_2", 0 0, L_0x561b283fd040;  1 drivers
v0x561b28020640_0 .net *"_ivl_6", 0 0, L_0x561b283fd1c0;  1 drivers
v0x561b28020730_0 .net *"_ivl_8", 0 0, L_0x561b283fd280;  1 drivers
v0x561b28020810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28020900_0 .net "preset", 0 0, L_0x7fcde0584550;  alias, 1 drivers
v0x561b280209f0_0 .net "q", 0 0, L_0x561b283fd100;  alias, 1 drivers
v0x561b28020ab0_0 .net "q_bar", 0 0, L_0x561b283fd340;  alias, 1 drivers
v0x561b28020b70_0 .net "reset", 0 0, L_0x561b283fd6c0;  1 drivers
v0x561b28020cc0_0 .net "set", 0 0, L_0x561b283fd4f0;  1 drivers
S_0x561b28022eb0 .scope module, "mem8" "byte_register" 12 75, 4 16 0, S_0x561b27eeba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b28045050_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28045110_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b280451d0_0 .net "enable_in", 0 0, L_0x561b2840a830;  1 drivers
v0x561b28045380_0 .net "enable_out", 0 0, L_0x561b2840aa80;  1 drivers
v0x561b28045530_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b280455d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28409bc0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28409cb0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28409da0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28409e90 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28409f80 .part v0x561b28256fd0_0, 4, 1;
L_0x561b2840a070 .part v0x561b28256fd0_0, 5, 1;
L_0x561b2840a1a0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b2840a290 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b2840a3d0_0_0 .concat [ 1 1 1 1], L_0x561b283febb0, L_0x561b28400070, L_0x561b284015b0, L_0x561b28402af0;
LS_0x561b2840a3d0_0_4 .concat [ 1 1 1 1], L_0x561b284041f0, L_0x561b28405820, L_0x561b28406e50, L_0x561b28408480;
L_0x561b2840a3d0 .concat [ 4 4 0 0], LS_0x561b2840a3d0_0_0, LS_0x561b2840a3d0_0_4;
S_0x561b28023130 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283ffd60 .functor AND 1, L_0x561b2840a830, L_0x561b28409bc0, C4<1>, C4<1>;
L_0x561b283ffdf0 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b283ffe60 .functor AND 1, L_0x561b283ffdf0, L_0x561b283ff650, C4<1>, C4<1>;
L_0x561b283fff20 .functor OR 1, L_0x561b283ffd60, L_0x561b283ffe60, C4<0>, C4<0>;
o0x7fcde064d118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28026b00_0 name=_ivl_0
v0x561b28026c00_0 .net *"_ivl_4", 0 0, L_0x561b283ffd60;  1 drivers
v0x561b28026ce0_0 .net *"_ivl_6", 0 0, L_0x561b283ffdf0;  1 drivers
v0x561b28026da0_0 .net *"_ivl_8", 0 0, L_0x561b283ffe60;  1 drivers
v0x561b28026e80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28026f70_0 .net "data", 0 0, L_0x561b28409bc0;  1 drivers
v0x561b28027030_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b280270f0_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b280271b0_0 .net "out", 0 0, L_0x561b283febb0;  1 drivers
v0x561b28027300_0 .net "q", 0 0, L_0x561b283ff650;  1 drivers
v0x561b280273a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283febb0 .functor MUXZ 1, o0x7fcde064d118, L_0x561b283ff650, L_0x561b2840aa80, C4<>;
S_0x561b280233e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28023130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ff440 .functor NOT 1, L_0x561b283fff20, C4<0>, C4<0>, C4<0>;
L_0x561b283ffcf0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28026430_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280264f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280265b0_0 .net "d", 0 0, L_0x561b283fff20;  1 drivers
v0x561b28026650_0 .net "master_q", 0 0, L_0x561b283fee50;  1 drivers
v0x561b280266f0_0 .net "master_q_bar", 0 0, L_0x561b283ff030;  1 drivers
L_0x7fcde0584628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280267e0_0 .net "preset", 0 0, L_0x7fcde0584628;  1 drivers
v0x561b28026910_0 .net "q", 0 0, L_0x561b283ff650;  alias, 1 drivers
v0x561b280269b0_0 .net "q_bar", 0 0, L_0x561b283ff860;  1 drivers
S_0x561b280236c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280233e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ff0f0 .functor AND 1, L_0x561b283fff20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ff1b0 .functor NOT 1, L_0x561b283ff0f0, C4<0>, C4<0>, C4<0>;
L_0x561b283ff2c0 .functor AND 1, L_0x561b283ff440, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283ff330 .functor NOT 1, L_0x561b283ff2c0, C4<0>, C4<0>, C4<0>;
v0x561b280245c0_0 .net *"_ivl_0", 0 0, L_0x561b283ff0f0;  1 drivers
v0x561b280246c0_0 .net *"_ivl_4", 0 0, L_0x561b283ff2c0;  1 drivers
v0x561b280247a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28024840_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280248e0_0 .net "preset", 0 0, L_0x7fcde0584628;  alias, 1 drivers
v0x561b28024980_0 .net "q", 0 0, L_0x561b283fee50;  alias, 1 drivers
v0x561b28024a20_0 .net "q_bar", 0 0, L_0x561b283ff030;  alias, 1 drivers
v0x561b28024ac0_0 .net "reset", 0 0, L_0x561b283ff440;  1 drivers
v0x561b28024b60_0 .net "set", 0 0, L_0x561b283fff20;  alias, 1 drivers
S_0x561b280239b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280236c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283fece0 .functor AND 1, L_0x561b283ff1b0, L_0x7fcde0584628, C4<1>, C4<1>;
L_0x561b283fed50 .functor AND 1, L_0x561b283fece0, L_0x561b283ff030, C4<1>, C4<1>;
L_0x561b283fee50 .functor NOT 1, L_0x561b283fed50, C4<0>, C4<0>, C4<0>;
L_0x561b283fef50 .functor AND 1, L_0x561b283ff330, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283fefc0 .functor AND 1, L_0x561b283fef50, L_0x561b283fee50, C4<1>, C4<1>;
L_0x561b283ff030 .functor NOT 1, L_0x561b283fefc0, C4<0>, C4<0>, C4<0>;
v0x561b28023c90_0 .net *"_ivl_0", 0 0, L_0x561b283fece0;  1 drivers
v0x561b28023d90_0 .net *"_ivl_2", 0 0, L_0x561b283fed50;  1 drivers
v0x561b28023e70_0 .net *"_ivl_6", 0 0, L_0x561b283fef50;  1 drivers
v0x561b28023f30_0 .net *"_ivl_8", 0 0, L_0x561b283fefc0;  1 drivers
v0x561b28024010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28024100_0 .net "preset", 0 0, L_0x7fcde0584628;  alias, 1 drivers
v0x561b280241c0_0 .net "q", 0 0, L_0x561b283fee50;  alias, 1 drivers
v0x561b28024280_0 .net "q_bar", 0 0, L_0x561b283ff030;  alias, 1 drivers
v0x561b28024340_0 .net "reset", 0 0, L_0x561b283ff330;  1 drivers
v0x561b28024400_0 .net "set", 0 0, L_0x561b283ff1b0;  1 drivers
S_0x561b28024d30 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280233e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283ff9a0 .functor AND 1, L_0x561b283fee50, L_0x561b283ffcf0, C4<1>, C4<1>;
L_0x561b283ffa10 .functor NOT 1, L_0x561b283ff9a0, C4<0>, C4<0>, C4<0>;
L_0x561b283ffb20 .functor AND 1, L_0x561b283ff030, L_0x561b283ffcf0, C4<1>, C4<1>;
L_0x561b283ffbe0 .functor NOT 1, L_0x561b283ffb20, C4<0>, C4<0>, C4<0>;
v0x561b28025c70_0 .net *"_ivl_0", 0 0, L_0x561b283ff9a0;  1 drivers
v0x561b28025d70_0 .net *"_ivl_4", 0 0, L_0x561b283ffb20;  1 drivers
v0x561b28025e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28025ef0_0 .net "enable", 0 0, L_0x561b283ffcf0;  1 drivers
v0x561b28025f90_0 .net "preset", 0 0, L_0x7fcde0584628;  alias, 1 drivers
v0x561b28026030_0 .net "q", 0 0, L_0x561b283ff650;  alias, 1 drivers
v0x561b280260d0_0 .net "q_bar", 0 0, L_0x561b283ff860;  alias, 1 drivers
v0x561b28026170_0 .net "reset", 0 0, L_0x561b283ff030;  alias, 1 drivers
v0x561b28026260_0 .net "set", 0 0, L_0x561b283fee50;  alias, 1 drivers
S_0x561b28024f90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28024d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283ff500 .functor AND 1, L_0x561b283ffa10, L_0x7fcde0584628, C4<1>, C4<1>;
L_0x561b283ff590 .functor AND 1, L_0x561b283ff500, L_0x561b283ff860, C4<1>, C4<1>;
L_0x561b283ff650 .functor NOT 1, L_0x561b283ff590, C4<0>, C4<0>, C4<0>;
L_0x561b283ff710 .functor AND 1, L_0x561b283ffbe0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283ff7a0 .functor AND 1, L_0x561b283ff710, L_0x561b283ff650, C4<1>, C4<1>;
L_0x561b283ff860 .functor NOT 1, L_0x561b283ff7a0, C4<0>, C4<0>, C4<0>;
v0x561b28025250_0 .net *"_ivl_0", 0 0, L_0x561b283ff500;  1 drivers
v0x561b28025350_0 .net *"_ivl_2", 0 0, L_0x561b283ff590;  1 drivers
v0x561b28025430_0 .net *"_ivl_6", 0 0, L_0x561b283ff710;  1 drivers
v0x561b28025520_0 .net *"_ivl_8", 0 0, L_0x561b283ff7a0;  1 drivers
v0x561b28025600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280256f0_0 .net "preset", 0 0, L_0x7fcde0584628;  alias, 1 drivers
v0x561b280257e0_0 .net "q", 0 0, L_0x561b283ff650;  alias, 1 drivers
v0x561b280258a0_0 .net "q_bar", 0 0, L_0x561b283ff860;  alias, 1 drivers
v0x561b28025960_0 .net "reset", 0 0, L_0x561b283ffbe0;  1 drivers
v0x561b28025ab0_0 .net "set", 0 0, L_0x561b283ffa10;  1 drivers
S_0x561b28027500 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b284012a0 .functor AND 1, L_0x561b2840a830, L_0x561b28409cb0, C4<1>, C4<1>;
L_0x561b28401330 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b284013a0 .functor AND 1, L_0x561b28401330, L_0x561b28400b90, C4<1>, C4<1>;
L_0x561b28401460 .functor OR 1, L_0x561b284012a0, L_0x561b284013a0, C4<0>, C4<0>;
o0x7fcde064de38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2802af00_0 name=_ivl_0
v0x561b2802b000_0 .net *"_ivl_4", 0 0, L_0x561b284012a0;  1 drivers
v0x561b2802b0e0_0 .net *"_ivl_6", 0 0, L_0x561b28401330;  1 drivers
v0x561b2802b1a0_0 .net *"_ivl_8", 0 0, L_0x561b284013a0;  1 drivers
v0x561b2802b280_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2802b370_0 .net "data", 0 0, L_0x561b28409cb0;  1 drivers
v0x561b2802b430_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b2802b4d0_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b2802b570_0 .net "out", 0 0, L_0x561b28400070;  1 drivers
v0x561b2802b6a0_0 .net "q", 0 0, L_0x561b28400b90;  1 drivers
v0x561b2802b740_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28400070 .functor MUXZ 1, o0x7fcde064de38, L_0x561b28400b90, L_0x561b2840aa80, C4<>;
S_0x561b28027770 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28027500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28400980 .functor NOT 1, L_0x561b28401460, C4<0>, C4<0>, C4<0>;
L_0x561b28401230 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2802a830_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802a8f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2802a9b0_0 .net "d", 0 0, L_0x561b28401460;  1 drivers
v0x561b2802aa50_0 .net "master_q", 0 0, L_0x561b28400310;  1 drivers
v0x561b2802aaf0_0 .net "master_q_bar", 0 0, L_0x561b28400510;  1 drivers
L_0x7fcde0584670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2802abe0_0 .net "preset", 0 0, L_0x7fcde0584670;  1 drivers
v0x561b2802ad10_0 .net "q", 0 0, L_0x561b28400b90;  alias, 1 drivers
v0x561b2802adb0_0 .net "q_bar", 0 0, L_0x561b28400da0;  1 drivers
S_0x561b28027a30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28027770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28400610 .functor AND 1, L_0x561b28401460, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b284006d0 .functor NOT 1, L_0x561b28400610, C4<0>, C4<0>, C4<0>;
L_0x561b284007e0 .functor AND 1, L_0x561b28400980, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28400870 .functor NOT 1, L_0x561b284007e0, C4<0>, C4<0>, C4<0>;
v0x561b280289c0_0 .net *"_ivl_0", 0 0, L_0x561b28400610;  1 drivers
v0x561b28028ac0_0 .net *"_ivl_4", 0 0, L_0x561b284007e0;  1 drivers
v0x561b28028ba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28028c40_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28028ce0_0 .net "preset", 0 0, L_0x7fcde0584670;  alias, 1 drivers
v0x561b28028d80_0 .net "q", 0 0, L_0x561b28400310;  alias, 1 drivers
v0x561b28028e20_0 .net "q_bar", 0 0, L_0x561b28400510;  alias, 1 drivers
v0x561b28028ec0_0 .net "reset", 0 0, L_0x561b28400980;  1 drivers
v0x561b28028f60_0 .net "set", 0 0, L_0x561b28401460;  alias, 1 drivers
S_0x561b28027d20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28027a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b284001a0 .functor AND 1, L_0x561b284006d0, L_0x7fcde0584670, C4<1>, C4<1>;
L_0x561b28400210 .functor AND 1, L_0x561b284001a0, L_0x561b28400510, C4<1>, C4<1>;
L_0x561b28400310 .functor NOT 1, L_0x561b28400210, C4<0>, C4<0>, C4<0>;
L_0x561b28400410 .functor AND 1, L_0x561b28400870, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b284004a0 .functor AND 1, L_0x561b28400410, L_0x561b28400310, C4<1>, C4<1>;
L_0x561b28400510 .functor NOT 1, L_0x561b284004a0, C4<0>, C4<0>, C4<0>;
v0x561b28028000_0 .net *"_ivl_0", 0 0, L_0x561b284001a0;  1 drivers
v0x561b28028100_0 .net *"_ivl_2", 0 0, L_0x561b28400210;  1 drivers
v0x561b280281e0_0 .net *"_ivl_6", 0 0, L_0x561b28400410;  1 drivers
v0x561b280282a0_0 .net *"_ivl_8", 0 0, L_0x561b284004a0;  1 drivers
v0x561b28028380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28028470_0 .net "preset", 0 0, L_0x7fcde0584670;  alias, 1 drivers
v0x561b28028530_0 .net "q", 0 0, L_0x561b28400310;  alias, 1 drivers
v0x561b280285f0_0 .net "q_bar", 0 0, L_0x561b28400510;  alias, 1 drivers
v0x561b280286b0_0 .net "reset", 0 0, L_0x561b28400870;  1 drivers
v0x561b28028800_0 .net "set", 0 0, L_0x561b284006d0;  1 drivers
S_0x561b28029130 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28027770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28400ee0 .functor AND 1, L_0x561b28400310, L_0x561b28401230, C4<1>, C4<1>;
L_0x561b28400f50 .functor NOT 1, L_0x561b28400ee0, C4<0>, C4<0>, C4<0>;
L_0x561b28401060 .functor AND 1, L_0x561b28400510, L_0x561b28401230, C4<1>, C4<1>;
L_0x561b28401120 .functor NOT 1, L_0x561b28401060, C4<0>, C4<0>, C4<0>;
v0x561b2802a070_0 .net *"_ivl_0", 0 0, L_0x561b28400ee0;  1 drivers
v0x561b2802a170_0 .net *"_ivl_4", 0 0, L_0x561b28401060;  1 drivers
v0x561b2802a250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802a2f0_0 .net "enable", 0 0, L_0x561b28401230;  1 drivers
v0x561b2802a390_0 .net "preset", 0 0, L_0x7fcde0584670;  alias, 1 drivers
v0x561b2802a430_0 .net "q", 0 0, L_0x561b28400b90;  alias, 1 drivers
v0x561b2802a4d0_0 .net "q_bar", 0 0, L_0x561b28400da0;  alias, 1 drivers
v0x561b2802a570_0 .net "reset", 0 0, L_0x561b28400510;  alias, 1 drivers
v0x561b2802a660_0 .net "set", 0 0, L_0x561b28400310;  alias, 1 drivers
S_0x561b28029390 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28029130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28400a40 .functor AND 1, L_0x561b28400f50, L_0x7fcde0584670, C4<1>, C4<1>;
L_0x561b28400ad0 .functor AND 1, L_0x561b28400a40, L_0x561b28400da0, C4<1>, C4<1>;
L_0x561b28400b90 .functor NOT 1, L_0x561b28400ad0, C4<0>, C4<0>, C4<0>;
L_0x561b28400c50 .functor AND 1, L_0x561b28401120, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28400ce0 .functor AND 1, L_0x561b28400c50, L_0x561b28400b90, C4<1>, C4<1>;
L_0x561b28400da0 .functor NOT 1, L_0x561b28400ce0, C4<0>, C4<0>, C4<0>;
v0x561b28029650_0 .net *"_ivl_0", 0 0, L_0x561b28400a40;  1 drivers
v0x561b28029750_0 .net *"_ivl_2", 0 0, L_0x561b28400ad0;  1 drivers
v0x561b28029830_0 .net *"_ivl_6", 0 0, L_0x561b28400c50;  1 drivers
v0x561b28029920_0 .net *"_ivl_8", 0 0, L_0x561b28400ce0;  1 drivers
v0x561b28029a00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28029af0_0 .net "preset", 0 0, L_0x7fcde0584670;  alias, 1 drivers
v0x561b28029be0_0 .net "q", 0 0, L_0x561b28400b90;  alias, 1 drivers
v0x561b28029ca0_0 .net "q_bar", 0 0, L_0x561b28400da0;  alias, 1 drivers
v0x561b28029d60_0 .net "reset", 0 0, L_0x561b28401120;  1 drivers
v0x561b28029eb0_0 .net "set", 0 0, L_0x561b28400f50;  1 drivers
S_0x561b2802b880 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b284027e0 .functor AND 1, L_0x561b2840a830, L_0x561b28409da0, C4<1>, C4<1>;
L_0x561b28402870 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b284028e0 .functor AND 1, L_0x561b28402870, L_0x561b284020d0, C4<1>, C4<1>;
L_0x561b284029a0 .functor OR 1, L_0x561b284027e0, L_0x561b284028e0, C4<0>, C4<0>;
o0x7fcde064eaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2802f2f0_0 name=_ivl_0
v0x561b2802f3f0_0 .net *"_ivl_4", 0 0, L_0x561b284027e0;  1 drivers
v0x561b2802f4d0_0 .net *"_ivl_6", 0 0, L_0x561b28402870;  1 drivers
v0x561b2802f590_0 .net *"_ivl_8", 0 0, L_0x561b284028e0;  1 drivers
v0x561b2802f670_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2802f760_0 .net "data", 0 0, L_0x561b28409da0;  1 drivers
v0x561b2802f820_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b2802f910_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b2802fa00_0 .net "out", 0 0, L_0x561b284015b0;  1 drivers
v0x561b2802fb50_0 .net "q", 0 0, L_0x561b284020d0;  1 drivers
v0x561b2802fbf0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b284015b0 .functor MUXZ 1, o0x7fcde064eaf8, L_0x561b284020d0, L_0x561b2840aa80, C4<>;
S_0x561b2802bad0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2802b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28401ec0 .functor NOT 1, L_0x561b284029a0, C4<0>, C4<0>, C4<0>;
L_0x561b28402770 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2802ec20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802ece0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2802eda0_0 .net "d", 0 0, L_0x561b284029a0;  1 drivers
v0x561b2802ee40_0 .net "master_q", 0 0, L_0x561b28401850;  1 drivers
v0x561b2802eee0_0 .net "master_q_bar", 0 0, L_0x561b28401a50;  1 drivers
L_0x7fcde05846b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2802efd0_0 .net "preset", 0 0, L_0x7fcde05846b8;  1 drivers
v0x561b2802f100_0 .net "q", 0 0, L_0x561b284020d0;  alias, 1 drivers
v0x561b2802f1a0_0 .net "q_bar", 0 0, L_0x561b284022e0;  1 drivers
S_0x561b2802bd90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2802bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28401b50 .functor AND 1, L_0x561b284029a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28401c10 .functor NOT 1, L_0x561b28401b50, C4<0>, C4<0>, C4<0>;
L_0x561b28401d20 .functor AND 1, L_0x561b28401ec0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28401db0 .functor NOT 1, L_0x561b28401d20, C4<0>, C4<0>, C4<0>;
v0x561b2802cd50_0 .net *"_ivl_0", 0 0, L_0x561b28401b50;  1 drivers
v0x561b2802ce50_0 .net *"_ivl_4", 0 0, L_0x561b28401d20;  1 drivers
v0x561b2802cf30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802cfd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2802d070_0 .net "preset", 0 0, L_0x7fcde05846b8;  alias, 1 drivers
v0x561b2802d110_0 .net "q", 0 0, L_0x561b28401850;  alias, 1 drivers
v0x561b2802d1e0_0 .net "q_bar", 0 0, L_0x561b28401a50;  alias, 1 drivers
v0x561b2802d2b0_0 .net "reset", 0 0, L_0x561b28401ec0;  1 drivers
v0x561b2802d350_0 .net "set", 0 0, L_0x561b284029a0;  alias, 1 drivers
S_0x561b2802c080 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2802bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b284016e0 .functor AND 1, L_0x561b28401c10, L_0x7fcde05846b8, C4<1>, C4<1>;
L_0x561b28401750 .functor AND 1, L_0x561b284016e0, L_0x561b28401a50, C4<1>, C4<1>;
L_0x561b28401850 .functor NOT 1, L_0x561b28401750, C4<0>, C4<0>, C4<0>;
L_0x561b28401950 .functor AND 1, L_0x561b28401db0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b284019e0 .functor AND 1, L_0x561b28401950, L_0x561b28401850, C4<1>, C4<1>;
L_0x561b28401a50 .functor NOT 1, L_0x561b284019e0, C4<0>, C4<0>, C4<0>;
v0x561b2802c360_0 .net *"_ivl_0", 0 0, L_0x561b284016e0;  1 drivers
v0x561b2802c460_0 .net *"_ivl_2", 0 0, L_0x561b28401750;  1 drivers
v0x561b2802c540_0 .net *"_ivl_6", 0 0, L_0x561b28401950;  1 drivers
v0x561b2802c630_0 .net *"_ivl_8", 0 0, L_0x561b284019e0;  1 drivers
v0x561b2802c710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802c800_0 .net "preset", 0 0, L_0x7fcde05846b8;  alias, 1 drivers
v0x561b2802c8c0_0 .net "q", 0 0, L_0x561b28401850;  alias, 1 drivers
v0x561b2802c980_0 .net "q_bar", 0 0, L_0x561b28401a50;  alias, 1 drivers
v0x561b2802ca40_0 .net "reset", 0 0, L_0x561b28401db0;  1 drivers
v0x561b2802cb90_0 .net "set", 0 0, L_0x561b28401c10;  1 drivers
S_0x561b2802d520 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2802bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28402420 .functor AND 1, L_0x561b28401850, L_0x561b28402770, C4<1>, C4<1>;
L_0x561b28402490 .functor NOT 1, L_0x561b28402420, C4<0>, C4<0>, C4<0>;
L_0x561b284025a0 .functor AND 1, L_0x561b28401a50, L_0x561b28402770, C4<1>, C4<1>;
L_0x561b28402660 .functor NOT 1, L_0x561b284025a0, C4<0>, C4<0>, C4<0>;
v0x561b2802e460_0 .net *"_ivl_0", 0 0, L_0x561b28402420;  1 drivers
v0x561b2802e560_0 .net *"_ivl_4", 0 0, L_0x561b284025a0;  1 drivers
v0x561b2802e640_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802e6e0_0 .net "enable", 0 0, L_0x561b28402770;  1 drivers
v0x561b2802e780_0 .net "preset", 0 0, L_0x7fcde05846b8;  alias, 1 drivers
v0x561b2802e820_0 .net "q", 0 0, L_0x561b284020d0;  alias, 1 drivers
v0x561b2802e8c0_0 .net "q_bar", 0 0, L_0x561b284022e0;  alias, 1 drivers
v0x561b2802e960_0 .net "reset", 0 0, L_0x561b28401a50;  alias, 1 drivers
v0x561b2802ea50_0 .net "set", 0 0, L_0x561b28401850;  alias, 1 drivers
S_0x561b2802d780 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2802d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28401f80 .functor AND 1, L_0x561b28402490, L_0x7fcde05846b8, C4<1>, C4<1>;
L_0x561b28402010 .functor AND 1, L_0x561b28401f80, L_0x561b284022e0, C4<1>, C4<1>;
L_0x561b284020d0 .functor NOT 1, L_0x561b28402010, C4<0>, C4<0>, C4<0>;
L_0x561b28402190 .functor AND 1, L_0x561b28402660, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28402220 .functor AND 1, L_0x561b28402190, L_0x561b284020d0, C4<1>, C4<1>;
L_0x561b284022e0 .functor NOT 1, L_0x561b28402220, C4<0>, C4<0>, C4<0>;
v0x561b2802da40_0 .net *"_ivl_0", 0 0, L_0x561b28401f80;  1 drivers
v0x561b2802db40_0 .net *"_ivl_2", 0 0, L_0x561b28402010;  1 drivers
v0x561b2802dc20_0 .net *"_ivl_6", 0 0, L_0x561b28402190;  1 drivers
v0x561b2802dd10_0 .net *"_ivl_8", 0 0, L_0x561b28402220;  1 drivers
v0x561b2802ddf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2802dee0_0 .net "preset", 0 0, L_0x7fcde05846b8;  alias, 1 drivers
v0x561b2802dfd0_0 .net "q", 0 0, L_0x561b284020d0;  alias, 1 drivers
v0x561b2802e090_0 .net "q_bar", 0 0, L_0x561b284022e0;  alias, 1 drivers
v0x561b2802e150_0 .net "reset", 0 0, L_0x561b28402660;  1 drivers
v0x561b2802e2a0_0 .net "set", 0 0, L_0x561b28402490;  1 drivers
S_0x561b2802fd50 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28403db0 .functor AND 1, L_0x561b2840a830, L_0x561b28409e90, C4<1>, C4<1>;
L_0x561b28403e40 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b28045270 .functor AND 1, L_0x561b28403e40, L_0x561b28403670, C4<1>, C4<1>;
L_0x561b284040c0 .functor OR 1, L_0x561b28403db0, L_0x561b28045270, C4<0>, C4<0>;
o0x7fcde064f7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28033720_0 name=_ivl_0
v0x561b28033820_0 .net *"_ivl_4", 0 0, L_0x561b28403db0;  1 drivers
v0x561b28033900_0 .net *"_ivl_6", 0 0, L_0x561b28403e40;  1 drivers
v0x561b280339c0_0 .net *"_ivl_8", 0 0, L_0x561b28045270;  1 drivers
v0x561b28033aa0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28033b90_0 .net "data", 0 0, L_0x561b28409e90;  1 drivers
v0x561b28033c50_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b28033cf0_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b28033d90_0 .net "out", 0 0, L_0x561b28402af0;  1 drivers
v0x561b28033ee0_0 .net "q", 0 0, L_0x561b28403670;  1 drivers
v0x561b28033f80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28402af0 .functor MUXZ 1, o0x7fcde064f7b8, L_0x561b28403670, L_0x561b2840aa80, C4<>;
S_0x561b2802ffa0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2802fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28403460 .functor NOT 1, L_0x561b284040c0, C4<0>, C4<0>, C4<0>;
L_0x561b28403d40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28033050_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28033110_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280331d0_0 .net "d", 0 0, L_0x561b284040c0;  1 drivers
v0x561b28033270_0 .net "master_q", 0 0, L_0x561b28402d90;  1 drivers
v0x561b28033310_0 .net "master_q_bar", 0 0, L_0x561b28402fc0;  1 drivers
L_0x7fcde0584700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28033400_0 .net "preset", 0 0, L_0x7fcde0584700;  1 drivers
v0x561b28033530_0 .net "q", 0 0, L_0x561b28403670;  alias, 1 drivers
v0x561b280335d0_0 .net "q_bar", 0 0, L_0x561b284038b0;  1 drivers
S_0x561b28030280 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2802ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b284030c0 .functor AND 1, L_0x561b284040c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28403180 .functor NOT 1, L_0x561b284030c0, C4<0>, C4<0>, C4<0>;
L_0x561b28403290 .functor AND 1, L_0x561b28403460, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28403320 .functor NOT 1, L_0x561b28403290, C4<0>, C4<0>, C4<0>;
v0x561b28031210_0 .net *"_ivl_0", 0 0, L_0x561b284030c0;  1 drivers
v0x561b28031310_0 .net *"_ivl_4", 0 0, L_0x561b28403290;  1 drivers
v0x561b280313f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28031490_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28031530_0 .net "preset", 0 0, L_0x7fcde0584700;  alias, 1 drivers
v0x561b280315d0_0 .net "q", 0 0, L_0x561b28402d90;  alias, 1 drivers
v0x561b28031670_0 .net "q_bar", 0 0, L_0x561b28402fc0;  alias, 1 drivers
v0x561b28031710_0 .net "reset", 0 0, L_0x561b28403460;  1 drivers
v0x561b280317b0_0 .net "set", 0 0, L_0x561b284040c0;  alias, 1 drivers
S_0x561b28030570 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28030280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28402c20 .functor AND 1, L_0x561b28403180, L_0x7fcde0584700, C4<1>, C4<1>;
L_0x561b28402c90 .functor AND 1, L_0x561b28402c20, L_0x561b28402fc0, C4<1>, C4<1>;
L_0x561b28402d90 .functor NOT 1, L_0x561b28402c90, C4<0>, C4<0>, C4<0>;
L_0x561b28402e90 .functor AND 1, L_0x561b28403320, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28402f50 .functor AND 1, L_0x561b28402e90, L_0x561b28402d90, C4<1>, C4<1>;
L_0x561b28402fc0 .functor NOT 1, L_0x561b28402f50, C4<0>, C4<0>, C4<0>;
v0x561b28030850_0 .net *"_ivl_0", 0 0, L_0x561b28402c20;  1 drivers
v0x561b28030950_0 .net *"_ivl_2", 0 0, L_0x561b28402c90;  1 drivers
v0x561b28030a30_0 .net *"_ivl_6", 0 0, L_0x561b28402e90;  1 drivers
v0x561b28030af0_0 .net *"_ivl_8", 0 0, L_0x561b28402f50;  1 drivers
v0x561b28030bd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28030cc0_0 .net "preset", 0 0, L_0x7fcde0584700;  alias, 1 drivers
v0x561b28030d80_0 .net "q", 0 0, L_0x561b28402d90;  alias, 1 drivers
v0x561b28030e40_0 .net "q_bar", 0 0, L_0x561b28402fc0;  alias, 1 drivers
v0x561b28030f00_0 .net "reset", 0 0, L_0x561b28403320;  1 drivers
v0x561b28031050_0 .net "set", 0 0, L_0x561b28403180;  1 drivers
S_0x561b28031980 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2802ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b284039f0 .functor AND 1, L_0x561b28402d90, L_0x561b28403d40, C4<1>, C4<1>;
L_0x561b28403a60 .functor NOT 1, L_0x561b284039f0, C4<0>, C4<0>, C4<0>;
L_0x561b28403b70 .functor AND 1, L_0x561b28402fc0, L_0x561b28403d40, C4<1>, C4<1>;
L_0x561b28403c30 .functor NOT 1, L_0x561b28403b70, C4<0>, C4<0>, C4<0>;
v0x561b28032890_0 .net *"_ivl_0", 0 0, L_0x561b284039f0;  1 drivers
v0x561b28032990_0 .net *"_ivl_4", 0 0, L_0x561b28403b70;  1 drivers
v0x561b28032a70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28032b10_0 .net "enable", 0 0, L_0x561b28403d40;  1 drivers
v0x561b28032bb0_0 .net "preset", 0 0, L_0x7fcde0584700;  alias, 1 drivers
v0x561b28032c50_0 .net "q", 0 0, L_0x561b28403670;  alias, 1 drivers
v0x561b28032cf0_0 .net "q_bar", 0 0, L_0x561b284038b0;  alias, 1 drivers
v0x561b28032d90_0 .net "reset", 0 0, L_0x561b28402fc0;  alias, 1 drivers
v0x561b28032e80_0 .net "set", 0 0, L_0x561b28402d90;  alias, 1 drivers
S_0x561b28031be0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28031980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28403520 .functor AND 1, L_0x561b28403a60, L_0x7fcde0584700, C4<1>, C4<1>;
L_0x561b284035b0 .functor AND 1, L_0x561b28403520, L_0x561b284038b0, C4<1>, C4<1>;
L_0x561b28403670 .functor NOT 1, L_0x561b284035b0, C4<0>, C4<0>, C4<0>;
L_0x561b28403730 .functor AND 1, L_0x561b28403c30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b284037f0 .functor AND 1, L_0x561b28403730, L_0x561b28403670, C4<1>, C4<1>;
L_0x561b284038b0 .functor NOT 1, L_0x561b284037f0, C4<0>, C4<0>, C4<0>;
v0x561b28031ea0_0 .net *"_ivl_0", 0 0, L_0x561b28403520;  1 drivers
v0x561b28031fa0_0 .net *"_ivl_2", 0 0, L_0x561b284035b0;  1 drivers
v0x561b28032080_0 .net *"_ivl_6", 0 0, L_0x561b28403730;  1 drivers
v0x561b28032140_0 .net *"_ivl_8", 0 0, L_0x561b284037f0;  1 drivers
v0x561b28032220_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28032310_0 .net "preset", 0 0, L_0x7fcde0584700;  alias, 1 drivers
v0x561b28032400_0 .net "q", 0 0, L_0x561b28403670;  alias, 1 drivers
v0x561b280324c0_0 .net "q_bar", 0 0, L_0x561b284038b0;  alias, 1 drivers
v0x561b28032580_0 .net "reset", 0 0, L_0x561b28403c30;  1 drivers
v0x561b280326d0_0 .net "set", 0 0, L_0x561b28403a60;  1 drivers
S_0x561b280340e0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b284054e0 .functor AND 1, L_0x561b2840a830, L_0x561b28409f80, C4<1>, C4<1>;
L_0x561b28405570 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b284055e0 .functor AND 1, L_0x561b28405570, L_0x561b28404d70, C4<1>, C4<1>;
L_0x561b284056a0 .functor OR 1, L_0x561b284054e0, L_0x561b284055e0, C4<0>, C4<0>;
o0x7fcde0650478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28037b00_0 name=_ivl_0
v0x561b28037c00_0 .net *"_ivl_4", 0 0, L_0x561b284054e0;  1 drivers
v0x561b28037ce0_0 .net *"_ivl_6", 0 0, L_0x561b28405570;  1 drivers
v0x561b28037da0_0 .net *"_ivl_8", 0 0, L_0x561b284055e0;  1 drivers
v0x561b28037e80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28037f70_0 .net "data", 0 0, L_0x561b28409f80;  1 drivers
v0x561b28038030_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b28038160_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b28038290_0 .net "out", 0 0, L_0x561b284041f0;  1 drivers
v0x561b280383e0_0 .net "q", 0 0, L_0x561b28404d70;  1 drivers
v0x561b28038480_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b284041f0 .functor MUXZ 1, o0x7fcde0650478, L_0x561b28404d70, L_0x561b2840aa80, C4<>;
S_0x561b28034380 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280340e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28404b60 .functor NOT 1, L_0x561b284056a0, C4<0>, C4<0>, C4<0>;
L_0x561b28405470 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28037430_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280374f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280375b0_0 .net "d", 0 0, L_0x561b284056a0;  1 drivers
v0x561b28037650_0 .net "master_q", 0 0, L_0x561b28404490;  1 drivers
v0x561b280376f0_0 .net "master_q_bar", 0 0, L_0x561b284046c0;  1 drivers
L_0x7fcde0584748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280377e0_0 .net "preset", 0 0, L_0x7fcde0584748;  1 drivers
v0x561b28037910_0 .net "q", 0 0, L_0x561b28404d70;  alias, 1 drivers
v0x561b280379b0_0 .net "q_bar", 0 0, L_0x561b28404fb0;  1 drivers
S_0x561b28034660 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28034380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b284047c0 .functor AND 1, L_0x561b284056a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28404880 .functor NOT 1, L_0x561b284047c0, C4<0>, C4<0>, C4<0>;
L_0x561b28404990 .functor AND 1, L_0x561b28404b60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28404a20 .functor NOT 1, L_0x561b28404990, C4<0>, C4<0>, C4<0>;
v0x561b280355f0_0 .net *"_ivl_0", 0 0, L_0x561b284047c0;  1 drivers
v0x561b280356f0_0 .net *"_ivl_4", 0 0, L_0x561b28404990;  1 drivers
v0x561b280357d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28035870_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28035910_0 .net "preset", 0 0, L_0x7fcde0584748;  alias, 1 drivers
v0x561b280359b0_0 .net "q", 0 0, L_0x561b28404490;  alias, 1 drivers
v0x561b28035a50_0 .net "q_bar", 0 0, L_0x561b284046c0;  alias, 1 drivers
v0x561b28035af0_0 .net "reset", 0 0, L_0x561b28404b60;  1 drivers
v0x561b28035b90_0 .net "set", 0 0, L_0x561b284056a0;  alias, 1 drivers
S_0x561b28034950 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28034660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28404320 .functor AND 1, L_0x561b28404880, L_0x7fcde0584748, C4<1>, C4<1>;
L_0x561b28404390 .functor AND 1, L_0x561b28404320, L_0x561b284046c0, C4<1>, C4<1>;
L_0x561b28404490 .functor NOT 1, L_0x561b28404390, C4<0>, C4<0>, C4<0>;
L_0x561b28404590 .functor AND 1, L_0x561b28404a20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28404650 .functor AND 1, L_0x561b28404590, L_0x561b28404490, C4<1>, C4<1>;
L_0x561b284046c0 .functor NOT 1, L_0x561b28404650, C4<0>, C4<0>, C4<0>;
v0x561b28034c30_0 .net *"_ivl_0", 0 0, L_0x561b28404320;  1 drivers
v0x561b28034d30_0 .net *"_ivl_2", 0 0, L_0x561b28404390;  1 drivers
v0x561b28034e10_0 .net *"_ivl_6", 0 0, L_0x561b28404590;  1 drivers
v0x561b28034ed0_0 .net *"_ivl_8", 0 0, L_0x561b28404650;  1 drivers
v0x561b28034fb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280350a0_0 .net "preset", 0 0, L_0x7fcde0584748;  alias, 1 drivers
v0x561b28035160_0 .net "q", 0 0, L_0x561b28404490;  alias, 1 drivers
v0x561b28035220_0 .net "q_bar", 0 0, L_0x561b284046c0;  alias, 1 drivers
v0x561b280352e0_0 .net "reset", 0 0, L_0x561b28404a20;  1 drivers
v0x561b28035430_0 .net "set", 0 0, L_0x561b28404880;  1 drivers
S_0x561b28035d60 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28034380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b284050f0 .functor AND 1, L_0x561b28404490, L_0x561b28405470, C4<1>, C4<1>;
L_0x561b28405160 .functor NOT 1, L_0x561b284050f0, C4<0>, C4<0>, C4<0>;
L_0x561b28405270 .functor AND 1, L_0x561b284046c0, L_0x561b28405470, C4<1>, C4<1>;
L_0x561b28405330 .functor NOT 1, L_0x561b28405270, C4<0>, C4<0>, C4<0>;
v0x561b28036c70_0 .net *"_ivl_0", 0 0, L_0x561b284050f0;  1 drivers
v0x561b28036d70_0 .net *"_ivl_4", 0 0, L_0x561b28405270;  1 drivers
v0x561b28036e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28036ef0_0 .net "enable", 0 0, L_0x561b28405470;  1 drivers
v0x561b28036f90_0 .net "preset", 0 0, L_0x7fcde0584748;  alias, 1 drivers
v0x561b28037030_0 .net "q", 0 0, L_0x561b28404d70;  alias, 1 drivers
v0x561b280370d0_0 .net "q_bar", 0 0, L_0x561b28404fb0;  alias, 1 drivers
v0x561b28037170_0 .net "reset", 0 0, L_0x561b284046c0;  alias, 1 drivers
v0x561b28037260_0 .net "set", 0 0, L_0x561b28404490;  alias, 1 drivers
S_0x561b28035fc0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28035d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28404c20 .functor AND 1, L_0x561b28405160, L_0x7fcde0584748, C4<1>, C4<1>;
L_0x561b28404cb0 .functor AND 1, L_0x561b28404c20, L_0x561b28404fb0, C4<1>, C4<1>;
L_0x561b28404d70 .functor NOT 1, L_0x561b28404cb0, C4<0>, C4<0>, C4<0>;
L_0x561b28404e30 .functor AND 1, L_0x561b28405330, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28404ef0 .functor AND 1, L_0x561b28404e30, L_0x561b28404d70, C4<1>, C4<1>;
L_0x561b28404fb0 .functor NOT 1, L_0x561b28404ef0, C4<0>, C4<0>, C4<0>;
v0x561b28036280_0 .net *"_ivl_0", 0 0, L_0x561b28404c20;  1 drivers
v0x561b28036380_0 .net *"_ivl_2", 0 0, L_0x561b28404cb0;  1 drivers
v0x561b28036460_0 .net *"_ivl_6", 0 0, L_0x561b28404e30;  1 drivers
v0x561b28036520_0 .net *"_ivl_8", 0 0, L_0x561b28404ef0;  1 drivers
v0x561b28036600_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280366f0_0 .net "preset", 0 0, L_0x7fcde0584748;  alias, 1 drivers
v0x561b280367e0_0 .net "q", 0 0, L_0x561b28404d70;  alias, 1 drivers
v0x561b280368a0_0 .net "q_bar", 0 0, L_0x561b28404fb0;  alias, 1 drivers
v0x561b28036960_0 .net "reset", 0 0, L_0x561b28405330;  1 drivers
v0x561b28036ab0_0 .net "set", 0 0, L_0x561b28405160;  1 drivers
S_0x561b280385e0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28406b10 .functor AND 1, L_0x561b2840a830, L_0x561b2840a070, C4<1>, C4<1>;
L_0x561b28406ba0 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b28406c10 .functor AND 1, L_0x561b28406ba0, L_0x561b284063a0, C4<1>, C4<1>;
L_0x561b28406cd0 .functor OR 1, L_0x561b28406b10, L_0x561b28406c10, C4<0>, C4<0>;
o0x7fcde0651138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2803bf10_0 name=_ivl_0
v0x561b2803c010_0 .net *"_ivl_4", 0 0, L_0x561b28406b10;  1 drivers
v0x561b2803c0f0_0 .net *"_ivl_6", 0 0, L_0x561b28406ba0;  1 drivers
v0x561b2803c1b0_0 .net *"_ivl_8", 0 0, L_0x561b28406c10;  1 drivers
v0x561b2803c290_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2803c380_0 .net "data", 0 0, L_0x561b2840a070;  1 drivers
v0x561b2803c440_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b2803c4e0_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b2803c580_0 .net "out", 0 0, L_0x561b28405820;  1 drivers
v0x561b2803c6d0_0 .net "q", 0 0, L_0x561b284063a0;  1 drivers
v0x561b2803c770_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28405820 .functor MUXZ 1, o0x7fcde0651138, L_0x561b284063a0, L_0x561b2840aa80, C4<>;
S_0x561b28038830 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280385e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28406190 .functor NOT 1, L_0x561b28406cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28406aa0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2803b840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803b900_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2803b9c0_0 .net "d", 0 0, L_0x561b28406cd0;  1 drivers
v0x561b2803ba60_0 .net "master_q", 0 0, L_0x561b28405ac0;  1 drivers
v0x561b2803bb00_0 .net "master_q_bar", 0 0, L_0x561b28405cf0;  1 drivers
L_0x7fcde0584790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2803bbf0_0 .net "preset", 0 0, L_0x7fcde0584790;  1 drivers
v0x561b2803bd20_0 .net "q", 0 0, L_0x561b284063a0;  alias, 1 drivers
v0x561b2803bdc0_0 .net "q_bar", 0 0, L_0x561b284065e0;  1 drivers
S_0x561b28038ac0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28038830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28405df0 .functor AND 1, L_0x561b28406cd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28405eb0 .functor NOT 1, L_0x561b28405df0, C4<0>, C4<0>, C4<0>;
L_0x561b28405fc0 .functor AND 1, L_0x561b28406190, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28406050 .functor NOT 1, L_0x561b28405fc0, C4<0>, C4<0>, C4<0>;
v0x561b28039a00_0 .net *"_ivl_0", 0 0, L_0x561b28405df0;  1 drivers
v0x561b28039b00_0 .net *"_ivl_4", 0 0, L_0x561b28405fc0;  1 drivers
v0x561b28039be0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28039c80_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28039d20_0 .net "preset", 0 0, L_0x7fcde0584790;  alias, 1 drivers
v0x561b28039dc0_0 .net "q", 0 0, L_0x561b28405ac0;  alias, 1 drivers
v0x561b28039e60_0 .net "q_bar", 0 0, L_0x561b28405cf0;  alias, 1 drivers
v0x561b28039f00_0 .net "reset", 0 0, L_0x561b28406190;  1 drivers
v0x561b28039fa0_0 .net "set", 0 0, L_0x561b28406cd0;  alias, 1 drivers
S_0x561b28038d60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28038ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28405950 .functor AND 1, L_0x561b28405eb0, L_0x7fcde0584790, C4<1>, C4<1>;
L_0x561b284059c0 .functor AND 1, L_0x561b28405950, L_0x561b28405cf0, C4<1>, C4<1>;
L_0x561b28405ac0 .functor NOT 1, L_0x561b284059c0, C4<0>, C4<0>, C4<0>;
L_0x561b28405bc0 .functor AND 1, L_0x561b28406050, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28405c80 .functor AND 1, L_0x561b28405bc0, L_0x561b28405ac0, C4<1>, C4<1>;
L_0x561b28405cf0 .functor NOT 1, L_0x561b28405c80, C4<0>, C4<0>, C4<0>;
v0x561b28039040_0 .net *"_ivl_0", 0 0, L_0x561b28405950;  1 drivers
v0x561b28039140_0 .net *"_ivl_2", 0 0, L_0x561b284059c0;  1 drivers
v0x561b28039220_0 .net *"_ivl_6", 0 0, L_0x561b28405bc0;  1 drivers
v0x561b280392e0_0 .net *"_ivl_8", 0 0, L_0x561b28405c80;  1 drivers
v0x561b280393c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280394b0_0 .net "preset", 0 0, L_0x7fcde0584790;  alias, 1 drivers
v0x561b28039570_0 .net "q", 0 0, L_0x561b28405ac0;  alias, 1 drivers
v0x561b28039630_0 .net "q_bar", 0 0, L_0x561b28405cf0;  alias, 1 drivers
v0x561b280396f0_0 .net "reset", 0 0, L_0x561b28406050;  1 drivers
v0x561b28039840_0 .net "set", 0 0, L_0x561b28405eb0;  1 drivers
S_0x561b2803a170 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28038830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28406720 .functor AND 1, L_0x561b28405ac0, L_0x561b28406aa0, C4<1>, C4<1>;
L_0x561b28406790 .functor NOT 1, L_0x561b28406720, C4<0>, C4<0>, C4<0>;
L_0x561b284068a0 .functor AND 1, L_0x561b28405cf0, L_0x561b28406aa0, C4<1>, C4<1>;
L_0x561b28406960 .functor NOT 1, L_0x561b284068a0, C4<0>, C4<0>, C4<0>;
v0x561b2803b080_0 .net *"_ivl_0", 0 0, L_0x561b28406720;  1 drivers
v0x561b2803b180_0 .net *"_ivl_4", 0 0, L_0x561b284068a0;  1 drivers
v0x561b2803b260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803b300_0 .net "enable", 0 0, L_0x561b28406aa0;  1 drivers
v0x561b2803b3a0_0 .net "preset", 0 0, L_0x7fcde0584790;  alias, 1 drivers
v0x561b2803b440_0 .net "q", 0 0, L_0x561b284063a0;  alias, 1 drivers
v0x561b2803b4e0_0 .net "q_bar", 0 0, L_0x561b284065e0;  alias, 1 drivers
v0x561b2803b580_0 .net "reset", 0 0, L_0x561b28405cf0;  alias, 1 drivers
v0x561b2803b670_0 .net "set", 0 0, L_0x561b28405ac0;  alias, 1 drivers
S_0x561b2803a3d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2803a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28406250 .functor AND 1, L_0x561b28406790, L_0x7fcde0584790, C4<1>, C4<1>;
L_0x561b284062e0 .functor AND 1, L_0x561b28406250, L_0x561b284065e0, C4<1>, C4<1>;
L_0x561b284063a0 .functor NOT 1, L_0x561b284062e0, C4<0>, C4<0>, C4<0>;
L_0x561b28406460 .functor AND 1, L_0x561b28406960, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28406520 .functor AND 1, L_0x561b28406460, L_0x561b284063a0, C4<1>, C4<1>;
L_0x561b284065e0 .functor NOT 1, L_0x561b28406520, C4<0>, C4<0>, C4<0>;
v0x561b2803a690_0 .net *"_ivl_0", 0 0, L_0x561b28406250;  1 drivers
v0x561b2803a790_0 .net *"_ivl_2", 0 0, L_0x561b284062e0;  1 drivers
v0x561b2803a870_0 .net *"_ivl_6", 0 0, L_0x561b28406460;  1 drivers
v0x561b2803a930_0 .net *"_ivl_8", 0 0, L_0x561b28406520;  1 drivers
v0x561b2803aa10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803ab00_0 .net "preset", 0 0, L_0x7fcde0584790;  alias, 1 drivers
v0x561b2803abf0_0 .net "q", 0 0, L_0x561b284063a0;  alias, 1 drivers
v0x561b2803acb0_0 .net "q_bar", 0 0, L_0x561b284065e0;  alias, 1 drivers
v0x561b2803ad70_0 .net "reset", 0 0, L_0x561b28406960;  1 drivers
v0x561b2803aec0_0 .net "set", 0 0, L_0x561b28406790;  1 drivers
S_0x561b2803c8d0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28408140 .functor AND 1, L_0x561b2840a830, L_0x561b2840a1a0, C4<1>, C4<1>;
L_0x561b284081d0 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b28408240 .functor AND 1, L_0x561b284081d0, L_0x561b284079d0, C4<1>, C4<1>;
L_0x561b28408300 .functor OR 1, L_0x561b28408140, L_0x561b28408240, C4<0>, C4<0>;
o0x7fcde0651df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280402d0_0 name=_ivl_0
v0x561b280403d0_0 .net *"_ivl_4", 0 0, L_0x561b28408140;  1 drivers
v0x561b280404b0_0 .net *"_ivl_6", 0 0, L_0x561b284081d0;  1 drivers
v0x561b28040570_0 .net *"_ivl_8", 0 0, L_0x561b28408240;  1 drivers
v0x561b28040650_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28040740_0 .net "data", 0 0, L_0x561b2840a1a0;  1 drivers
v0x561b28040800_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b280408a0_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b28040940_0 .net "out", 0 0, L_0x561b28406e50;  1 drivers
v0x561b28040a90_0 .net "q", 0 0, L_0x561b284079d0;  1 drivers
v0x561b28040b30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28406e50 .functor MUXZ 1, o0x7fcde0651df8, L_0x561b284079d0, L_0x561b2840aa80, C4<>;
S_0x561b2803cb20 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2803c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b284077c0 .functor NOT 1, L_0x561b28408300, C4<0>, C4<0>, C4<0>;
L_0x561b284080d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2803fc00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803fcc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2803fd80_0 .net "d", 0 0, L_0x561b28408300;  1 drivers
v0x561b2803fe20_0 .net "master_q", 0 0, L_0x561b284070f0;  1 drivers
v0x561b2803fec0_0 .net "master_q_bar", 0 0, L_0x561b28407320;  1 drivers
L_0x7fcde05847d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2803ffb0_0 .net "preset", 0 0, L_0x7fcde05847d8;  1 drivers
v0x561b280400e0_0 .net "q", 0 0, L_0x561b284079d0;  alias, 1 drivers
v0x561b28040180_0 .net "q_bar", 0 0, L_0x561b28407c10;  1 drivers
S_0x561b2803ce00 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2803cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28407420 .functor AND 1, L_0x561b28408300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b284074e0 .functor NOT 1, L_0x561b28407420, C4<0>, C4<0>, C4<0>;
L_0x561b284075f0 .functor AND 1, L_0x561b284077c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28407680 .functor NOT 1, L_0x561b284075f0, C4<0>, C4<0>, C4<0>;
v0x561b2803dd90_0 .net *"_ivl_0", 0 0, L_0x561b28407420;  1 drivers
v0x561b2803de90_0 .net *"_ivl_4", 0 0, L_0x561b284075f0;  1 drivers
v0x561b2803df70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803e010_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2803e0b0_0 .net "preset", 0 0, L_0x7fcde05847d8;  alias, 1 drivers
v0x561b2803e150_0 .net "q", 0 0, L_0x561b284070f0;  alias, 1 drivers
v0x561b2803e1f0_0 .net "q_bar", 0 0, L_0x561b28407320;  alias, 1 drivers
v0x561b2803e290_0 .net "reset", 0 0, L_0x561b284077c0;  1 drivers
v0x561b2803e330_0 .net "set", 0 0, L_0x561b28408300;  alias, 1 drivers
S_0x561b2803d0f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2803ce00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28406f80 .functor AND 1, L_0x561b284074e0, L_0x7fcde05847d8, C4<1>, C4<1>;
L_0x561b28406ff0 .functor AND 1, L_0x561b28406f80, L_0x561b28407320, C4<1>, C4<1>;
L_0x561b284070f0 .functor NOT 1, L_0x561b28406ff0, C4<0>, C4<0>, C4<0>;
L_0x561b284071f0 .functor AND 1, L_0x561b28407680, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b284072b0 .functor AND 1, L_0x561b284071f0, L_0x561b284070f0, C4<1>, C4<1>;
L_0x561b28407320 .functor NOT 1, L_0x561b284072b0, C4<0>, C4<0>, C4<0>;
v0x561b2803d3d0_0 .net *"_ivl_0", 0 0, L_0x561b28406f80;  1 drivers
v0x561b2803d4d0_0 .net *"_ivl_2", 0 0, L_0x561b28406ff0;  1 drivers
v0x561b2803d5b0_0 .net *"_ivl_6", 0 0, L_0x561b284071f0;  1 drivers
v0x561b2803d670_0 .net *"_ivl_8", 0 0, L_0x561b284072b0;  1 drivers
v0x561b2803d750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803d840_0 .net "preset", 0 0, L_0x7fcde05847d8;  alias, 1 drivers
v0x561b2803d900_0 .net "q", 0 0, L_0x561b284070f0;  alias, 1 drivers
v0x561b2803d9c0_0 .net "q_bar", 0 0, L_0x561b28407320;  alias, 1 drivers
v0x561b2803da80_0 .net "reset", 0 0, L_0x561b28407680;  1 drivers
v0x561b2803dbd0_0 .net "set", 0 0, L_0x561b284074e0;  1 drivers
S_0x561b2803e500 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2803cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28407d50 .functor AND 1, L_0x561b284070f0, L_0x561b284080d0, C4<1>, C4<1>;
L_0x561b28407dc0 .functor NOT 1, L_0x561b28407d50, C4<0>, C4<0>, C4<0>;
L_0x561b28407ed0 .functor AND 1, L_0x561b28407320, L_0x561b284080d0, C4<1>, C4<1>;
L_0x561b28407f90 .functor NOT 1, L_0x561b28407ed0, C4<0>, C4<0>, C4<0>;
v0x561b2803f440_0 .net *"_ivl_0", 0 0, L_0x561b28407d50;  1 drivers
v0x561b2803f540_0 .net *"_ivl_4", 0 0, L_0x561b28407ed0;  1 drivers
v0x561b2803f620_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803f6c0_0 .net "enable", 0 0, L_0x561b284080d0;  1 drivers
v0x561b2803f760_0 .net "preset", 0 0, L_0x7fcde05847d8;  alias, 1 drivers
v0x561b2803f800_0 .net "q", 0 0, L_0x561b284079d0;  alias, 1 drivers
v0x561b2803f8a0_0 .net "q_bar", 0 0, L_0x561b28407c10;  alias, 1 drivers
v0x561b2803f940_0 .net "reset", 0 0, L_0x561b28407320;  alias, 1 drivers
v0x561b2803fa30_0 .net "set", 0 0, L_0x561b284070f0;  alias, 1 drivers
S_0x561b2803e760 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2803e500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28407880 .functor AND 1, L_0x561b28407dc0, L_0x7fcde05847d8, C4<1>, C4<1>;
L_0x561b28407910 .functor AND 1, L_0x561b28407880, L_0x561b28407c10, C4<1>, C4<1>;
L_0x561b284079d0 .functor NOT 1, L_0x561b28407910, C4<0>, C4<0>, C4<0>;
L_0x561b28407a90 .functor AND 1, L_0x561b28407f90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28407b50 .functor AND 1, L_0x561b28407a90, L_0x561b284079d0, C4<1>, C4<1>;
L_0x561b28407c10 .functor NOT 1, L_0x561b28407b50, C4<0>, C4<0>, C4<0>;
v0x561b2803ea20_0 .net *"_ivl_0", 0 0, L_0x561b28407880;  1 drivers
v0x561b2803eb20_0 .net *"_ivl_2", 0 0, L_0x561b28407910;  1 drivers
v0x561b2803ec00_0 .net *"_ivl_6", 0 0, L_0x561b28407a90;  1 drivers
v0x561b2803ecf0_0 .net *"_ivl_8", 0 0, L_0x561b28407b50;  1 drivers
v0x561b2803edd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2803eec0_0 .net "preset", 0 0, L_0x7fcde05847d8;  alias, 1 drivers
v0x561b2803efb0_0 .net "q", 0 0, L_0x561b284079d0;  alias, 1 drivers
v0x561b2803f070_0 .net "q_bar", 0 0, L_0x561b28407c10;  alias, 1 drivers
v0x561b2803f130_0 .net "reset", 0 0, L_0x561b28407f90;  1 drivers
v0x561b2803f280_0 .net "set", 0 0, L_0x561b28407dc0;  1 drivers
S_0x561b28040c90 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28022eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28409880 .functor AND 1, L_0x561b2840a830, L_0x561b2840a290, C4<1>, C4<1>;
L_0x561b28409910 .functor NOT 1, L_0x561b2840a830, C4<0>, C4<0>, C4<0>;
L_0x561b28409980 .functor AND 1, L_0x561b28409910, L_0x561b28409110, C4<1>, C4<1>;
L_0x561b28409a40 .functor OR 1, L_0x561b28409880, L_0x561b28409980, C4<0>, C4<0>;
o0x7fcde0652ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28044690_0 name=_ivl_0
v0x561b28044790_0 .net *"_ivl_4", 0 0, L_0x561b28409880;  1 drivers
v0x561b28044870_0 .net *"_ivl_6", 0 0, L_0x561b28409910;  1 drivers
v0x561b28044930_0 .net *"_ivl_8", 0 0, L_0x561b28409980;  1 drivers
v0x561b28044a10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28044b00_0 .net "data", 0 0, L_0x561b2840a290;  1 drivers
v0x561b28044bc0_0 .net "enable_in", 0 0, L_0x561b2840a830;  alias, 1 drivers
v0x561b28044c60_0 .net "enable_out", 0 0, L_0x561b2840aa80;  alias, 1 drivers
v0x561b28044d00_0 .net "out", 0 0, L_0x561b28408480;  1 drivers
v0x561b28044e50_0 .net "q", 0 0, L_0x561b28409110;  1 drivers
v0x561b28044ef0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28408480 .functor MUXZ 1, o0x7fcde0652ab8, L_0x561b28409110, L_0x561b2840aa80, C4<>;
S_0x561b28040ee0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28040c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28408f00 .functor NOT 1, L_0x561b28409a40, C4<0>, C4<0>, C4<0>;
L_0x561b28409810 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28043fc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28044080_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28044140_0 .net "d", 0 0, L_0x561b28409a40;  1 drivers
v0x561b280441e0_0 .net "master_q", 0 0, L_0x561b28408830;  1 drivers
v0x561b28044280_0 .net "master_q_bar", 0 0, L_0x561b28408a60;  1 drivers
L_0x7fcde0584820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28044370_0 .net "preset", 0 0, L_0x7fcde0584820;  1 drivers
v0x561b280444a0_0 .net "q", 0 0, L_0x561b28409110;  alias, 1 drivers
v0x561b28044540_0 .net "q_bar", 0 0, L_0x561b28409350;  1 drivers
S_0x561b280411c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28040ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28408b60 .functor AND 1, L_0x561b28409a40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28408c20 .functor NOT 1, L_0x561b28408b60, C4<0>, C4<0>, C4<0>;
L_0x561b28408d30 .functor AND 1, L_0x561b28408f00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28408dc0 .functor NOT 1, L_0x561b28408d30, C4<0>, C4<0>, C4<0>;
v0x561b28042150_0 .net *"_ivl_0", 0 0, L_0x561b28408b60;  1 drivers
v0x561b28042250_0 .net *"_ivl_4", 0 0, L_0x561b28408d30;  1 drivers
v0x561b28042330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280423d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28042470_0 .net "preset", 0 0, L_0x7fcde0584820;  alias, 1 drivers
v0x561b28042510_0 .net "q", 0 0, L_0x561b28408830;  alias, 1 drivers
v0x561b280425b0_0 .net "q_bar", 0 0, L_0x561b28408a60;  alias, 1 drivers
v0x561b28042650_0 .net "reset", 0 0, L_0x561b28408f00;  1 drivers
v0x561b280426f0_0 .net "set", 0 0, L_0x561b28409a40;  alias, 1 drivers
S_0x561b280414b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280411c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b280454b0 .functor AND 1, L_0x561b28408c20, L_0x7fcde0584820, C4<1>, C4<1>;
L_0x561b28408730 .functor AND 1, L_0x561b280454b0, L_0x561b28408a60, C4<1>, C4<1>;
L_0x561b28408830 .functor NOT 1, L_0x561b28408730, C4<0>, C4<0>, C4<0>;
L_0x561b28408930 .functor AND 1, L_0x561b28408dc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b284089f0 .functor AND 1, L_0x561b28408930, L_0x561b28408830, C4<1>, C4<1>;
L_0x561b28408a60 .functor NOT 1, L_0x561b284089f0, C4<0>, C4<0>, C4<0>;
v0x561b28041790_0 .net *"_ivl_0", 0 0, L_0x561b280454b0;  1 drivers
v0x561b28041890_0 .net *"_ivl_2", 0 0, L_0x561b28408730;  1 drivers
v0x561b28041970_0 .net *"_ivl_6", 0 0, L_0x561b28408930;  1 drivers
v0x561b28041a30_0 .net *"_ivl_8", 0 0, L_0x561b284089f0;  1 drivers
v0x561b28041b10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28041c00_0 .net "preset", 0 0, L_0x7fcde0584820;  alias, 1 drivers
v0x561b28041cc0_0 .net "q", 0 0, L_0x561b28408830;  alias, 1 drivers
v0x561b28041d80_0 .net "q_bar", 0 0, L_0x561b28408a60;  alias, 1 drivers
v0x561b28041e40_0 .net "reset", 0 0, L_0x561b28408dc0;  1 drivers
v0x561b28041f90_0 .net "set", 0 0, L_0x561b28408c20;  1 drivers
S_0x561b280428c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28040ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28409490 .functor AND 1, L_0x561b28408830, L_0x561b28409810, C4<1>, C4<1>;
L_0x561b28409500 .functor NOT 1, L_0x561b28409490, C4<0>, C4<0>, C4<0>;
L_0x561b28409610 .functor AND 1, L_0x561b28408a60, L_0x561b28409810, C4<1>, C4<1>;
L_0x561b284096d0 .functor NOT 1, L_0x561b28409610, C4<0>, C4<0>, C4<0>;
v0x561b28043800_0 .net *"_ivl_0", 0 0, L_0x561b28409490;  1 drivers
v0x561b28043900_0 .net *"_ivl_4", 0 0, L_0x561b28409610;  1 drivers
v0x561b280439e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28043a80_0 .net "enable", 0 0, L_0x561b28409810;  1 drivers
v0x561b28043b20_0 .net "preset", 0 0, L_0x7fcde0584820;  alias, 1 drivers
v0x561b28043bc0_0 .net "q", 0 0, L_0x561b28409110;  alias, 1 drivers
v0x561b28043c60_0 .net "q_bar", 0 0, L_0x561b28409350;  alias, 1 drivers
v0x561b28043d00_0 .net "reset", 0 0, L_0x561b28408a60;  alias, 1 drivers
v0x561b28043df0_0 .net "set", 0 0, L_0x561b28408830;  alias, 1 drivers
S_0x561b28042b20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280428c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28408fc0 .functor AND 1, L_0x561b28409500, L_0x7fcde0584820, C4<1>, C4<1>;
L_0x561b28409050 .functor AND 1, L_0x561b28408fc0, L_0x561b28409350, C4<1>, C4<1>;
L_0x561b28409110 .functor NOT 1, L_0x561b28409050, C4<0>, C4<0>, C4<0>;
L_0x561b284091d0 .functor AND 1, L_0x561b284096d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28409290 .functor AND 1, L_0x561b284091d0, L_0x561b28409110, C4<1>, C4<1>;
L_0x561b28409350 .functor NOT 1, L_0x561b28409290, C4<0>, C4<0>, C4<0>;
v0x561b28042de0_0 .net *"_ivl_0", 0 0, L_0x561b28408fc0;  1 drivers
v0x561b28042ee0_0 .net *"_ivl_2", 0 0, L_0x561b28409050;  1 drivers
v0x561b28042fc0_0 .net *"_ivl_6", 0 0, L_0x561b284091d0;  1 drivers
v0x561b280430b0_0 .net *"_ivl_8", 0 0, L_0x561b28409290;  1 drivers
v0x561b28043190_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28043280_0 .net "preset", 0 0, L_0x7fcde0584820;  alias, 1 drivers
v0x561b28043370_0 .net "q", 0 0, L_0x561b28409110;  alias, 1 drivers
v0x561b28043430_0 .net "q_bar", 0 0, L_0x561b28409350;  alias, 1 drivers
v0x561b280434f0_0 .net "reset", 0 0, L_0x561b284096d0;  1 drivers
v0x561b28043640_0 .net "set", 0 0, L_0x561b28409500;  1 drivers
S_0x561b28047de0 .scope module, "operand1_reg" "byte_register" 3 364, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b280697f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280698b0_0 .net "data", 7 0, L_0x561b28259740;  alias, 1 drivers
v0x561b28069970_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
L_0x7fcde057fd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28069a10_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  1 drivers
v0x561b28069bc0_0 .net "out", 7 0, L_0x561b282a1f60;  alias, 1 drivers
v0x561b28069c60_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282a1540 .part L_0x561b28259740, 0, 1;
L_0x561b282a1630 .part L_0x561b28259740, 1, 1;
L_0x561b282a1720 .part L_0x561b28259740, 2, 1;
L_0x561b282a1810 .part L_0x561b28259740, 3, 1;
L_0x561b282a1b10 .part L_0x561b28259740, 4, 1;
L_0x561b282a1c00 .part L_0x561b28259740, 5, 1;
L_0x561b282a1d30 .part L_0x561b28259740, 6, 1;
L_0x561b282a1e20 .part L_0x561b28259740, 7, 1;
LS_0x561b282a1f60_0_0 .concat [ 1 1 1 1], L_0x561b2840bf80, L_0x561b2840c060, L_0x561b2840c140, L_0x561b2840c220;
LS_0x561b282a1f60_0_4 .concat [ 1 1 1 1], L_0x561b2840c300, L_0x561b2840c3e0, L_0x561b2840c4c0, L_0x561b2840c5a0;
L_0x561b282a1f60 .concat [ 4 4 0 0], LS_0x561b282a1f60_0_0, LS_0x561b282a1f60_0_4;
S_0x561b28048010 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28297c20 .functor AND 1, L_0x561b28259e10, L_0x561b282a1540, C4<1>, C4<1>;
L_0x561b28297c90 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b28297d00 .functor AND 1, L_0x561b28297c90, L_0x561b282974f0, C4<1>, C4<1>;
L_0x561b28297dc0 .functor OR 1, L_0x561b28297c20, L_0x561b28297d00, C4<0>, C4<0>;
L_0x561b2840bf80 .functor BUFT 1, L_0x561b282974f0, C4<0>, C4<0>, C4<0>;
v0x561b2804b9a0_0 .net *"_ivl_4", 0 0, L_0x561b28297c20;  1 drivers
v0x561b2804baa0_0 .net *"_ivl_6", 0 0, L_0x561b28297c90;  1 drivers
v0x561b2804bb80_0 .net *"_ivl_8", 0 0, L_0x561b28297d00;  1 drivers
v0x561b2804bc40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2804bce0_0 .net "data", 0 0, L_0x561b282a1540;  1 drivers
v0x561b2804bdf0_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b2804beb0_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b2804bf70_0 .net "out", 0 0, L_0x561b2840bf80;  1 drivers
v0x561b2804c030_0 .net "q", 0 0, L_0x561b282974f0;  1 drivers
v0x561b2804c160_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28048310 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28048010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28297300 .functor NOT 1, L_0x561b28297dc0, C4<0>, C4<0>, C4<0>;
L_0x561b28297bb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2804b2d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804b390_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2804b450_0 .net "d", 0 0, L_0x561b28297dc0;  1 drivers
v0x561b2804b4f0_0 .net "master_q", 0 0, L_0x561b28296d10;  1 drivers
v0x561b2804b590_0 .net "master_q_bar", 0 0, L_0x561b28296ef0;  1 drivers
L_0x7fcde057fb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2804b680_0 .net "preset", 0 0, L_0x7fcde057fb58;  1 drivers
v0x561b2804b7b0_0 .net "q", 0 0, L_0x561b282974f0;  alias, 1 drivers
v0x561b2804b850_0 .net "q_bar", 0 0, L_0x561b28297720;  1 drivers
S_0x561b280485f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28048310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28296fb0 .functor AND 1, L_0x561b28297dc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28297070 .functor NOT 1, L_0x561b28296fb0, C4<0>, C4<0>, C4<0>;
L_0x561b28297180 .functor AND 1, L_0x561b28297300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282971f0 .functor NOT 1, L_0x561b28297180, C4<0>, C4<0>, C4<0>;
v0x561b280494f0_0 .net *"_ivl_0", 0 0, L_0x561b28296fb0;  1 drivers
v0x561b280495f0_0 .net *"_ivl_4", 0 0, L_0x561b28297180;  1 drivers
v0x561b280496d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28049770_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28049810_0 .net "preset", 0 0, L_0x7fcde057fb58;  alias, 1 drivers
v0x561b280498b0_0 .net "q", 0 0, L_0x561b28296d10;  alias, 1 drivers
v0x561b28049950_0 .net "q_bar", 0 0, L_0x561b28296ef0;  alias, 1 drivers
v0x561b280499f0_0 .net "reset", 0 0, L_0x561b28297300;  1 drivers
v0x561b28049a90_0 .net "set", 0 0, L_0x561b28297dc0;  alias, 1 drivers
S_0x561b280488e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280485f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28296be0 .functor AND 1, L_0x561b28297070, L_0x7fcde057fb58, C4<1>, C4<1>;
L_0x561b28296c50 .functor AND 1, L_0x561b28296be0, L_0x561b28296ef0, C4<1>, C4<1>;
L_0x561b28296d10 .functor NOT 1, L_0x561b28296c50, C4<0>, C4<0>, C4<0>;
L_0x561b28296e10 .functor AND 1, L_0x561b282971f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28296e80 .functor AND 1, L_0x561b28296e10, L_0x561b28296d10, C4<1>, C4<1>;
L_0x561b28296ef0 .functor NOT 1, L_0x561b28296e80, C4<0>, C4<0>, C4<0>;
v0x561b28048bc0_0 .net *"_ivl_0", 0 0, L_0x561b28296be0;  1 drivers
v0x561b28048cc0_0 .net *"_ivl_2", 0 0, L_0x561b28296c50;  1 drivers
v0x561b28048da0_0 .net *"_ivl_6", 0 0, L_0x561b28296e10;  1 drivers
v0x561b28048e60_0 .net *"_ivl_8", 0 0, L_0x561b28296e80;  1 drivers
v0x561b28048f40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28049030_0 .net "preset", 0 0, L_0x7fcde057fb58;  alias, 1 drivers
v0x561b280490f0_0 .net "q", 0 0, L_0x561b28296d10;  alias, 1 drivers
v0x561b280491b0_0 .net "q_bar", 0 0, L_0x561b28296ef0;  alias, 1 drivers
v0x561b28049270_0 .net "reset", 0 0, L_0x561b282971f0;  1 drivers
v0x561b28049330_0 .net "set", 0 0, L_0x561b28297070;  1 drivers
S_0x561b28049bd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28048310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28297860 .functor AND 1, L_0x561b28296d10, L_0x561b28297bb0, C4<1>, C4<1>;
L_0x561b282978d0 .functor NOT 1, L_0x561b28297860, C4<0>, C4<0>, C4<0>;
L_0x561b282979e0 .functor AND 1, L_0x561b28296ef0, L_0x561b28297bb0, C4<1>, C4<1>;
L_0x561b28297aa0 .functor NOT 1, L_0x561b282979e0, C4<0>, C4<0>, C4<0>;
v0x561b2804ab10_0 .net *"_ivl_0", 0 0, L_0x561b28297860;  1 drivers
v0x561b2804ac10_0 .net *"_ivl_4", 0 0, L_0x561b282979e0;  1 drivers
v0x561b2804acf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804ad90_0 .net "enable", 0 0, L_0x561b28297bb0;  1 drivers
v0x561b2804ae30_0 .net "preset", 0 0, L_0x7fcde057fb58;  alias, 1 drivers
v0x561b2804aed0_0 .net "q", 0 0, L_0x561b282974f0;  alias, 1 drivers
v0x561b2804af70_0 .net "q_bar", 0 0, L_0x561b28297720;  alias, 1 drivers
v0x561b2804b010_0 .net "reset", 0 0, L_0x561b28296ef0;  alias, 1 drivers
v0x561b2804b100_0 .net "set", 0 0, L_0x561b28296d10;  alias, 1 drivers
S_0x561b28049e30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28049bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282973c0 .functor AND 1, L_0x561b282978d0, L_0x7fcde057fb58, C4<1>, C4<1>;
L_0x561b28297430 .functor AND 1, L_0x561b282973c0, L_0x561b28297720, C4<1>, C4<1>;
L_0x561b282974f0 .functor NOT 1, L_0x561b28297430, C4<0>, C4<0>, C4<0>;
L_0x561b282975f0 .functor AND 1, L_0x561b28297aa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28297660 .functor AND 1, L_0x561b282975f0, L_0x561b282974f0, C4<1>, C4<1>;
L_0x561b28297720 .functor NOT 1, L_0x561b28297660, C4<0>, C4<0>, C4<0>;
v0x561b2804a0f0_0 .net *"_ivl_0", 0 0, L_0x561b282973c0;  1 drivers
v0x561b2804a1f0_0 .net *"_ivl_2", 0 0, L_0x561b28297430;  1 drivers
v0x561b2804a2d0_0 .net *"_ivl_6", 0 0, L_0x561b282975f0;  1 drivers
v0x561b2804a3c0_0 .net *"_ivl_8", 0 0, L_0x561b28297660;  1 drivers
v0x561b2804a4a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804a590_0 .net "preset", 0 0, L_0x7fcde057fb58;  alias, 1 drivers
v0x561b2804a680_0 .net "q", 0 0, L_0x561b282974f0;  alias, 1 drivers
v0x561b2804a740_0 .net "q_bar", 0 0, L_0x561b28297720;  alias, 1 drivers
v0x561b2804a800_0 .net "reset", 0 0, L_0x561b28297aa0;  1 drivers
v0x561b2804a950_0 .net "set", 0 0, L_0x561b282978d0;  1 drivers
S_0x561b2804c2c0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282990d0 .functor AND 1, L_0x561b28259e10, L_0x561b282a1630, C4<1>, C4<1>;
L_0x561b28299160 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b282991d0 .functor AND 1, L_0x561b28299160, L_0x561b28298980, C4<1>, C4<1>;
L_0x561b28299290 .functor OR 1, L_0x561b282990d0, L_0x561b282991d0, C4<0>, C4<0>;
L_0x561b2840c060 .functor BUFT 1, L_0x561b28298980, C4<0>, C4<0>, C4<0>;
v0x561b2804fcc0_0 .net *"_ivl_4", 0 0, L_0x561b282990d0;  1 drivers
v0x561b2804fdc0_0 .net *"_ivl_6", 0 0, L_0x561b28299160;  1 drivers
v0x561b2804fea0_0 .net *"_ivl_8", 0 0, L_0x561b282991d0;  1 drivers
v0x561b2804ff60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28050000_0 .net "data", 0 0, L_0x561b282a1630;  1 drivers
v0x561b28050110_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b280501b0_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b28050250_0 .net "out", 0 0, L_0x561b2840c060;  1 drivers
v0x561b280502f0_0 .net "q", 0 0, L_0x561b28298980;  1 drivers
v0x561b28050420_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2804c530 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2804c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28298790 .functor NOT 1, L_0x561b28299290, C4<0>, C4<0>, C4<0>;
L_0x561b28299060 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2804f5f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804f6b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2804f770_0 .net "d", 0 0, L_0x561b28299290;  1 drivers
v0x561b2804f810_0 .net "master_q", 0 0, L_0x561b28298100;  1 drivers
v0x561b2804f8b0_0 .net "master_q_bar", 0 0, L_0x561b28298310;  1 drivers
L_0x7fcde057fba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2804f9a0_0 .net "preset", 0 0, L_0x7fcde057fba0;  1 drivers
v0x561b2804fad0_0 .net "q", 0 0, L_0x561b28298980;  alias, 1 drivers
v0x561b2804fb70_0 .net "q_bar", 0 0, L_0x561b28298bd0;  1 drivers
S_0x561b2804c7f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2804c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28298410 .functor AND 1, L_0x561b28299290, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282984d0 .functor NOT 1, L_0x561b28298410, C4<0>, C4<0>, C4<0>;
L_0x561b282985e0 .functor AND 1, L_0x561b28298790, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28298650 .functor NOT 1, L_0x561b282985e0, C4<0>, C4<0>, C4<0>;
v0x561b2804d780_0 .net *"_ivl_0", 0 0, L_0x561b28298410;  1 drivers
v0x561b2804d880_0 .net *"_ivl_4", 0 0, L_0x561b282985e0;  1 drivers
v0x561b2804d960_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804da00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2804daa0_0 .net "preset", 0 0, L_0x7fcde057fba0;  alias, 1 drivers
v0x561b2804db40_0 .net "q", 0 0, L_0x561b28298100;  alias, 1 drivers
v0x561b2804dbe0_0 .net "q_bar", 0 0, L_0x561b28298310;  alias, 1 drivers
v0x561b2804dc80_0 .net "reset", 0 0, L_0x561b28298790;  1 drivers
v0x561b2804dd20_0 .net "set", 0 0, L_0x561b28299290;  alias, 1 drivers
S_0x561b2804cae0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2804c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28297f40 .functor AND 1, L_0x561b282984d0, L_0x7fcde057fba0, C4<1>, C4<1>;
L_0x561b28297fb0 .functor AND 1, L_0x561b28297f40, L_0x561b28298310, C4<1>, C4<1>;
L_0x561b28298100 .functor NOT 1, L_0x561b28297fb0, C4<0>, C4<0>, C4<0>;
L_0x561b28298200 .functor AND 1, L_0x561b28298650, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282982a0 .functor AND 1, L_0x561b28298200, L_0x561b28298100, C4<1>, C4<1>;
L_0x561b28298310 .functor NOT 1, L_0x561b282982a0, C4<0>, C4<0>, C4<0>;
v0x561b2804cdc0_0 .net *"_ivl_0", 0 0, L_0x561b28297f40;  1 drivers
v0x561b2804cec0_0 .net *"_ivl_2", 0 0, L_0x561b28297fb0;  1 drivers
v0x561b2804cfa0_0 .net *"_ivl_6", 0 0, L_0x561b28298200;  1 drivers
v0x561b2804d060_0 .net *"_ivl_8", 0 0, L_0x561b282982a0;  1 drivers
v0x561b2804d140_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804d230_0 .net "preset", 0 0, L_0x7fcde057fba0;  alias, 1 drivers
v0x561b2804d2f0_0 .net "q", 0 0, L_0x561b28298100;  alias, 1 drivers
v0x561b2804d3b0_0 .net "q_bar", 0 0, L_0x561b28298310;  alias, 1 drivers
v0x561b2804d470_0 .net "reset", 0 0, L_0x561b28298650;  1 drivers
v0x561b2804d5c0_0 .net "set", 0 0, L_0x561b282984d0;  1 drivers
S_0x561b2804def0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2804c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28298d10 .functor AND 1, L_0x561b28298100, L_0x561b28299060, C4<1>, C4<1>;
L_0x561b28298d80 .functor NOT 1, L_0x561b28298d10, C4<0>, C4<0>, C4<0>;
L_0x561b28298e90 .functor AND 1, L_0x561b28298310, L_0x561b28299060, C4<1>, C4<1>;
L_0x561b28298f50 .functor NOT 1, L_0x561b28298e90, C4<0>, C4<0>, C4<0>;
v0x561b2804ee30_0 .net *"_ivl_0", 0 0, L_0x561b28298d10;  1 drivers
v0x561b2804ef30_0 .net *"_ivl_4", 0 0, L_0x561b28298e90;  1 drivers
v0x561b2804f010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804f0b0_0 .net "enable", 0 0, L_0x561b28299060;  1 drivers
v0x561b2804f150_0 .net "preset", 0 0, L_0x7fcde057fba0;  alias, 1 drivers
v0x561b2804f1f0_0 .net "q", 0 0, L_0x561b28298980;  alias, 1 drivers
v0x561b2804f290_0 .net "q_bar", 0 0, L_0x561b28298bd0;  alias, 1 drivers
v0x561b2804f330_0 .net "reset", 0 0, L_0x561b28298310;  alias, 1 drivers
v0x561b2804f420_0 .net "set", 0 0, L_0x561b28298100;  alias, 1 drivers
S_0x561b2804e150 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2804def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28298850 .functor AND 1, L_0x561b28298d80, L_0x7fcde057fba0, C4<1>, C4<1>;
L_0x561b282988c0 .functor AND 1, L_0x561b28298850, L_0x561b28298bd0, C4<1>, C4<1>;
L_0x561b28298980 .functor NOT 1, L_0x561b282988c0, C4<0>, C4<0>, C4<0>;
L_0x561b28298a80 .functor AND 1, L_0x561b28298f50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28298b10 .functor AND 1, L_0x561b28298a80, L_0x561b28298980, C4<1>, C4<1>;
L_0x561b28298bd0 .functor NOT 1, L_0x561b28298b10, C4<0>, C4<0>, C4<0>;
v0x561b2804e410_0 .net *"_ivl_0", 0 0, L_0x561b28298850;  1 drivers
v0x561b2804e510_0 .net *"_ivl_2", 0 0, L_0x561b282988c0;  1 drivers
v0x561b2804e5f0_0 .net *"_ivl_6", 0 0, L_0x561b28298a80;  1 drivers
v0x561b2804e6e0_0 .net *"_ivl_8", 0 0, L_0x561b28298b10;  1 drivers
v0x561b2804e7c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2804e8b0_0 .net "preset", 0 0, L_0x7fcde057fba0;  alias, 1 drivers
v0x561b2804e9a0_0 .net "q", 0 0, L_0x561b28298980;  alias, 1 drivers
v0x561b2804ea60_0 .net "q_bar", 0 0, L_0x561b28298bd0;  alias, 1 drivers
v0x561b2804eb20_0 .net "reset", 0 0, L_0x561b28298f50;  1 drivers
v0x561b2804ec70_0 .net "set", 0 0, L_0x561b28298d80;  1 drivers
S_0x561b28050560 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2829a600 .functor AND 1, L_0x561b28259e10, L_0x561b282a1720, C4<1>, C4<1>;
L_0x561b2829a690 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b2829a910 .functor AND 1, L_0x561b2829a690, L_0x561b28299eb0, C4<1>, C4<1>;
L_0x561b2829a9d0 .functor OR 1, L_0x561b2829a600, L_0x561b2829a910, C4<0>, C4<0>;
L_0x561b2840c140 .functor BUFT 1, L_0x561b28299eb0, C4<0>, C4<0>, C4<0>;
v0x561b28053fd0_0 .net *"_ivl_4", 0 0, L_0x561b2829a600;  1 drivers
v0x561b280540d0_0 .net *"_ivl_6", 0 0, L_0x561b2829a690;  1 drivers
v0x561b280541b0_0 .net *"_ivl_8", 0 0, L_0x561b2829a910;  1 drivers
v0x561b28054270_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28054310_0 .net "data", 0 0, L_0x561b282a1720;  1 drivers
v0x561b28054420_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b28054510_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b28054600_0 .net "out", 0 0, L_0x561b2840c140;  1 drivers
v0x561b280546c0_0 .net "q", 0 0, L_0x561b28299eb0;  1 drivers
v0x561b280547f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b280507b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28050560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28299ca0 .functor NOT 1, L_0x561b2829a9d0, C4<0>, C4<0>, C4<0>;
L_0x561b2829a590 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28053900_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280539c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28053a80_0 .net "d", 0 0, L_0x561b2829a9d0;  1 drivers
v0x561b28053b20_0 .net "master_q", 0 0, L_0x561b282995d0;  1 drivers
v0x561b28053bc0_0 .net "master_q_bar", 0 0, L_0x561b28299800;  1 drivers
L_0x7fcde057fbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28053cb0_0 .net "preset", 0 0, L_0x7fcde057fbe8;  1 drivers
v0x561b28053de0_0 .net "q", 0 0, L_0x561b28299eb0;  alias, 1 drivers
v0x561b28053e80_0 .net "q_bar", 0 0, L_0x561b2829a100;  1 drivers
S_0x561b28050a70 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28299900 .functor AND 1, L_0x561b2829a9d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282999c0 .functor NOT 1, L_0x561b28299900, C4<0>, C4<0>, C4<0>;
L_0x561b28299ad0 .functor AND 1, L_0x561b28299ca0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28299b60 .functor NOT 1, L_0x561b28299ad0, C4<0>, C4<0>, C4<0>;
v0x561b28051a30_0 .net *"_ivl_0", 0 0, L_0x561b28299900;  1 drivers
v0x561b28051b30_0 .net *"_ivl_4", 0 0, L_0x561b28299ad0;  1 drivers
v0x561b28051c10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28051cb0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28051d50_0 .net "preset", 0 0, L_0x7fcde057fbe8;  alias, 1 drivers
v0x561b28051df0_0 .net "q", 0 0, L_0x561b282995d0;  alias, 1 drivers
v0x561b28051ec0_0 .net "q_bar", 0 0, L_0x561b28299800;  alias, 1 drivers
v0x561b28051f90_0 .net "reset", 0 0, L_0x561b28299ca0;  1 drivers
v0x561b28052030_0 .net "set", 0 0, L_0x561b2829a9d0;  alias, 1 drivers
S_0x561b28050d60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28050a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28299410 .functor AND 1, L_0x561b282999c0, L_0x7fcde057fbe8, C4<1>, C4<1>;
L_0x561b28299480 .functor AND 1, L_0x561b28299410, L_0x561b28299800, C4<1>, C4<1>;
L_0x561b282995d0 .functor NOT 1, L_0x561b28299480, C4<0>, C4<0>, C4<0>;
L_0x561b282996d0 .functor AND 1, L_0x561b28299b60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28299790 .functor AND 1, L_0x561b282996d0, L_0x561b282995d0, C4<1>, C4<1>;
L_0x561b28299800 .functor NOT 1, L_0x561b28299790, C4<0>, C4<0>, C4<0>;
v0x561b28051040_0 .net *"_ivl_0", 0 0, L_0x561b28299410;  1 drivers
v0x561b28051140_0 .net *"_ivl_2", 0 0, L_0x561b28299480;  1 drivers
v0x561b28051220_0 .net *"_ivl_6", 0 0, L_0x561b282996d0;  1 drivers
v0x561b28051310_0 .net *"_ivl_8", 0 0, L_0x561b28299790;  1 drivers
v0x561b280513f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280514e0_0 .net "preset", 0 0, L_0x7fcde057fbe8;  alias, 1 drivers
v0x561b280515a0_0 .net "q", 0 0, L_0x561b282995d0;  alias, 1 drivers
v0x561b28051660_0 .net "q_bar", 0 0, L_0x561b28299800;  alias, 1 drivers
v0x561b28051720_0 .net "reset", 0 0, L_0x561b28299b60;  1 drivers
v0x561b28051870_0 .net "set", 0 0, L_0x561b282999c0;  1 drivers
S_0x561b28052200 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280507b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829a240 .functor AND 1, L_0x561b282995d0, L_0x561b2829a590, C4<1>, C4<1>;
L_0x561b2829a2b0 .functor NOT 1, L_0x561b2829a240, C4<0>, C4<0>, C4<0>;
L_0x561b2829a3c0 .functor AND 1, L_0x561b28299800, L_0x561b2829a590, C4<1>, C4<1>;
L_0x561b2829a480 .functor NOT 1, L_0x561b2829a3c0, C4<0>, C4<0>, C4<0>;
v0x561b28053140_0 .net *"_ivl_0", 0 0, L_0x561b2829a240;  1 drivers
v0x561b28053240_0 .net *"_ivl_4", 0 0, L_0x561b2829a3c0;  1 drivers
v0x561b28053320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280533c0_0 .net "enable", 0 0, L_0x561b2829a590;  1 drivers
v0x561b28053460_0 .net "preset", 0 0, L_0x7fcde057fbe8;  alias, 1 drivers
v0x561b28053500_0 .net "q", 0 0, L_0x561b28299eb0;  alias, 1 drivers
v0x561b280535a0_0 .net "q_bar", 0 0, L_0x561b2829a100;  alias, 1 drivers
v0x561b28053640_0 .net "reset", 0 0, L_0x561b28299800;  alias, 1 drivers
v0x561b28053730_0 .net "set", 0 0, L_0x561b282995d0;  alias, 1 drivers
S_0x561b28052460 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28052200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28299d60 .functor AND 1, L_0x561b2829a2b0, L_0x7fcde057fbe8, C4<1>, C4<1>;
L_0x561b28299df0 .functor AND 1, L_0x561b28299d60, L_0x561b2829a100, C4<1>, C4<1>;
L_0x561b28299eb0 .functor NOT 1, L_0x561b28299df0, C4<0>, C4<0>, C4<0>;
L_0x561b28299fb0 .functor AND 1, L_0x561b2829a480, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829a040 .functor AND 1, L_0x561b28299fb0, L_0x561b28299eb0, C4<1>, C4<1>;
L_0x561b2829a100 .functor NOT 1, L_0x561b2829a040, C4<0>, C4<0>, C4<0>;
v0x561b28052720_0 .net *"_ivl_0", 0 0, L_0x561b28299d60;  1 drivers
v0x561b28052820_0 .net *"_ivl_2", 0 0, L_0x561b28299df0;  1 drivers
v0x561b28052900_0 .net *"_ivl_6", 0 0, L_0x561b28299fb0;  1 drivers
v0x561b280529f0_0 .net *"_ivl_8", 0 0, L_0x561b2829a040;  1 drivers
v0x561b28052ad0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28052bc0_0 .net "preset", 0 0, L_0x7fcde057fbe8;  alias, 1 drivers
v0x561b28052cb0_0 .net "q", 0 0, L_0x561b28299eb0;  alias, 1 drivers
v0x561b28052d70_0 .net "q_bar", 0 0, L_0x561b2829a100;  alias, 1 drivers
v0x561b28052e30_0 .net "reset", 0 0, L_0x561b2829a480;  1 drivers
v0x561b28052f80_0 .net "set", 0 0, L_0x561b2829a2b0;  1 drivers
S_0x561b28054950 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2829bd40 .functor AND 1, L_0x561b28259e10, L_0x561b282a1810, C4<1>, C4<1>;
L_0x561b2829bdd0 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b2829be40 .functor AND 1, L_0x561b2829bdd0, L_0x561b2829b5f0, C4<1>, C4<1>;
L_0x561b2829bf00 .functor OR 1, L_0x561b2829bd40, L_0x561b2829be40, C4<0>, C4<0>;
L_0x561b2840c220 .functor BUFT 1, L_0x561b2829b5f0, C4<0>, C4<0>, C4<0>;
v0x561b28058320_0 .net *"_ivl_4", 0 0, L_0x561b2829bd40;  1 drivers
v0x561b28058420_0 .net *"_ivl_6", 0 0, L_0x561b2829bdd0;  1 drivers
v0x561b28058500_0 .net *"_ivl_8", 0 0, L_0x561b2829be40;  1 drivers
v0x561b280585c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28058660_0 .net "data", 0 0, L_0x561b282a1810;  1 drivers
v0x561b28058770_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b28058810_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b280588b0_0 .net "out", 0 0, L_0x561b2840c220;  1 drivers
v0x561b28058970_0 .net "q", 0 0, L_0x561b2829b5f0;  1 drivers
v0x561b28058aa0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28054ba0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28054950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829b3e0 .functor NOT 1, L_0x561b2829bf00, C4<0>, C4<0>, C4<0>;
L_0x561b2829bcd0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28057c50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28057d10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28057dd0_0 .net "d", 0 0, L_0x561b2829bf00;  1 drivers
v0x561b28057e70_0 .net "master_q", 0 0, L_0x561b2829ad10;  1 drivers
v0x561b28057f10_0 .net "master_q_bar", 0 0, L_0x561b2829af40;  1 drivers
L_0x7fcde057fc30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28058000_0 .net "preset", 0 0, L_0x7fcde057fc30;  1 drivers
v0x561b28058130_0 .net "q", 0 0, L_0x561b2829b5f0;  alias, 1 drivers
v0x561b280581d0_0 .net "q_bar", 0 0, L_0x561b2829b840;  1 drivers
S_0x561b28054e80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28054ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829b040 .functor AND 1, L_0x561b2829bf00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829b100 .functor NOT 1, L_0x561b2829b040, C4<0>, C4<0>, C4<0>;
L_0x561b2829b210 .functor AND 1, L_0x561b2829b3e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829b2a0 .functor NOT 1, L_0x561b2829b210, C4<0>, C4<0>, C4<0>;
v0x561b28055e10_0 .net *"_ivl_0", 0 0, L_0x561b2829b040;  1 drivers
v0x561b28055f10_0 .net *"_ivl_4", 0 0, L_0x561b2829b210;  1 drivers
v0x561b28055ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28056090_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28056130_0 .net "preset", 0 0, L_0x7fcde057fc30;  alias, 1 drivers
v0x561b280561d0_0 .net "q", 0 0, L_0x561b2829ad10;  alias, 1 drivers
v0x561b28056270_0 .net "q_bar", 0 0, L_0x561b2829af40;  alias, 1 drivers
v0x561b28056310_0 .net "reset", 0 0, L_0x561b2829b3e0;  1 drivers
v0x561b280563b0_0 .net "set", 0 0, L_0x561b2829bf00;  alias, 1 drivers
S_0x561b28055170 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28054e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829ab50 .functor AND 1, L_0x561b2829b100, L_0x7fcde057fc30, C4<1>, C4<1>;
L_0x561b2829abc0 .functor AND 1, L_0x561b2829ab50, L_0x561b2829af40, C4<1>, C4<1>;
L_0x561b2829ad10 .functor NOT 1, L_0x561b2829abc0, C4<0>, C4<0>, C4<0>;
L_0x561b2829ae10 .functor AND 1, L_0x561b2829b2a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829aed0 .functor AND 1, L_0x561b2829ae10, L_0x561b2829ad10, C4<1>, C4<1>;
L_0x561b2829af40 .functor NOT 1, L_0x561b2829aed0, C4<0>, C4<0>, C4<0>;
v0x561b28055450_0 .net *"_ivl_0", 0 0, L_0x561b2829ab50;  1 drivers
v0x561b28055550_0 .net *"_ivl_2", 0 0, L_0x561b2829abc0;  1 drivers
v0x561b28055630_0 .net *"_ivl_6", 0 0, L_0x561b2829ae10;  1 drivers
v0x561b280556f0_0 .net *"_ivl_8", 0 0, L_0x561b2829aed0;  1 drivers
v0x561b280557d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280558c0_0 .net "preset", 0 0, L_0x7fcde057fc30;  alias, 1 drivers
v0x561b28055980_0 .net "q", 0 0, L_0x561b2829ad10;  alias, 1 drivers
v0x561b28055a40_0 .net "q_bar", 0 0, L_0x561b2829af40;  alias, 1 drivers
v0x561b28055b00_0 .net "reset", 0 0, L_0x561b2829b2a0;  1 drivers
v0x561b28055c50_0 .net "set", 0 0, L_0x561b2829b100;  1 drivers
S_0x561b28056580 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28054ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829b980 .functor AND 1, L_0x561b2829ad10, L_0x561b2829bcd0, C4<1>, C4<1>;
L_0x561b2829b9f0 .functor NOT 1, L_0x561b2829b980, C4<0>, C4<0>, C4<0>;
L_0x561b2829bb00 .functor AND 1, L_0x561b2829af40, L_0x561b2829bcd0, C4<1>, C4<1>;
L_0x561b2829bbc0 .functor NOT 1, L_0x561b2829bb00, C4<0>, C4<0>, C4<0>;
v0x561b28057490_0 .net *"_ivl_0", 0 0, L_0x561b2829b980;  1 drivers
v0x561b28057590_0 .net *"_ivl_4", 0 0, L_0x561b2829bb00;  1 drivers
v0x561b28057670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28057710_0 .net "enable", 0 0, L_0x561b2829bcd0;  1 drivers
v0x561b280577b0_0 .net "preset", 0 0, L_0x7fcde057fc30;  alias, 1 drivers
v0x561b28057850_0 .net "q", 0 0, L_0x561b2829b5f0;  alias, 1 drivers
v0x561b280578f0_0 .net "q_bar", 0 0, L_0x561b2829b840;  alias, 1 drivers
v0x561b28057990_0 .net "reset", 0 0, L_0x561b2829af40;  alias, 1 drivers
v0x561b28057a80_0 .net "set", 0 0, L_0x561b2829ad10;  alias, 1 drivers
S_0x561b280567e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28056580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829b4a0 .functor AND 1, L_0x561b2829b9f0, L_0x7fcde057fc30, C4<1>, C4<1>;
L_0x561b2829b530 .functor AND 1, L_0x561b2829b4a0, L_0x561b2829b840, C4<1>, C4<1>;
L_0x561b2829b5f0 .functor NOT 1, L_0x561b2829b530, C4<0>, C4<0>, C4<0>;
L_0x561b2829b6f0 .functor AND 1, L_0x561b2829bbc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829b780 .functor AND 1, L_0x561b2829b6f0, L_0x561b2829b5f0, C4<1>, C4<1>;
L_0x561b2829b840 .functor NOT 1, L_0x561b2829b780, C4<0>, C4<0>, C4<0>;
v0x561b28056aa0_0 .net *"_ivl_0", 0 0, L_0x561b2829b4a0;  1 drivers
v0x561b28056ba0_0 .net *"_ivl_2", 0 0, L_0x561b2829b530;  1 drivers
v0x561b28056c80_0 .net *"_ivl_6", 0 0, L_0x561b2829b6f0;  1 drivers
v0x561b28056d40_0 .net *"_ivl_8", 0 0, L_0x561b2829b780;  1 drivers
v0x561b28056e20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28056f10_0 .net "preset", 0 0, L_0x7fcde057fc30;  alias, 1 drivers
v0x561b28057000_0 .net "q", 0 0, L_0x561b2829b5f0;  alias, 1 drivers
v0x561b280570c0_0 .net "q_bar", 0 0, L_0x561b2829b840;  alias, 1 drivers
v0x561b28057180_0 .net "reset", 0 0, L_0x561b2829bbc0;  1 drivers
v0x561b280572d0_0 .net "set", 0 0, L_0x561b2829b9f0;  1 drivers
S_0x561b28058c00 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2829d270 .functor AND 1, L_0x561b28259e10, L_0x561b282a1b10, C4<1>, C4<1>;
L_0x561b2829d300 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b2829d370 .functor AND 1, L_0x561b2829d300, L_0x561b2829cb20, C4<1>, C4<1>;
L_0x561b2829d430 .functor OR 1, L_0x561b2829d270, L_0x561b2829d370, C4<0>, C4<0>;
L_0x561b2840c300 .functor BUFT 1, L_0x561b2829cb20, C4<0>, C4<0>, C4<0>;
v0x561b2805c620_0 .net *"_ivl_4", 0 0, L_0x561b2829d270;  1 drivers
v0x561b2805c720_0 .net *"_ivl_6", 0 0, L_0x561b2829d300;  1 drivers
v0x561b2805c800_0 .net *"_ivl_8", 0 0, L_0x561b2829d370;  1 drivers
v0x561b2805c8c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2805c960_0 .net "data", 0 0, L_0x561b282a1b10;  1 drivers
v0x561b2805ca70_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b2805cba0_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b2805ccd0_0 .net "out", 0 0, L_0x561b2840c300;  1 drivers
v0x561b2805cd90_0 .net "q", 0 0, L_0x561b2829cb20;  1 drivers
v0x561b2805cec0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28058ea0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28058c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829c910 .functor NOT 1, L_0x561b2829d430, C4<0>, C4<0>, C4<0>;
L_0x561b2829d200 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2805bf50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805c010_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2805c0d0_0 .net "d", 0 0, L_0x561b2829d430;  1 drivers
v0x561b2805c170_0 .net "master_q", 0 0, L_0x561b2829c240;  1 drivers
v0x561b2805c210_0 .net "master_q_bar", 0 0, L_0x561b2829c470;  1 drivers
L_0x7fcde057fc78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2805c300_0 .net "preset", 0 0, L_0x7fcde057fc78;  1 drivers
v0x561b2805c430_0 .net "q", 0 0, L_0x561b2829cb20;  alias, 1 drivers
v0x561b2805c4d0_0 .net "q_bar", 0 0, L_0x561b2829cd70;  1 drivers
S_0x561b28059180 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28058ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829c570 .functor AND 1, L_0x561b2829d430, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829c630 .functor NOT 1, L_0x561b2829c570, C4<0>, C4<0>, C4<0>;
L_0x561b2829c740 .functor AND 1, L_0x561b2829c910, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829c7d0 .functor NOT 1, L_0x561b2829c740, C4<0>, C4<0>, C4<0>;
v0x561b2805a110_0 .net *"_ivl_0", 0 0, L_0x561b2829c570;  1 drivers
v0x561b2805a210_0 .net *"_ivl_4", 0 0, L_0x561b2829c740;  1 drivers
v0x561b2805a2f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805a390_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2805a430_0 .net "preset", 0 0, L_0x7fcde057fc78;  alias, 1 drivers
v0x561b2805a4d0_0 .net "q", 0 0, L_0x561b2829c240;  alias, 1 drivers
v0x561b2805a570_0 .net "q_bar", 0 0, L_0x561b2829c470;  alias, 1 drivers
v0x561b2805a610_0 .net "reset", 0 0, L_0x561b2829c910;  1 drivers
v0x561b2805a6b0_0 .net "set", 0 0, L_0x561b2829d430;  alias, 1 drivers
S_0x561b28059470 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28059180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829c080 .functor AND 1, L_0x561b2829c630, L_0x7fcde057fc78, C4<1>, C4<1>;
L_0x561b2829c0f0 .functor AND 1, L_0x561b2829c080, L_0x561b2829c470, C4<1>, C4<1>;
L_0x561b2829c240 .functor NOT 1, L_0x561b2829c0f0, C4<0>, C4<0>, C4<0>;
L_0x561b2829c340 .functor AND 1, L_0x561b2829c7d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829c400 .functor AND 1, L_0x561b2829c340, L_0x561b2829c240, C4<1>, C4<1>;
L_0x561b2829c470 .functor NOT 1, L_0x561b2829c400, C4<0>, C4<0>, C4<0>;
v0x561b28059750_0 .net *"_ivl_0", 0 0, L_0x561b2829c080;  1 drivers
v0x561b28059850_0 .net *"_ivl_2", 0 0, L_0x561b2829c0f0;  1 drivers
v0x561b28059930_0 .net *"_ivl_6", 0 0, L_0x561b2829c340;  1 drivers
v0x561b280599f0_0 .net *"_ivl_8", 0 0, L_0x561b2829c400;  1 drivers
v0x561b28059ad0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28059bc0_0 .net "preset", 0 0, L_0x7fcde057fc78;  alias, 1 drivers
v0x561b28059c80_0 .net "q", 0 0, L_0x561b2829c240;  alias, 1 drivers
v0x561b28059d40_0 .net "q_bar", 0 0, L_0x561b2829c470;  alias, 1 drivers
v0x561b28059e00_0 .net "reset", 0 0, L_0x561b2829c7d0;  1 drivers
v0x561b28059f50_0 .net "set", 0 0, L_0x561b2829c630;  1 drivers
S_0x561b2805a880 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28058ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829ceb0 .functor AND 1, L_0x561b2829c240, L_0x561b2829d200, C4<1>, C4<1>;
L_0x561b2829cf20 .functor NOT 1, L_0x561b2829ceb0, C4<0>, C4<0>, C4<0>;
L_0x561b2829d030 .functor AND 1, L_0x561b2829c470, L_0x561b2829d200, C4<1>, C4<1>;
L_0x561b2829d0f0 .functor NOT 1, L_0x561b2829d030, C4<0>, C4<0>, C4<0>;
v0x561b2805b790_0 .net *"_ivl_0", 0 0, L_0x561b2829ceb0;  1 drivers
v0x561b2805b890_0 .net *"_ivl_4", 0 0, L_0x561b2829d030;  1 drivers
v0x561b2805b970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805ba10_0 .net "enable", 0 0, L_0x561b2829d200;  1 drivers
v0x561b2805bab0_0 .net "preset", 0 0, L_0x7fcde057fc78;  alias, 1 drivers
v0x561b2805bb50_0 .net "q", 0 0, L_0x561b2829cb20;  alias, 1 drivers
v0x561b2805bbf0_0 .net "q_bar", 0 0, L_0x561b2829cd70;  alias, 1 drivers
v0x561b2805bc90_0 .net "reset", 0 0, L_0x561b2829c470;  alias, 1 drivers
v0x561b2805bd80_0 .net "set", 0 0, L_0x561b2829c240;  alias, 1 drivers
S_0x561b2805aae0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2805a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829c9d0 .functor AND 1, L_0x561b2829cf20, L_0x7fcde057fc78, C4<1>, C4<1>;
L_0x561b2829ca60 .functor AND 1, L_0x561b2829c9d0, L_0x561b2829cd70, C4<1>, C4<1>;
L_0x561b2829cb20 .functor NOT 1, L_0x561b2829ca60, C4<0>, C4<0>, C4<0>;
L_0x561b2829cc20 .functor AND 1, L_0x561b2829d0f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829ccb0 .functor AND 1, L_0x561b2829cc20, L_0x561b2829cb20, C4<1>, C4<1>;
L_0x561b2829cd70 .functor NOT 1, L_0x561b2829ccb0, C4<0>, C4<0>, C4<0>;
v0x561b2805ada0_0 .net *"_ivl_0", 0 0, L_0x561b2829c9d0;  1 drivers
v0x561b2805aea0_0 .net *"_ivl_2", 0 0, L_0x561b2829ca60;  1 drivers
v0x561b2805af80_0 .net *"_ivl_6", 0 0, L_0x561b2829cc20;  1 drivers
v0x561b2805b040_0 .net *"_ivl_8", 0 0, L_0x561b2829ccb0;  1 drivers
v0x561b2805b120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805b210_0 .net "preset", 0 0, L_0x7fcde057fc78;  alias, 1 drivers
v0x561b2805b300_0 .net "q", 0 0, L_0x561b2829cb20;  alias, 1 drivers
v0x561b2805b3c0_0 .net "q_bar", 0 0, L_0x561b2829cd70;  alias, 1 drivers
v0x561b2805b480_0 .net "reset", 0 0, L_0x561b2829d0f0;  1 drivers
v0x561b2805b5d0_0 .net "set", 0 0, L_0x561b2829cf20;  1 drivers
S_0x561b2805d020 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2829e7a0 .functor AND 1, L_0x561b28259e10, L_0x561b282a1c00, C4<1>, C4<1>;
L_0x561b2829e830 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b2829e8a0 .functor AND 1, L_0x561b2829e830, L_0x561b2829e050, C4<1>, C4<1>;
L_0x561b2829e960 .functor OR 1, L_0x561b2829e7a0, L_0x561b2829e8a0, C4<0>, C4<0>;
L_0x561b2840c3e0 .functor BUFT 1, L_0x561b2829e050, C4<0>, C4<0>, C4<0>;
v0x561b28060950_0 .net *"_ivl_4", 0 0, L_0x561b2829e7a0;  1 drivers
v0x561b28060a50_0 .net *"_ivl_6", 0 0, L_0x561b2829e830;  1 drivers
v0x561b28060b30_0 .net *"_ivl_8", 0 0, L_0x561b2829e8a0;  1 drivers
v0x561b28060bf0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28060c90_0 .net "data", 0 0, L_0x561b282a1c00;  1 drivers
v0x561b28060da0_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b28060e40_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b28060ee0_0 .net "out", 0 0, L_0x561b2840c3e0;  1 drivers
v0x561b28060fa0_0 .net "q", 0 0, L_0x561b2829e050;  1 drivers
v0x561b280610d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2805d270 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2805d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829de40 .functor NOT 1, L_0x561b2829e960, C4<0>, C4<0>, C4<0>;
L_0x561b2829e730 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28060280_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28060340_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28060400_0 .net "d", 0 0, L_0x561b2829e960;  1 drivers
v0x561b280604a0_0 .net "master_q", 0 0, L_0x561b2829d770;  1 drivers
v0x561b28060540_0 .net "master_q_bar", 0 0, L_0x561b2829d9a0;  1 drivers
L_0x7fcde057fcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28060630_0 .net "preset", 0 0, L_0x7fcde057fcc0;  1 drivers
v0x561b28060760_0 .net "q", 0 0, L_0x561b2829e050;  alias, 1 drivers
v0x561b28060800_0 .net "q_bar", 0 0, L_0x561b2829e2a0;  1 drivers
S_0x561b2805d500 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2805d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829daa0 .functor AND 1, L_0x561b2829e960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829db60 .functor NOT 1, L_0x561b2829daa0, C4<0>, C4<0>, C4<0>;
L_0x561b2829dc70 .functor AND 1, L_0x561b2829de40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829dd00 .functor NOT 1, L_0x561b2829dc70, C4<0>, C4<0>, C4<0>;
v0x561b2805e440_0 .net *"_ivl_0", 0 0, L_0x561b2829daa0;  1 drivers
v0x561b2805e540_0 .net *"_ivl_4", 0 0, L_0x561b2829dc70;  1 drivers
v0x561b2805e620_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805e6c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2805e760_0 .net "preset", 0 0, L_0x7fcde057fcc0;  alias, 1 drivers
v0x561b2805e800_0 .net "q", 0 0, L_0x561b2829d770;  alias, 1 drivers
v0x561b2805e8a0_0 .net "q_bar", 0 0, L_0x561b2829d9a0;  alias, 1 drivers
v0x561b2805e940_0 .net "reset", 0 0, L_0x561b2829de40;  1 drivers
v0x561b2805e9e0_0 .net "set", 0 0, L_0x561b2829e960;  alias, 1 drivers
S_0x561b2805d7a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2805d500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829d5b0 .functor AND 1, L_0x561b2829db60, L_0x7fcde057fcc0, C4<1>, C4<1>;
L_0x561b2829d620 .functor AND 1, L_0x561b2829d5b0, L_0x561b2829d9a0, C4<1>, C4<1>;
L_0x561b2829d770 .functor NOT 1, L_0x561b2829d620, C4<0>, C4<0>, C4<0>;
L_0x561b2829d870 .functor AND 1, L_0x561b2829dd00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829d930 .functor AND 1, L_0x561b2829d870, L_0x561b2829d770, C4<1>, C4<1>;
L_0x561b2829d9a0 .functor NOT 1, L_0x561b2829d930, C4<0>, C4<0>, C4<0>;
v0x561b2805da80_0 .net *"_ivl_0", 0 0, L_0x561b2829d5b0;  1 drivers
v0x561b2805db80_0 .net *"_ivl_2", 0 0, L_0x561b2829d620;  1 drivers
v0x561b2805dc60_0 .net *"_ivl_6", 0 0, L_0x561b2829d870;  1 drivers
v0x561b2805dd20_0 .net *"_ivl_8", 0 0, L_0x561b2829d930;  1 drivers
v0x561b2805de00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805def0_0 .net "preset", 0 0, L_0x7fcde057fcc0;  alias, 1 drivers
v0x561b2805dfb0_0 .net "q", 0 0, L_0x561b2829d770;  alias, 1 drivers
v0x561b2805e070_0 .net "q_bar", 0 0, L_0x561b2829d9a0;  alias, 1 drivers
v0x561b2805e130_0 .net "reset", 0 0, L_0x561b2829dd00;  1 drivers
v0x561b2805e280_0 .net "set", 0 0, L_0x561b2829db60;  1 drivers
S_0x561b2805ebb0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2805d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829e3e0 .functor AND 1, L_0x561b2829d770, L_0x561b2829e730, C4<1>, C4<1>;
L_0x561b2829e450 .functor NOT 1, L_0x561b2829e3e0, C4<0>, C4<0>, C4<0>;
L_0x561b2829e560 .functor AND 1, L_0x561b2829d9a0, L_0x561b2829e730, C4<1>, C4<1>;
L_0x561b2829e620 .functor NOT 1, L_0x561b2829e560, C4<0>, C4<0>, C4<0>;
v0x561b2805fac0_0 .net *"_ivl_0", 0 0, L_0x561b2829e3e0;  1 drivers
v0x561b2805fbc0_0 .net *"_ivl_4", 0 0, L_0x561b2829e560;  1 drivers
v0x561b2805fca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805fd40_0 .net "enable", 0 0, L_0x561b2829e730;  1 drivers
v0x561b2805fde0_0 .net "preset", 0 0, L_0x7fcde057fcc0;  alias, 1 drivers
v0x561b2805fe80_0 .net "q", 0 0, L_0x561b2829e050;  alias, 1 drivers
v0x561b2805ff20_0 .net "q_bar", 0 0, L_0x561b2829e2a0;  alias, 1 drivers
v0x561b2805ffc0_0 .net "reset", 0 0, L_0x561b2829d9a0;  alias, 1 drivers
v0x561b280600b0_0 .net "set", 0 0, L_0x561b2829d770;  alias, 1 drivers
S_0x561b2805ee10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2805ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829df00 .functor AND 1, L_0x561b2829e450, L_0x7fcde057fcc0, C4<1>, C4<1>;
L_0x561b2829df90 .functor AND 1, L_0x561b2829df00, L_0x561b2829e2a0, C4<1>, C4<1>;
L_0x561b2829e050 .functor NOT 1, L_0x561b2829df90, C4<0>, C4<0>, C4<0>;
L_0x561b2829e150 .functor AND 1, L_0x561b2829e620, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829e1e0 .functor AND 1, L_0x561b2829e150, L_0x561b2829e050, C4<1>, C4<1>;
L_0x561b2829e2a0 .functor NOT 1, L_0x561b2829e1e0, C4<0>, C4<0>, C4<0>;
v0x561b2805f0d0_0 .net *"_ivl_0", 0 0, L_0x561b2829df00;  1 drivers
v0x561b2805f1d0_0 .net *"_ivl_2", 0 0, L_0x561b2829df90;  1 drivers
v0x561b2805f2b0_0 .net *"_ivl_6", 0 0, L_0x561b2829e150;  1 drivers
v0x561b2805f370_0 .net *"_ivl_8", 0 0, L_0x561b2829e1e0;  1 drivers
v0x561b2805f450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2805f540_0 .net "preset", 0 0, L_0x7fcde057fcc0;  alias, 1 drivers
v0x561b2805f630_0 .net "q", 0 0, L_0x561b2829e050;  alias, 1 drivers
v0x561b2805f6f0_0 .net "q_bar", 0 0, L_0x561b2829e2a0;  alias, 1 drivers
v0x561b2805f7b0_0 .net "reset", 0 0, L_0x561b2829e620;  1 drivers
v0x561b2805f900_0 .net "set", 0 0, L_0x561b2829e450;  1 drivers
S_0x561b28061230 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2829fcd0 .functor AND 1, L_0x561b28259e10, L_0x561b282a1d30, C4<1>, C4<1>;
L_0x561b2829fd60 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b2829fdd0 .functor AND 1, L_0x561b2829fd60, L_0x561b2829f580, C4<1>, C4<1>;
L_0x561b2829fe90 .functor OR 1, L_0x561b2829fcd0, L_0x561b2829fdd0, C4<0>, C4<0>;
L_0x561b2840c4c0 .functor BUFT 1, L_0x561b2829f580, C4<0>, C4<0>, C4<0>;
v0x561b28064c30_0 .net *"_ivl_4", 0 0, L_0x561b2829fcd0;  1 drivers
v0x561b28064d30_0 .net *"_ivl_6", 0 0, L_0x561b2829fd60;  1 drivers
v0x561b28064e10_0 .net *"_ivl_8", 0 0, L_0x561b2829fdd0;  1 drivers
v0x561b28064ed0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28064f70_0 .net "data", 0 0, L_0x561b282a1d30;  1 drivers
v0x561b28065080_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b28065120_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b280651c0_0 .net "out", 0 0, L_0x561b2840c4c0;  1 drivers
v0x561b28065280_0 .net "q", 0 0, L_0x561b2829f580;  1 drivers
v0x561b280653b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28061480 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28061230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829f370 .functor NOT 1, L_0x561b2829fe90, C4<0>, C4<0>, C4<0>;
L_0x561b2829fc60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28064560_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28064620_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280646e0_0 .net "d", 0 0, L_0x561b2829fe90;  1 drivers
v0x561b28064780_0 .net "master_q", 0 0, L_0x561b2829eca0;  1 drivers
v0x561b28064820_0 .net "master_q_bar", 0 0, L_0x561b2829eed0;  1 drivers
L_0x7fcde057fd08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28064910_0 .net "preset", 0 0, L_0x7fcde057fd08;  1 drivers
v0x561b28064a40_0 .net "q", 0 0, L_0x561b2829f580;  alias, 1 drivers
v0x561b28064ae0_0 .net "q_bar", 0 0, L_0x561b2829f7d0;  1 drivers
S_0x561b28061760 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28061480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829efd0 .functor AND 1, L_0x561b2829fe90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829f090 .functor NOT 1, L_0x561b2829efd0, C4<0>, C4<0>, C4<0>;
L_0x561b2829f1a0 .functor AND 1, L_0x561b2829f370, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2829f230 .functor NOT 1, L_0x561b2829f1a0, C4<0>, C4<0>, C4<0>;
v0x561b280626f0_0 .net *"_ivl_0", 0 0, L_0x561b2829efd0;  1 drivers
v0x561b280627f0_0 .net *"_ivl_4", 0 0, L_0x561b2829f1a0;  1 drivers
v0x561b280628d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28062970_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28062a10_0 .net "preset", 0 0, L_0x7fcde057fd08;  alias, 1 drivers
v0x561b28062ab0_0 .net "q", 0 0, L_0x561b2829eca0;  alias, 1 drivers
v0x561b28062b50_0 .net "q_bar", 0 0, L_0x561b2829eed0;  alias, 1 drivers
v0x561b28062bf0_0 .net "reset", 0 0, L_0x561b2829f370;  1 drivers
v0x561b28062c90_0 .net "set", 0 0, L_0x561b2829fe90;  alias, 1 drivers
S_0x561b28061a50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28061760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829eae0 .functor AND 1, L_0x561b2829f090, L_0x7fcde057fd08, C4<1>, C4<1>;
L_0x561b2829eb50 .functor AND 1, L_0x561b2829eae0, L_0x561b2829eed0, C4<1>, C4<1>;
L_0x561b2829eca0 .functor NOT 1, L_0x561b2829eb50, C4<0>, C4<0>, C4<0>;
L_0x561b2829eda0 .functor AND 1, L_0x561b2829f230, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829ee60 .functor AND 1, L_0x561b2829eda0, L_0x561b2829eca0, C4<1>, C4<1>;
L_0x561b2829eed0 .functor NOT 1, L_0x561b2829ee60, C4<0>, C4<0>, C4<0>;
v0x561b28061d30_0 .net *"_ivl_0", 0 0, L_0x561b2829eae0;  1 drivers
v0x561b28061e30_0 .net *"_ivl_2", 0 0, L_0x561b2829eb50;  1 drivers
v0x561b28061f10_0 .net *"_ivl_6", 0 0, L_0x561b2829eda0;  1 drivers
v0x561b28061fd0_0 .net *"_ivl_8", 0 0, L_0x561b2829ee60;  1 drivers
v0x561b280620b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280621a0_0 .net "preset", 0 0, L_0x7fcde057fd08;  alias, 1 drivers
v0x561b28062260_0 .net "q", 0 0, L_0x561b2829eca0;  alias, 1 drivers
v0x561b28062320_0 .net "q_bar", 0 0, L_0x561b2829eed0;  alias, 1 drivers
v0x561b280623e0_0 .net "reset", 0 0, L_0x561b2829f230;  1 drivers
v0x561b28062530_0 .net "set", 0 0, L_0x561b2829f090;  1 drivers
S_0x561b28062e60 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28061480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2829f910 .functor AND 1, L_0x561b2829eca0, L_0x561b2829fc60, C4<1>, C4<1>;
L_0x561b2829f980 .functor NOT 1, L_0x561b2829f910, C4<0>, C4<0>, C4<0>;
L_0x561b2829fa90 .functor AND 1, L_0x561b2829eed0, L_0x561b2829fc60, C4<1>, C4<1>;
L_0x561b2829fb50 .functor NOT 1, L_0x561b2829fa90, C4<0>, C4<0>, C4<0>;
v0x561b28063da0_0 .net *"_ivl_0", 0 0, L_0x561b2829f910;  1 drivers
v0x561b28063ea0_0 .net *"_ivl_4", 0 0, L_0x561b2829fa90;  1 drivers
v0x561b28063f80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28064020_0 .net "enable", 0 0, L_0x561b2829fc60;  1 drivers
v0x561b280640c0_0 .net "preset", 0 0, L_0x7fcde057fd08;  alias, 1 drivers
v0x561b28064160_0 .net "q", 0 0, L_0x561b2829f580;  alias, 1 drivers
v0x561b28064200_0 .net "q_bar", 0 0, L_0x561b2829f7d0;  alias, 1 drivers
v0x561b280642a0_0 .net "reset", 0 0, L_0x561b2829eed0;  alias, 1 drivers
v0x561b28064390_0 .net "set", 0 0, L_0x561b2829eca0;  alias, 1 drivers
S_0x561b280630c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28062e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2829f430 .functor AND 1, L_0x561b2829f980, L_0x7fcde057fd08, C4<1>, C4<1>;
L_0x561b2829f4c0 .functor AND 1, L_0x561b2829f430, L_0x561b2829f7d0, C4<1>, C4<1>;
L_0x561b2829f580 .functor NOT 1, L_0x561b2829f4c0, C4<0>, C4<0>, C4<0>;
L_0x561b2829f680 .functor AND 1, L_0x561b2829fb50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2829f710 .functor AND 1, L_0x561b2829f680, L_0x561b2829f580, C4<1>, C4<1>;
L_0x561b2829f7d0 .functor NOT 1, L_0x561b2829f710, C4<0>, C4<0>, C4<0>;
v0x561b28063380_0 .net *"_ivl_0", 0 0, L_0x561b2829f430;  1 drivers
v0x561b28063480_0 .net *"_ivl_2", 0 0, L_0x561b2829f4c0;  1 drivers
v0x561b28063560_0 .net *"_ivl_6", 0 0, L_0x561b2829f680;  1 drivers
v0x561b28063650_0 .net *"_ivl_8", 0 0, L_0x561b2829f710;  1 drivers
v0x561b28063730_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28063820_0 .net "preset", 0 0, L_0x7fcde057fd08;  alias, 1 drivers
v0x561b28063910_0 .net "q", 0 0, L_0x561b2829f580;  alias, 1 drivers
v0x561b280639d0_0 .net "q_bar", 0 0, L_0x561b2829f7d0;  alias, 1 drivers
v0x561b28063a90_0 .net "reset", 0 0, L_0x561b2829fb50;  1 drivers
v0x561b28063be0_0 .net "set", 0 0, L_0x561b2829f980;  1 drivers
S_0x561b28065510 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28047de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a1200 .functor AND 1, L_0x561b28259e10, L_0x561b282a1e20, C4<1>, C4<1>;
L_0x561b282a1290 .functor NOT 1, L_0x561b28259e10, C4<0>, C4<0>, C4<0>;
L_0x561b282a1300 .functor AND 1, L_0x561b282a1290, L_0x561b282a0ab0, C4<1>, C4<1>;
L_0x561b282a13c0 .functor OR 1, L_0x561b282a1200, L_0x561b282a1300, C4<0>, C4<0>;
L_0x561b2840c5a0 .functor BUFT 1, L_0x561b282a0ab0, C4<0>, C4<0>, C4<0>;
v0x561b28068f10_0 .net *"_ivl_4", 0 0, L_0x561b282a1200;  1 drivers
v0x561b28069010_0 .net *"_ivl_6", 0 0, L_0x561b282a1290;  1 drivers
v0x561b280690f0_0 .net *"_ivl_8", 0 0, L_0x561b282a1300;  1 drivers
v0x561b280691b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28069250_0 .net "data", 0 0, L_0x561b282a1e20;  1 drivers
v0x561b28069360_0 .net "enable_in", 0 0, L_0x561b28259e10;  alias, 1 drivers
v0x561b28069400_0 .net "enable_out", 0 0, L_0x7fcde057fd98;  alias, 1 drivers
v0x561b280694a0_0 .net "out", 0 0, L_0x561b2840c5a0;  1 drivers
v0x561b28069560_0 .net "q", 0 0, L_0x561b282a0ab0;  1 drivers
v0x561b28069690_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28065760 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28065510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a08a0 .functor NOT 1, L_0x561b282a13c0, C4<0>, C4<0>, C4<0>;
L_0x561b282a1190 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28068840_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28068900_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280689c0_0 .net "d", 0 0, L_0x561b282a13c0;  1 drivers
v0x561b28068a60_0 .net "master_q", 0 0, L_0x561b282a01d0;  1 drivers
v0x561b28068b00_0 .net "master_q_bar", 0 0, L_0x561b282a0400;  1 drivers
L_0x7fcde057fd50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28068bf0_0 .net "preset", 0 0, L_0x7fcde057fd50;  1 drivers
v0x561b28068d20_0 .net "q", 0 0, L_0x561b282a0ab0;  alias, 1 drivers
v0x561b28068dc0_0 .net "q_bar", 0 0, L_0x561b282a0d00;  1 drivers
S_0x561b28065a40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28065760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a0500 .functor AND 1, L_0x561b282a13c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a05c0 .functor NOT 1, L_0x561b282a0500, C4<0>, C4<0>, C4<0>;
L_0x561b282a06d0 .functor AND 1, L_0x561b282a08a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a0760 .functor NOT 1, L_0x561b282a06d0, C4<0>, C4<0>, C4<0>;
v0x561b280669d0_0 .net *"_ivl_0", 0 0, L_0x561b282a0500;  1 drivers
v0x561b28066ad0_0 .net *"_ivl_4", 0 0, L_0x561b282a06d0;  1 drivers
v0x561b28066bb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28066c50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28066cf0_0 .net "preset", 0 0, L_0x7fcde057fd50;  alias, 1 drivers
v0x561b28066d90_0 .net "q", 0 0, L_0x561b282a01d0;  alias, 1 drivers
v0x561b28066e30_0 .net "q_bar", 0 0, L_0x561b282a0400;  alias, 1 drivers
v0x561b28066ed0_0 .net "reset", 0 0, L_0x561b282a08a0;  1 drivers
v0x561b28066f70_0 .net "set", 0 0, L_0x561b282a13c0;  alias, 1 drivers
S_0x561b28065d30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28065a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a0010 .functor AND 1, L_0x561b282a05c0, L_0x7fcde057fd50, C4<1>, C4<1>;
L_0x561b282a0080 .functor AND 1, L_0x561b282a0010, L_0x561b282a0400, C4<1>, C4<1>;
L_0x561b282a01d0 .functor NOT 1, L_0x561b282a0080, C4<0>, C4<0>, C4<0>;
L_0x561b282a02d0 .functor AND 1, L_0x561b282a0760, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a0390 .functor AND 1, L_0x561b282a02d0, L_0x561b282a01d0, C4<1>, C4<1>;
L_0x561b282a0400 .functor NOT 1, L_0x561b282a0390, C4<0>, C4<0>, C4<0>;
v0x561b28066010_0 .net *"_ivl_0", 0 0, L_0x561b282a0010;  1 drivers
v0x561b28066110_0 .net *"_ivl_2", 0 0, L_0x561b282a0080;  1 drivers
v0x561b280661f0_0 .net *"_ivl_6", 0 0, L_0x561b282a02d0;  1 drivers
v0x561b280662b0_0 .net *"_ivl_8", 0 0, L_0x561b282a0390;  1 drivers
v0x561b28066390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28066480_0 .net "preset", 0 0, L_0x7fcde057fd50;  alias, 1 drivers
v0x561b28066540_0 .net "q", 0 0, L_0x561b282a01d0;  alias, 1 drivers
v0x561b28066600_0 .net "q_bar", 0 0, L_0x561b282a0400;  alias, 1 drivers
v0x561b280666c0_0 .net "reset", 0 0, L_0x561b282a0760;  1 drivers
v0x561b28066810_0 .net "set", 0 0, L_0x561b282a05c0;  1 drivers
S_0x561b28067140 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28065760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a0e40 .functor AND 1, L_0x561b282a01d0, L_0x561b282a1190, C4<1>, C4<1>;
L_0x561b282a0eb0 .functor NOT 1, L_0x561b282a0e40, C4<0>, C4<0>, C4<0>;
L_0x561b282a0fc0 .functor AND 1, L_0x561b282a0400, L_0x561b282a1190, C4<1>, C4<1>;
L_0x561b282a1080 .functor NOT 1, L_0x561b282a0fc0, C4<0>, C4<0>, C4<0>;
v0x561b28068080_0 .net *"_ivl_0", 0 0, L_0x561b282a0e40;  1 drivers
v0x561b28068180_0 .net *"_ivl_4", 0 0, L_0x561b282a0fc0;  1 drivers
v0x561b28068260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28068300_0 .net "enable", 0 0, L_0x561b282a1190;  1 drivers
v0x561b280683a0_0 .net "preset", 0 0, L_0x7fcde057fd50;  alias, 1 drivers
v0x561b28068440_0 .net "q", 0 0, L_0x561b282a0ab0;  alias, 1 drivers
v0x561b280684e0_0 .net "q_bar", 0 0, L_0x561b282a0d00;  alias, 1 drivers
v0x561b28068580_0 .net "reset", 0 0, L_0x561b282a0400;  alias, 1 drivers
v0x561b28068670_0 .net "set", 0 0, L_0x561b282a01d0;  alias, 1 drivers
S_0x561b280673a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28067140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a0960 .functor AND 1, L_0x561b282a0eb0, L_0x7fcde057fd50, C4<1>, C4<1>;
L_0x561b282a09f0 .functor AND 1, L_0x561b282a0960, L_0x561b282a0d00, C4<1>, C4<1>;
L_0x561b282a0ab0 .functor NOT 1, L_0x561b282a09f0, C4<0>, C4<0>, C4<0>;
L_0x561b282a0bb0 .functor AND 1, L_0x561b282a1080, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a0c40 .functor AND 1, L_0x561b282a0bb0, L_0x561b282a0ab0, C4<1>, C4<1>;
L_0x561b282a0d00 .functor NOT 1, L_0x561b282a0c40, C4<0>, C4<0>, C4<0>;
v0x561b28067660_0 .net *"_ivl_0", 0 0, L_0x561b282a0960;  1 drivers
v0x561b28067760_0 .net *"_ivl_2", 0 0, L_0x561b282a09f0;  1 drivers
v0x561b28067840_0 .net *"_ivl_6", 0 0, L_0x561b282a0bb0;  1 drivers
v0x561b28067930_0 .net *"_ivl_8", 0 0, L_0x561b282a0c40;  1 drivers
v0x561b28067a10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28067b00_0 .net "preset", 0 0, L_0x7fcde057fd50;  alias, 1 drivers
v0x561b28067bf0_0 .net "q", 0 0, L_0x561b282a0ab0;  alias, 1 drivers
v0x561b28067cb0_0 .net "q_bar", 0 0, L_0x561b282a0d00;  alias, 1 drivers
v0x561b28067d70_0 .net "reset", 0 0, L_0x561b282a1080;  1 drivers
v0x561b28067ec0_0 .net "set", 0 0, L_0x561b282a0eb0;  1 drivers
S_0x561b28069d80 .scope module, "operand2_reg" "byte_register" 3 373, 4 16 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b280b1860_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280b1920_0 .net "data", 7 0, L_0x561b28259740;  alias, 1 drivers
v0x561b280b19e0_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
L_0x7fcde0580020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280b1b90_0 .net "enable_out", 0 0, L_0x7fcde0580020;  1 drivers
v0x561b280b1d40_0 .net "out", 7 0, L_0x561b282ad2b0;  alias, 1 drivers
v0x561b280b1e50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b282acaa0 .part L_0x561b28259740, 0, 1;
L_0x561b282acb90 .part L_0x561b28259740, 1, 1;
L_0x561b282acc80 .part L_0x561b28259740, 2, 1;
L_0x561b282acd70 .part L_0x561b28259740, 3, 1;
L_0x561b282ace60 .part L_0x561b28259740, 4, 1;
L_0x561b282acf50 .part L_0x561b28259740, 5, 1;
L_0x561b282ad080 .part L_0x561b28259740, 6, 1;
L_0x561b282ad170 .part L_0x561b28259740, 7, 1;
LS_0x561b282ad2b0_0_0 .concat [ 1 1 1 1], L_0x561b2840c680, L_0x561b2840c760, L_0x561b2840c840, L_0x561b2840c920;
LS_0x561b282ad2b0_0_4 .concat [ 1 1 1 1], L_0x561b2840ca00, L_0x561b2840cae0, L_0x561b2840cbc0, L_0x561b2840cca0;
L_0x561b282ad2b0 .concat [ 4 4 0 0], LS_0x561b282ad2b0_0_0, LS_0x561b282ad2b0_0_4;
S_0x561b2806a000 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a3180 .functor AND 1, L_0x561b28259eb0, L_0x561b282acaa0, C4<1>, C4<1>;
L_0x561b282a31f0 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a3260 .functor AND 1, L_0x561b282a31f0, L_0x561b282a2a50, C4<1>, C4<1>;
L_0x561b282a3320 .functor OR 1, L_0x561b282a3180, L_0x561b282a3260, C4<0>, C4<0>;
L_0x561b2840c680 .functor BUFT 1, L_0x561b282a2a50, C4<0>, C4<0>, C4<0>;
v0x561b2808d9f0_0 .net *"_ivl_4", 0 0, L_0x561b282a3180;  1 drivers
v0x561b2808daf0_0 .net *"_ivl_6", 0 0, L_0x561b282a31f0;  1 drivers
v0x561b2808dbd0_0 .net *"_ivl_8", 0 0, L_0x561b282a3260;  1 drivers
v0x561b2808dc90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2808dd30_0 .net "data", 0 0, L_0x561b282acaa0;  1 drivers
v0x561b2808de40_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b2808df00_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b2808dfc0_0 .net "out", 0 0, L_0x561b2840c680;  1 drivers
v0x561b2808e080_0 .net "q", 0 0, L_0x561b282a2a50;  1 drivers
v0x561b2808e1b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2806a300 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2806a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a2860 .functor NOT 1, L_0x561b282a3320, C4<0>, C4<0>, C4<0>;
L_0x561b282a3110 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2808d320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2808d3e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2808d4a0_0 .net "d", 0 0, L_0x561b282a3320;  1 drivers
v0x561b2808d540_0 .net "master_q", 0 0, L_0x561b282a2210;  1 drivers
v0x561b2808d5e0_0 .net "master_q_bar", 0 0, L_0x561b282a2420;  1 drivers
L_0x7fcde057fde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2808d6d0_0 .net "preset", 0 0, L_0x7fcde057fde0;  1 drivers
v0x561b2808d800_0 .net "q", 0 0, L_0x561b282a2a50;  alias, 1 drivers
v0x561b2808d8a0_0 .net "q_bar", 0 0, L_0x561b282a2c80;  1 drivers
S_0x561b2806a5e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2806a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a24e0 .functor AND 1, L_0x561b282a3320, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a25a0 .functor NOT 1, L_0x561b282a24e0, C4<0>, C4<0>, C4<0>;
L_0x561b282a26b0 .functor AND 1, L_0x561b282a2860, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a2720 .functor NOT 1, L_0x561b282a26b0, C4<0>, C4<0>, C4<0>;
v0x561b2806b4e0_0 .net *"_ivl_0", 0 0, L_0x561b282a24e0;  1 drivers
v0x561b2806b5e0_0 .net *"_ivl_4", 0 0, L_0x561b282a26b0;  1 drivers
v0x561b2806b6c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2806b760_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2806b800_0 .net "preset", 0 0, L_0x7fcde057fde0;  alias, 1 drivers
v0x561b2806b8a0_0 .net "q", 0 0, L_0x561b282a2210;  alias, 1 drivers
v0x561b2806b970_0 .net "q_bar", 0 0, L_0x561b282a2420;  alias, 1 drivers
v0x561b2806ba40_0 .net "reset", 0 0, L_0x561b282a2860;  1 drivers
v0x561b2806bae0_0 .net "set", 0 0, L_0x561b282a3320;  alias, 1 drivers
S_0x561b2806a8d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2806a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a2050 .functor AND 1, L_0x561b282a25a0, L_0x7fcde057fde0, C4<1>, C4<1>;
L_0x561b282a20c0 .functor AND 1, L_0x561b282a2050, L_0x561b282a2420, C4<1>, C4<1>;
L_0x561b282a2210 .functor NOT 1, L_0x561b282a20c0, C4<0>, C4<0>, C4<0>;
L_0x561b282a2310 .functor AND 1, L_0x561b282a2720, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a23b0 .functor AND 1, L_0x561b282a2310, L_0x561b282a2210, C4<1>, C4<1>;
L_0x561b282a2420 .functor NOT 1, L_0x561b282a23b0, C4<0>, C4<0>, C4<0>;
v0x561b2806abb0_0 .net *"_ivl_0", 0 0, L_0x561b282a2050;  1 drivers
v0x561b2806acb0_0 .net *"_ivl_2", 0 0, L_0x561b282a20c0;  1 drivers
v0x561b2806ad90_0 .net *"_ivl_6", 0 0, L_0x561b282a2310;  1 drivers
v0x561b2806ae50_0 .net *"_ivl_8", 0 0, L_0x561b282a23b0;  1 drivers
v0x561b2806af30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2806b020_0 .net "preset", 0 0, L_0x7fcde057fde0;  alias, 1 drivers
v0x561b2806b0e0_0 .net "q", 0 0, L_0x561b282a2210;  alias, 1 drivers
v0x561b2806b1a0_0 .net "q_bar", 0 0, L_0x561b282a2420;  alias, 1 drivers
v0x561b2806b260_0 .net "reset", 0 0, L_0x561b282a2720;  1 drivers
v0x561b2806b320_0 .net "set", 0 0, L_0x561b282a25a0;  1 drivers
S_0x561b2808bc20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2806a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a2dc0 .functor AND 1, L_0x561b282a2210, L_0x561b282a3110, C4<1>, C4<1>;
L_0x561b282a2e30 .functor NOT 1, L_0x561b282a2dc0, C4<0>, C4<0>, C4<0>;
L_0x561b282a2f40 .functor AND 1, L_0x561b282a2420, L_0x561b282a3110, C4<1>, C4<1>;
L_0x561b282a3000 .functor NOT 1, L_0x561b282a2f40, C4<0>, C4<0>, C4<0>;
v0x561b2808cb60_0 .net *"_ivl_0", 0 0, L_0x561b282a2dc0;  1 drivers
v0x561b2808cc60_0 .net *"_ivl_4", 0 0, L_0x561b282a2f40;  1 drivers
v0x561b2808cd40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2808cde0_0 .net "enable", 0 0, L_0x561b282a3110;  1 drivers
v0x561b2808ce80_0 .net "preset", 0 0, L_0x7fcde057fde0;  alias, 1 drivers
v0x561b2808cf20_0 .net "q", 0 0, L_0x561b282a2a50;  alias, 1 drivers
v0x561b2808cfc0_0 .net "q_bar", 0 0, L_0x561b282a2c80;  alias, 1 drivers
v0x561b2808d060_0 .net "reset", 0 0, L_0x561b282a2420;  alias, 1 drivers
v0x561b2808d150_0 .net "set", 0 0, L_0x561b282a2210;  alias, 1 drivers
S_0x561b2808be80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2808bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a2920 .functor AND 1, L_0x561b282a2e30, L_0x7fcde057fde0, C4<1>, C4<1>;
L_0x561b282a2990 .functor AND 1, L_0x561b282a2920, L_0x561b282a2c80, C4<1>, C4<1>;
L_0x561b282a2a50 .functor NOT 1, L_0x561b282a2990, C4<0>, C4<0>, C4<0>;
L_0x561b282a2b50 .functor AND 1, L_0x561b282a3000, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a2bc0 .functor AND 1, L_0x561b282a2b50, L_0x561b282a2a50, C4<1>, C4<1>;
L_0x561b282a2c80 .functor NOT 1, L_0x561b282a2bc0, C4<0>, C4<0>, C4<0>;
v0x561b2808c140_0 .net *"_ivl_0", 0 0, L_0x561b282a2920;  1 drivers
v0x561b2808c240_0 .net *"_ivl_2", 0 0, L_0x561b282a2990;  1 drivers
v0x561b2808c320_0 .net *"_ivl_6", 0 0, L_0x561b282a2b50;  1 drivers
v0x561b2808c410_0 .net *"_ivl_8", 0 0, L_0x561b282a2bc0;  1 drivers
v0x561b2808c4f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2808c5e0_0 .net "preset", 0 0, L_0x7fcde057fde0;  alias, 1 drivers
v0x561b2808c6d0_0 .net "q", 0 0, L_0x561b282a2a50;  alias, 1 drivers
v0x561b2808c790_0 .net "q_bar", 0 0, L_0x561b282a2c80;  alias, 1 drivers
v0x561b2808c850_0 .net "reset", 0 0, L_0x561b282a3000;  1 drivers
v0x561b2808c9a0_0 .net "set", 0 0, L_0x561b282a2e30;  1 drivers
S_0x561b2808e310 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a4630 .functor AND 1, L_0x561b28259eb0, L_0x561b282acb90, C4<1>, C4<1>;
L_0x561b282a46c0 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a4730 .functor AND 1, L_0x561b282a46c0, L_0x561b282a3ee0, C4<1>, C4<1>;
L_0x561b282a47f0 .functor OR 1, L_0x561b282a4630, L_0x561b282a4730, C4<0>, C4<0>;
L_0x561b2840c760 .functor BUFT 1, L_0x561b282a3ee0, C4<0>, C4<0>, C4<0>;
v0x561b28091d10_0 .net *"_ivl_4", 0 0, L_0x561b282a4630;  1 drivers
v0x561b28091e10_0 .net *"_ivl_6", 0 0, L_0x561b282a46c0;  1 drivers
v0x561b28091ef0_0 .net *"_ivl_8", 0 0, L_0x561b282a4730;  1 drivers
v0x561b28091fb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28092050_0 .net "data", 0 0, L_0x561b282acb90;  1 drivers
v0x561b28092160_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b28092200_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b280922a0_0 .net "out", 0 0, L_0x561b2840c760;  1 drivers
v0x561b28092340_0 .net "q", 0 0, L_0x561b282a3ee0;  1 drivers
v0x561b28092470_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2808e580 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2808e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a3cf0 .functor NOT 1, L_0x561b282a47f0, C4<0>, C4<0>, C4<0>;
L_0x561b282a45c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28091640_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28091700_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280917c0_0 .net "d", 0 0, L_0x561b282a47f0;  1 drivers
v0x561b28091860_0 .net "master_q", 0 0, L_0x561b282a3660;  1 drivers
v0x561b28091900_0 .net "master_q_bar", 0 0, L_0x561b282a3870;  1 drivers
L_0x7fcde057fe28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280919f0_0 .net "preset", 0 0, L_0x7fcde057fe28;  1 drivers
v0x561b28091b20_0 .net "q", 0 0, L_0x561b282a3ee0;  alias, 1 drivers
v0x561b28091bc0_0 .net "q_bar", 0 0, L_0x561b282a4130;  1 drivers
S_0x561b2808e840 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2808e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a3970 .functor AND 1, L_0x561b282a47f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a3a30 .functor NOT 1, L_0x561b282a3970, C4<0>, C4<0>, C4<0>;
L_0x561b282a3b40 .functor AND 1, L_0x561b282a3cf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a3bb0 .functor NOT 1, L_0x561b282a3b40, C4<0>, C4<0>, C4<0>;
v0x561b2808f7d0_0 .net *"_ivl_0", 0 0, L_0x561b282a3970;  1 drivers
v0x561b2808f8d0_0 .net *"_ivl_4", 0 0, L_0x561b282a3b40;  1 drivers
v0x561b2808f9b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2808fa50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2808faf0_0 .net "preset", 0 0, L_0x7fcde057fe28;  alias, 1 drivers
v0x561b2808fb90_0 .net "q", 0 0, L_0x561b282a3660;  alias, 1 drivers
v0x561b2808fc30_0 .net "q_bar", 0 0, L_0x561b282a3870;  alias, 1 drivers
v0x561b2808fcd0_0 .net "reset", 0 0, L_0x561b282a3cf0;  1 drivers
v0x561b2808fd70_0 .net "set", 0 0, L_0x561b282a47f0;  alias, 1 drivers
S_0x561b2808eb30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2808e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a34a0 .functor AND 1, L_0x561b282a3a30, L_0x7fcde057fe28, C4<1>, C4<1>;
L_0x561b282a3510 .functor AND 1, L_0x561b282a34a0, L_0x561b282a3870, C4<1>, C4<1>;
L_0x561b282a3660 .functor NOT 1, L_0x561b282a3510, C4<0>, C4<0>, C4<0>;
L_0x561b282a3760 .functor AND 1, L_0x561b282a3bb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a3800 .functor AND 1, L_0x561b282a3760, L_0x561b282a3660, C4<1>, C4<1>;
L_0x561b282a3870 .functor NOT 1, L_0x561b282a3800, C4<0>, C4<0>, C4<0>;
v0x561b2808ee10_0 .net *"_ivl_0", 0 0, L_0x561b282a34a0;  1 drivers
v0x561b2808ef10_0 .net *"_ivl_2", 0 0, L_0x561b282a3510;  1 drivers
v0x561b2808eff0_0 .net *"_ivl_6", 0 0, L_0x561b282a3760;  1 drivers
v0x561b2808f0b0_0 .net *"_ivl_8", 0 0, L_0x561b282a3800;  1 drivers
v0x561b2808f190_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2808f280_0 .net "preset", 0 0, L_0x7fcde057fe28;  alias, 1 drivers
v0x561b2808f340_0 .net "q", 0 0, L_0x561b282a3660;  alias, 1 drivers
v0x561b2808f400_0 .net "q_bar", 0 0, L_0x561b282a3870;  alias, 1 drivers
v0x561b2808f4c0_0 .net "reset", 0 0, L_0x561b282a3bb0;  1 drivers
v0x561b2808f610_0 .net "set", 0 0, L_0x561b282a3a30;  1 drivers
S_0x561b2808ff40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2808e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a4270 .functor AND 1, L_0x561b282a3660, L_0x561b282a45c0, C4<1>, C4<1>;
L_0x561b282a42e0 .functor NOT 1, L_0x561b282a4270, C4<0>, C4<0>, C4<0>;
L_0x561b282a43f0 .functor AND 1, L_0x561b282a3870, L_0x561b282a45c0, C4<1>, C4<1>;
L_0x561b282a44b0 .functor NOT 1, L_0x561b282a43f0, C4<0>, C4<0>, C4<0>;
v0x561b28090e80_0 .net *"_ivl_0", 0 0, L_0x561b282a4270;  1 drivers
v0x561b28090f80_0 .net *"_ivl_4", 0 0, L_0x561b282a43f0;  1 drivers
v0x561b28091060_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28091100_0 .net "enable", 0 0, L_0x561b282a45c0;  1 drivers
v0x561b280911a0_0 .net "preset", 0 0, L_0x7fcde057fe28;  alias, 1 drivers
v0x561b28091240_0 .net "q", 0 0, L_0x561b282a3ee0;  alias, 1 drivers
v0x561b280912e0_0 .net "q_bar", 0 0, L_0x561b282a4130;  alias, 1 drivers
v0x561b28091380_0 .net "reset", 0 0, L_0x561b282a3870;  alias, 1 drivers
v0x561b28091470_0 .net "set", 0 0, L_0x561b282a3660;  alias, 1 drivers
S_0x561b280901a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2808ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a3db0 .functor AND 1, L_0x561b282a42e0, L_0x7fcde057fe28, C4<1>, C4<1>;
L_0x561b282a3e20 .functor AND 1, L_0x561b282a3db0, L_0x561b282a4130, C4<1>, C4<1>;
L_0x561b282a3ee0 .functor NOT 1, L_0x561b282a3e20, C4<0>, C4<0>, C4<0>;
L_0x561b282a3fe0 .functor AND 1, L_0x561b282a44b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a4070 .functor AND 1, L_0x561b282a3fe0, L_0x561b282a3ee0, C4<1>, C4<1>;
L_0x561b282a4130 .functor NOT 1, L_0x561b282a4070, C4<0>, C4<0>, C4<0>;
v0x561b28090460_0 .net *"_ivl_0", 0 0, L_0x561b282a3db0;  1 drivers
v0x561b28090560_0 .net *"_ivl_2", 0 0, L_0x561b282a3e20;  1 drivers
v0x561b28090640_0 .net *"_ivl_6", 0 0, L_0x561b282a3fe0;  1 drivers
v0x561b28090730_0 .net *"_ivl_8", 0 0, L_0x561b282a4070;  1 drivers
v0x561b28090810_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28090900_0 .net "preset", 0 0, L_0x7fcde057fe28;  alias, 1 drivers
v0x561b280909f0_0 .net "q", 0 0, L_0x561b282a3ee0;  alias, 1 drivers
v0x561b28090ab0_0 .net "q_bar", 0 0, L_0x561b282a4130;  alias, 1 drivers
v0x561b28090b70_0 .net "reset", 0 0, L_0x561b282a44b0;  1 drivers
v0x561b28090cc0_0 .net "set", 0 0, L_0x561b282a42e0;  1 drivers
S_0x561b280925b0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a5b60 .functor AND 1, L_0x561b28259eb0, L_0x561b282acc80, C4<1>, C4<1>;
L_0x561b282a5bf0 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a5e70 .functor AND 1, L_0x561b282a5bf0, L_0x561b282a5410, C4<1>, C4<1>;
L_0x561b282a5f30 .functor OR 1, L_0x561b282a5b60, L_0x561b282a5e70, C4<0>, C4<0>;
L_0x561b2840c840 .functor BUFT 1, L_0x561b282a5410, C4<0>, C4<0>, C4<0>;
v0x561b28096020_0 .net *"_ivl_4", 0 0, L_0x561b282a5b60;  1 drivers
v0x561b28096120_0 .net *"_ivl_6", 0 0, L_0x561b282a5bf0;  1 drivers
v0x561b28096200_0 .net *"_ivl_8", 0 0, L_0x561b282a5e70;  1 drivers
v0x561b280962c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28096360_0 .net "data", 0 0, L_0x561b282acc80;  1 drivers
v0x561b28096470_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b28096560_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b28096650_0 .net "out", 0 0, L_0x561b2840c840;  1 drivers
v0x561b28096710_0 .net "q", 0 0, L_0x561b282a5410;  1 drivers
v0x561b28096840_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28092800 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280925b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a5200 .functor NOT 1, L_0x561b282a5f30, C4<0>, C4<0>, C4<0>;
L_0x561b282a5af0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28095950_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28095a10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28095ad0_0 .net "d", 0 0, L_0x561b282a5f30;  1 drivers
v0x561b28095b70_0 .net "master_q", 0 0, L_0x561b282a4b30;  1 drivers
v0x561b28095c10_0 .net "master_q_bar", 0 0, L_0x561b282a4d60;  1 drivers
L_0x7fcde057fe70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28095d00_0 .net "preset", 0 0, L_0x7fcde057fe70;  1 drivers
v0x561b28095e30_0 .net "q", 0 0, L_0x561b282a5410;  alias, 1 drivers
v0x561b28095ed0_0 .net "q_bar", 0 0, L_0x561b282a5660;  1 drivers
S_0x561b28092ac0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28092800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a4e60 .functor AND 1, L_0x561b282a5f30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a4f20 .functor NOT 1, L_0x561b282a4e60, C4<0>, C4<0>, C4<0>;
L_0x561b282a5030 .functor AND 1, L_0x561b282a5200, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a50c0 .functor NOT 1, L_0x561b282a5030, C4<0>, C4<0>, C4<0>;
v0x561b28093a80_0 .net *"_ivl_0", 0 0, L_0x561b282a4e60;  1 drivers
v0x561b28093b80_0 .net *"_ivl_4", 0 0, L_0x561b282a5030;  1 drivers
v0x561b28093c60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28093d00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28093da0_0 .net "preset", 0 0, L_0x7fcde057fe70;  alias, 1 drivers
v0x561b28093e40_0 .net "q", 0 0, L_0x561b282a4b30;  alias, 1 drivers
v0x561b28093f10_0 .net "q_bar", 0 0, L_0x561b282a4d60;  alias, 1 drivers
v0x561b28093fe0_0 .net "reset", 0 0, L_0x561b282a5200;  1 drivers
v0x561b28094080_0 .net "set", 0 0, L_0x561b282a5f30;  alias, 1 drivers
S_0x561b28092db0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28092ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a4970 .functor AND 1, L_0x561b282a4f20, L_0x7fcde057fe70, C4<1>, C4<1>;
L_0x561b282a49e0 .functor AND 1, L_0x561b282a4970, L_0x561b282a4d60, C4<1>, C4<1>;
L_0x561b282a4b30 .functor NOT 1, L_0x561b282a49e0, C4<0>, C4<0>, C4<0>;
L_0x561b282a4c30 .functor AND 1, L_0x561b282a50c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a4cf0 .functor AND 1, L_0x561b282a4c30, L_0x561b282a4b30, C4<1>, C4<1>;
L_0x561b282a4d60 .functor NOT 1, L_0x561b282a4cf0, C4<0>, C4<0>, C4<0>;
v0x561b28093090_0 .net *"_ivl_0", 0 0, L_0x561b282a4970;  1 drivers
v0x561b28093190_0 .net *"_ivl_2", 0 0, L_0x561b282a49e0;  1 drivers
v0x561b28093270_0 .net *"_ivl_6", 0 0, L_0x561b282a4c30;  1 drivers
v0x561b28093360_0 .net *"_ivl_8", 0 0, L_0x561b282a4cf0;  1 drivers
v0x561b28093440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28093530_0 .net "preset", 0 0, L_0x7fcde057fe70;  alias, 1 drivers
v0x561b280935f0_0 .net "q", 0 0, L_0x561b282a4b30;  alias, 1 drivers
v0x561b280936b0_0 .net "q_bar", 0 0, L_0x561b282a4d60;  alias, 1 drivers
v0x561b28093770_0 .net "reset", 0 0, L_0x561b282a50c0;  1 drivers
v0x561b280938c0_0 .net "set", 0 0, L_0x561b282a4f20;  1 drivers
S_0x561b28094250 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28092800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a57a0 .functor AND 1, L_0x561b282a4b30, L_0x561b282a5af0, C4<1>, C4<1>;
L_0x561b282a5810 .functor NOT 1, L_0x561b282a57a0, C4<0>, C4<0>, C4<0>;
L_0x561b282a5920 .functor AND 1, L_0x561b282a4d60, L_0x561b282a5af0, C4<1>, C4<1>;
L_0x561b282a59e0 .functor NOT 1, L_0x561b282a5920, C4<0>, C4<0>, C4<0>;
v0x561b28095190_0 .net *"_ivl_0", 0 0, L_0x561b282a57a0;  1 drivers
v0x561b28095290_0 .net *"_ivl_4", 0 0, L_0x561b282a5920;  1 drivers
v0x561b28095370_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28095410_0 .net "enable", 0 0, L_0x561b282a5af0;  1 drivers
v0x561b280954b0_0 .net "preset", 0 0, L_0x7fcde057fe70;  alias, 1 drivers
v0x561b28095550_0 .net "q", 0 0, L_0x561b282a5410;  alias, 1 drivers
v0x561b280955f0_0 .net "q_bar", 0 0, L_0x561b282a5660;  alias, 1 drivers
v0x561b28095690_0 .net "reset", 0 0, L_0x561b282a4d60;  alias, 1 drivers
v0x561b28095780_0 .net "set", 0 0, L_0x561b282a4b30;  alias, 1 drivers
S_0x561b280944b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28094250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a52c0 .functor AND 1, L_0x561b282a5810, L_0x7fcde057fe70, C4<1>, C4<1>;
L_0x561b282a5350 .functor AND 1, L_0x561b282a52c0, L_0x561b282a5660, C4<1>, C4<1>;
L_0x561b282a5410 .functor NOT 1, L_0x561b282a5350, C4<0>, C4<0>, C4<0>;
L_0x561b282a5510 .functor AND 1, L_0x561b282a59e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a55a0 .functor AND 1, L_0x561b282a5510, L_0x561b282a5410, C4<1>, C4<1>;
L_0x561b282a5660 .functor NOT 1, L_0x561b282a55a0, C4<0>, C4<0>, C4<0>;
v0x561b28094770_0 .net *"_ivl_0", 0 0, L_0x561b282a52c0;  1 drivers
v0x561b28094870_0 .net *"_ivl_2", 0 0, L_0x561b282a5350;  1 drivers
v0x561b28094950_0 .net *"_ivl_6", 0 0, L_0x561b282a5510;  1 drivers
v0x561b28094a40_0 .net *"_ivl_8", 0 0, L_0x561b282a55a0;  1 drivers
v0x561b28094b20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28094c10_0 .net "preset", 0 0, L_0x7fcde057fe70;  alias, 1 drivers
v0x561b28094d00_0 .net "q", 0 0, L_0x561b282a5410;  alias, 1 drivers
v0x561b28094dc0_0 .net "q_bar", 0 0, L_0x561b282a5660;  alias, 1 drivers
v0x561b28094e80_0 .net "reset", 0 0, L_0x561b282a59e0;  1 drivers
v0x561b28094fd0_0 .net "set", 0 0, L_0x561b282a5810;  1 drivers
S_0x561b280969a0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a72a0 .functor AND 1, L_0x561b28259eb0, L_0x561b282acd70, C4<1>, C4<1>;
L_0x561b282a7330 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a73a0 .functor AND 1, L_0x561b282a7330, L_0x561b282a6b50, C4<1>, C4<1>;
L_0x561b282a7460 .functor OR 1, L_0x561b282a72a0, L_0x561b282a73a0, C4<0>, C4<0>;
L_0x561b2840c920 .functor BUFT 1, L_0x561b282a6b50, C4<0>, C4<0>, C4<0>;
v0x561b2809a370_0 .net *"_ivl_4", 0 0, L_0x561b282a72a0;  1 drivers
v0x561b2809a470_0 .net *"_ivl_6", 0 0, L_0x561b282a7330;  1 drivers
v0x561b2809a550_0 .net *"_ivl_8", 0 0, L_0x561b282a73a0;  1 drivers
v0x561b2809a610_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2809a6b0_0 .net "data", 0 0, L_0x561b282acd70;  1 drivers
v0x561b2809a7c0_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b2809a860_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b2809a900_0 .net "out", 0 0, L_0x561b2840c920;  1 drivers
v0x561b2809a9c0_0 .net "q", 0 0, L_0x561b282a6b50;  1 drivers
v0x561b2809aaf0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28096bf0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280969a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a6940 .functor NOT 1, L_0x561b282a7460, C4<0>, C4<0>, C4<0>;
L_0x561b282a7230 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28099ca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28099d60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28099e20_0 .net "d", 0 0, L_0x561b282a7460;  1 drivers
v0x561b28099ec0_0 .net "master_q", 0 0, L_0x561b282a6270;  1 drivers
v0x561b28099f60_0 .net "master_q_bar", 0 0, L_0x561b282a64a0;  1 drivers
L_0x7fcde057feb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2809a050_0 .net "preset", 0 0, L_0x7fcde057feb8;  1 drivers
v0x561b2809a180_0 .net "q", 0 0, L_0x561b282a6b50;  alias, 1 drivers
v0x561b2809a220_0 .net "q_bar", 0 0, L_0x561b282a6da0;  1 drivers
S_0x561b28096ed0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28096bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a65a0 .functor AND 1, L_0x561b282a7460, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a6660 .functor NOT 1, L_0x561b282a65a0, C4<0>, C4<0>, C4<0>;
L_0x561b282a6770 .functor AND 1, L_0x561b282a6940, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a6800 .functor NOT 1, L_0x561b282a6770, C4<0>, C4<0>, C4<0>;
v0x561b28097e60_0 .net *"_ivl_0", 0 0, L_0x561b282a65a0;  1 drivers
v0x561b28097f60_0 .net *"_ivl_4", 0 0, L_0x561b282a6770;  1 drivers
v0x561b28098040_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280980e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28098180_0 .net "preset", 0 0, L_0x7fcde057feb8;  alias, 1 drivers
v0x561b28098220_0 .net "q", 0 0, L_0x561b282a6270;  alias, 1 drivers
v0x561b280982c0_0 .net "q_bar", 0 0, L_0x561b282a64a0;  alias, 1 drivers
v0x561b28098360_0 .net "reset", 0 0, L_0x561b282a6940;  1 drivers
v0x561b28098400_0 .net "set", 0 0, L_0x561b282a7460;  alias, 1 drivers
S_0x561b280971c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28096ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a60b0 .functor AND 1, L_0x561b282a6660, L_0x7fcde057feb8, C4<1>, C4<1>;
L_0x561b282a6120 .functor AND 1, L_0x561b282a60b0, L_0x561b282a64a0, C4<1>, C4<1>;
L_0x561b282a6270 .functor NOT 1, L_0x561b282a6120, C4<0>, C4<0>, C4<0>;
L_0x561b282a6370 .functor AND 1, L_0x561b282a6800, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a6430 .functor AND 1, L_0x561b282a6370, L_0x561b282a6270, C4<1>, C4<1>;
L_0x561b282a64a0 .functor NOT 1, L_0x561b282a6430, C4<0>, C4<0>, C4<0>;
v0x561b280974a0_0 .net *"_ivl_0", 0 0, L_0x561b282a60b0;  1 drivers
v0x561b280975a0_0 .net *"_ivl_2", 0 0, L_0x561b282a6120;  1 drivers
v0x561b28097680_0 .net *"_ivl_6", 0 0, L_0x561b282a6370;  1 drivers
v0x561b28097740_0 .net *"_ivl_8", 0 0, L_0x561b282a6430;  1 drivers
v0x561b28097820_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28097910_0 .net "preset", 0 0, L_0x7fcde057feb8;  alias, 1 drivers
v0x561b280979d0_0 .net "q", 0 0, L_0x561b282a6270;  alias, 1 drivers
v0x561b28097a90_0 .net "q_bar", 0 0, L_0x561b282a64a0;  alias, 1 drivers
v0x561b28097b50_0 .net "reset", 0 0, L_0x561b282a6800;  1 drivers
v0x561b28097ca0_0 .net "set", 0 0, L_0x561b282a6660;  1 drivers
S_0x561b280985d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28096bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a6ee0 .functor AND 1, L_0x561b282a6270, L_0x561b282a7230, C4<1>, C4<1>;
L_0x561b282a6f50 .functor NOT 1, L_0x561b282a6ee0, C4<0>, C4<0>, C4<0>;
L_0x561b282a7060 .functor AND 1, L_0x561b282a64a0, L_0x561b282a7230, C4<1>, C4<1>;
L_0x561b282a7120 .functor NOT 1, L_0x561b282a7060, C4<0>, C4<0>, C4<0>;
v0x561b280994e0_0 .net *"_ivl_0", 0 0, L_0x561b282a6ee0;  1 drivers
v0x561b280995e0_0 .net *"_ivl_4", 0 0, L_0x561b282a7060;  1 drivers
v0x561b280996c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28099760_0 .net "enable", 0 0, L_0x561b282a7230;  1 drivers
v0x561b28099800_0 .net "preset", 0 0, L_0x7fcde057feb8;  alias, 1 drivers
v0x561b280998a0_0 .net "q", 0 0, L_0x561b282a6b50;  alias, 1 drivers
v0x561b28099940_0 .net "q_bar", 0 0, L_0x561b282a6da0;  alias, 1 drivers
v0x561b280999e0_0 .net "reset", 0 0, L_0x561b282a64a0;  alias, 1 drivers
v0x561b28099ad0_0 .net "set", 0 0, L_0x561b282a6270;  alias, 1 drivers
S_0x561b28098830 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280985d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a6a00 .functor AND 1, L_0x561b282a6f50, L_0x7fcde057feb8, C4<1>, C4<1>;
L_0x561b282a6a90 .functor AND 1, L_0x561b282a6a00, L_0x561b282a6da0, C4<1>, C4<1>;
L_0x561b282a6b50 .functor NOT 1, L_0x561b282a6a90, C4<0>, C4<0>, C4<0>;
L_0x561b282a6c50 .functor AND 1, L_0x561b282a7120, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a6ce0 .functor AND 1, L_0x561b282a6c50, L_0x561b282a6b50, C4<1>, C4<1>;
L_0x561b282a6da0 .functor NOT 1, L_0x561b282a6ce0, C4<0>, C4<0>, C4<0>;
v0x561b28098af0_0 .net *"_ivl_0", 0 0, L_0x561b282a6a00;  1 drivers
v0x561b28098bf0_0 .net *"_ivl_2", 0 0, L_0x561b282a6a90;  1 drivers
v0x561b28098cd0_0 .net *"_ivl_6", 0 0, L_0x561b282a6c50;  1 drivers
v0x561b28098d90_0 .net *"_ivl_8", 0 0, L_0x561b282a6ce0;  1 drivers
v0x561b28098e70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28098f60_0 .net "preset", 0 0, L_0x7fcde057feb8;  alias, 1 drivers
v0x561b28099050_0 .net "q", 0 0, L_0x561b282a6b50;  alias, 1 drivers
v0x561b28099110_0 .net "q_bar", 0 0, L_0x561b282a6da0;  alias, 1 drivers
v0x561b280991d0_0 .net "reset", 0 0, L_0x561b282a7120;  1 drivers
v0x561b28099320_0 .net "set", 0 0, L_0x561b282a6f50;  1 drivers
S_0x561b2809ac50 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a87d0 .functor AND 1, L_0x561b28259eb0, L_0x561b282ace60, C4<1>, C4<1>;
L_0x561b282a8860 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a88d0 .functor AND 1, L_0x561b282a8860, L_0x561b282a8080, C4<1>, C4<1>;
L_0x561b282a8990 .functor OR 1, L_0x561b282a87d0, L_0x561b282a88d0, C4<0>, C4<0>;
L_0x561b2840ca00 .functor BUFT 1, L_0x561b282a8080, C4<0>, C4<0>, C4<0>;
v0x561b2809e670_0 .net *"_ivl_4", 0 0, L_0x561b282a87d0;  1 drivers
v0x561b2809e770_0 .net *"_ivl_6", 0 0, L_0x561b282a8860;  1 drivers
v0x561b2809e850_0 .net *"_ivl_8", 0 0, L_0x561b282a88d0;  1 drivers
v0x561b2809e910_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2809e9b0_0 .net "data", 0 0, L_0x561b282ace60;  1 drivers
v0x561b2809eac0_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b2809ebf0_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b2809ed20_0 .net "out", 0 0, L_0x561b2840ca00;  1 drivers
v0x561b2809ede0_0 .net "q", 0 0, L_0x561b282a8080;  1 drivers
v0x561b2809ef10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2809aef0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2809ac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a7e70 .functor NOT 1, L_0x561b282a8990, C4<0>, C4<0>, C4<0>;
L_0x561b282a8760 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2809dfa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809e060_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2809e120_0 .net "d", 0 0, L_0x561b282a8990;  1 drivers
v0x561b2809e1c0_0 .net "master_q", 0 0, L_0x561b282a77a0;  1 drivers
v0x561b2809e260_0 .net "master_q_bar", 0 0, L_0x561b282a79d0;  1 drivers
L_0x7fcde057ff00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2809e350_0 .net "preset", 0 0, L_0x7fcde057ff00;  1 drivers
v0x561b2809e480_0 .net "q", 0 0, L_0x561b282a8080;  alias, 1 drivers
v0x561b2809e520_0 .net "q_bar", 0 0, L_0x561b282a82d0;  1 drivers
S_0x561b2809b1d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2809aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a7ad0 .functor AND 1, L_0x561b282a8990, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a7b90 .functor NOT 1, L_0x561b282a7ad0, C4<0>, C4<0>, C4<0>;
L_0x561b282a7ca0 .functor AND 1, L_0x561b282a7e70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a7d30 .functor NOT 1, L_0x561b282a7ca0, C4<0>, C4<0>, C4<0>;
v0x561b2809c160_0 .net *"_ivl_0", 0 0, L_0x561b282a7ad0;  1 drivers
v0x561b2809c260_0 .net *"_ivl_4", 0 0, L_0x561b282a7ca0;  1 drivers
v0x561b2809c340_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809c3e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2809c480_0 .net "preset", 0 0, L_0x7fcde057ff00;  alias, 1 drivers
v0x561b2809c520_0 .net "q", 0 0, L_0x561b282a77a0;  alias, 1 drivers
v0x561b2809c5c0_0 .net "q_bar", 0 0, L_0x561b282a79d0;  alias, 1 drivers
v0x561b2809c660_0 .net "reset", 0 0, L_0x561b282a7e70;  1 drivers
v0x561b2809c700_0 .net "set", 0 0, L_0x561b282a8990;  alias, 1 drivers
S_0x561b2809b4c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2809b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a75e0 .functor AND 1, L_0x561b282a7b90, L_0x7fcde057ff00, C4<1>, C4<1>;
L_0x561b282a7650 .functor AND 1, L_0x561b282a75e0, L_0x561b282a79d0, C4<1>, C4<1>;
L_0x561b282a77a0 .functor NOT 1, L_0x561b282a7650, C4<0>, C4<0>, C4<0>;
L_0x561b282a78a0 .functor AND 1, L_0x561b282a7d30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a7960 .functor AND 1, L_0x561b282a78a0, L_0x561b282a77a0, C4<1>, C4<1>;
L_0x561b282a79d0 .functor NOT 1, L_0x561b282a7960, C4<0>, C4<0>, C4<0>;
v0x561b2809b7a0_0 .net *"_ivl_0", 0 0, L_0x561b282a75e0;  1 drivers
v0x561b2809b8a0_0 .net *"_ivl_2", 0 0, L_0x561b282a7650;  1 drivers
v0x561b2809b980_0 .net *"_ivl_6", 0 0, L_0x561b282a78a0;  1 drivers
v0x561b2809ba40_0 .net *"_ivl_8", 0 0, L_0x561b282a7960;  1 drivers
v0x561b2809bb20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809bc10_0 .net "preset", 0 0, L_0x7fcde057ff00;  alias, 1 drivers
v0x561b2809bcd0_0 .net "q", 0 0, L_0x561b282a77a0;  alias, 1 drivers
v0x561b2809bd90_0 .net "q_bar", 0 0, L_0x561b282a79d0;  alias, 1 drivers
v0x561b2809be50_0 .net "reset", 0 0, L_0x561b282a7d30;  1 drivers
v0x561b2809bfa0_0 .net "set", 0 0, L_0x561b282a7b90;  1 drivers
S_0x561b2809c8d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2809aef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a8410 .functor AND 1, L_0x561b282a77a0, L_0x561b282a8760, C4<1>, C4<1>;
L_0x561b282a8480 .functor NOT 1, L_0x561b282a8410, C4<0>, C4<0>, C4<0>;
L_0x561b282a8590 .functor AND 1, L_0x561b282a79d0, L_0x561b282a8760, C4<1>, C4<1>;
L_0x561b282a8650 .functor NOT 1, L_0x561b282a8590, C4<0>, C4<0>, C4<0>;
v0x561b2809d7e0_0 .net *"_ivl_0", 0 0, L_0x561b282a8410;  1 drivers
v0x561b2809d8e0_0 .net *"_ivl_4", 0 0, L_0x561b282a8590;  1 drivers
v0x561b2809d9c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809da60_0 .net "enable", 0 0, L_0x561b282a8760;  1 drivers
v0x561b2809db00_0 .net "preset", 0 0, L_0x7fcde057ff00;  alias, 1 drivers
v0x561b2809dba0_0 .net "q", 0 0, L_0x561b282a8080;  alias, 1 drivers
v0x561b2809dc40_0 .net "q_bar", 0 0, L_0x561b282a82d0;  alias, 1 drivers
v0x561b2809dce0_0 .net "reset", 0 0, L_0x561b282a79d0;  alias, 1 drivers
v0x561b2809ddd0_0 .net "set", 0 0, L_0x561b282a77a0;  alias, 1 drivers
S_0x561b2809cb30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2809c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a7f30 .functor AND 1, L_0x561b282a8480, L_0x7fcde057ff00, C4<1>, C4<1>;
L_0x561b282a7fc0 .functor AND 1, L_0x561b282a7f30, L_0x561b282a82d0, C4<1>, C4<1>;
L_0x561b282a8080 .functor NOT 1, L_0x561b282a7fc0, C4<0>, C4<0>, C4<0>;
L_0x561b282a8180 .functor AND 1, L_0x561b282a8650, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a8210 .functor AND 1, L_0x561b282a8180, L_0x561b282a8080, C4<1>, C4<1>;
L_0x561b282a82d0 .functor NOT 1, L_0x561b282a8210, C4<0>, C4<0>, C4<0>;
v0x561b2809cdf0_0 .net *"_ivl_0", 0 0, L_0x561b282a7f30;  1 drivers
v0x561b2809cef0_0 .net *"_ivl_2", 0 0, L_0x561b282a7fc0;  1 drivers
v0x561b2809cfd0_0 .net *"_ivl_6", 0 0, L_0x561b282a8180;  1 drivers
v0x561b2809d090_0 .net *"_ivl_8", 0 0, L_0x561b282a8210;  1 drivers
v0x561b2809d170_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809d260_0 .net "preset", 0 0, L_0x7fcde057ff00;  alias, 1 drivers
v0x561b2809d350_0 .net "q", 0 0, L_0x561b282a8080;  alias, 1 drivers
v0x561b2809d410_0 .net "q_bar", 0 0, L_0x561b282a82d0;  alias, 1 drivers
v0x561b2809d4d0_0 .net "reset", 0 0, L_0x561b282a8650;  1 drivers
v0x561b2809d620_0 .net "set", 0 0, L_0x561b282a8480;  1 drivers
S_0x561b2809f070 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282a9d00 .functor AND 1, L_0x561b28259eb0, L_0x561b282acf50, C4<1>, C4<1>;
L_0x561b282a9d90 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282a9e00 .functor AND 1, L_0x561b282a9d90, L_0x561b282a95b0, C4<1>, C4<1>;
L_0x561b282a9ec0 .functor OR 1, L_0x561b282a9d00, L_0x561b282a9e00, C4<0>, C4<0>;
L_0x561b2840cae0 .functor BUFT 1, L_0x561b282a95b0, C4<0>, C4<0>, C4<0>;
v0x561b280a29a0_0 .net *"_ivl_4", 0 0, L_0x561b282a9d00;  1 drivers
v0x561b280a2aa0_0 .net *"_ivl_6", 0 0, L_0x561b282a9d90;  1 drivers
v0x561b280a2b80_0 .net *"_ivl_8", 0 0, L_0x561b282a9e00;  1 drivers
v0x561b280a2c40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f00520_0 .net "data", 0 0, L_0x561b282acf50;  1 drivers
v0x561b27f00630_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b27f006d0_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b27f00770_0 .net "out", 0 0, L_0x561b2840cae0;  1 drivers
v0x561b27f00830_0 .net "q", 0 0, L_0x561b282a95b0;  1 drivers
v0x561b27f00960_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2809f2c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2809f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a93a0 .functor NOT 1, L_0x561b282a9ec0, C4<0>, C4<0>, C4<0>;
L_0x561b282a9c90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280a22d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a2390_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280a2450_0 .net "d", 0 0, L_0x561b282a9ec0;  1 drivers
v0x561b280a24f0_0 .net "master_q", 0 0, L_0x561b282a8cd0;  1 drivers
v0x561b280a2590_0 .net "master_q_bar", 0 0, L_0x561b282a8f00;  1 drivers
L_0x7fcde057ff48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280a2680_0 .net "preset", 0 0, L_0x7fcde057ff48;  1 drivers
v0x561b280a27b0_0 .net "q", 0 0, L_0x561b282a95b0;  alias, 1 drivers
v0x561b280a2850_0 .net "q_bar", 0 0, L_0x561b282a9800;  1 drivers
S_0x561b2809f550 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2809f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a9000 .functor AND 1, L_0x561b282a9ec0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a90c0 .functor NOT 1, L_0x561b282a9000, C4<0>, C4<0>, C4<0>;
L_0x561b282a91d0 .functor AND 1, L_0x561b282a93a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282a9260 .functor NOT 1, L_0x561b282a91d0, C4<0>, C4<0>, C4<0>;
v0x561b280a0490_0 .net *"_ivl_0", 0 0, L_0x561b282a9000;  1 drivers
v0x561b280a0590_0 .net *"_ivl_4", 0 0, L_0x561b282a91d0;  1 drivers
v0x561b280a0670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a0710_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280a07b0_0 .net "preset", 0 0, L_0x7fcde057ff48;  alias, 1 drivers
v0x561b280a0850_0 .net "q", 0 0, L_0x561b282a8cd0;  alias, 1 drivers
v0x561b280a08f0_0 .net "q_bar", 0 0, L_0x561b282a8f00;  alias, 1 drivers
v0x561b280a0990_0 .net "reset", 0 0, L_0x561b282a93a0;  1 drivers
v0x561b280a0a30_0 .net "set", 0 0, L_0x561b282a9ec0;  alias, 1 drivers
S_0x561b2809f7f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2809f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a8b10 .functor AND 1, L_0x561b282a90c0, L_0x7fcde057ff48, C4<1>, C4<1>;
L_0x561b282a8b80 .functor AND 1, L_0x561b282a8b10, L_0x561b282a8f00, C4<1>, C4<1>;
L_0x561b282a8cd0 .functor NOT 1, L_0x561b282a8b80, C4<0>, C4<0>, C4<0>;
L_0x561b282a8dd0 .functor AND 1, L_0x561b282a9260, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a8e90 .functor AND 1, L_0x561b282a8dd0, L_0x561b282a8cd0, C4<1>, C4<1>;
L_0x561b282a8f00 .functor NOT 1, L_0x561b282a8e90, C4<0>, C4<0>, C4<0>;
v0x561b2809fad0_0 .net *"_ivl_0", 0 0, L_0x561b282a8b10;  1 drivers
v0x561b2809fbd0_0 .net *"_ivl_2", 0 0, L_0x561b282a8b80;  1 drivers
v0x561b2809fcb0_0 .net *"_ivl_6", 0 0, L_0x561b282a8dd0;  1 drivers
v0x561b2809fd70_0 .net *"_ivl_8", 0 0, L_0x561b282a8e90;  1 drivers
v0x561b2809fe50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2809ff40_0 .net "preset", 0 0, L_0x7fcde057ff48;  alias, 1 drivers
v0x561b280a0000_0 .net "q", 0 0, L_0x561b282a8cd0;  alias, 1 drivers
v0x561b280a00c0_0 .net "q_bar", 0 0, L_0x561b282a8f00;  alias, 1 drivers
v0x561b280a0180_0 .net "reset", 0 0, L_0x561b282a9260;  1 drivers
v0x561b280a02d0_0 .net "set", 0 0, L_0x561b282a90c0;  1 drivers
S_0x561b280a0c00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2809f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282a9940 .functor AND 1, L_0x561b282a8cd0, L_0x561b282a9c90, C4<1>, C4<1>;
L_0x561b282a99b0 .functor NOT 1, L_0x561b282a9940, C4<0>, C4<0>, C4<0>;
L_0x561b282a9ac0 .functor AND 1, L_0x561b282a8f00, L_0x561b282a9c90, C4<1>, C4<1>;
L_0x561b282a9b80 .functor NOT 1, L_0x561b282a9ac0, C4<0>, C4<0>, C4<0>;
v0x561b280a1b10_0 .net *"_ivl_0", 0 0, L_0x561b282a9940;  1 drivers
v0x561b280a1c10_0 .net *"_ivl_4", 0 0, L_0x561b282a9ac0;  1 drivers
v0x561b280a1cf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a1d90_0 .net "enable", 0 0, L_0x561b282a9c90;  1 drivers
v0x561b280a1e30_0 .net "preset", 0 0, L_0x7fcde057ff48;  alias, 1 drivers
v0x561b280a1ed0_0 .net "q", 0 0, L_0x561b282a95b0;  alias, 1 drivers
v0x561b280a1f70_0 .net "q_bar", 0 0, L_0x561b282a9800;  alias, 1 drivers
v0x561b280a2010_0 .net "reset", 0 0, L_0x561b282a8f00;  alias, 1 drivers
v0x561b280a2100_0 .net "set", 0 0, L_0x561b282a8cd0;  alias, 1 drivers
S_0x561b280a0e60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280a0c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282a9460 .functor AND 1, L_0x561b282a99b0, L_0x7fcde057ff48, C4<1>, C4<1>;
L_0x561b282a94f0 .functor AND 1, L_0x561b282a9460, L_0x561b282a9800, C4<1>, C4<1>;
L_0x561b282a95b0 .functor NOT 1, L_0x561b282a94f0, C4<0>, C4<0>, C4<0>;
L_0x561b282a96b0 .functor AND 1, L_0x561b282a9b80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282a9740 .functor AND 1, L_0x561b282a96b0, L_0x561b282a95b0, C4<1>, C4<1>;
L_0x561b282a9800 .functor NOT 1, L_0x561b282a9740, C4<0>, C4<0>, C4<0>;
v0x561b280a1120_0 .net *"_ivl_0", 0 0, L_0x561b282a9460;  1 drivers
v0x561b280a1220_0 .net *"_ivl_2", 0 0, L_0x561b282a94f0;  1 drivers
v0x561b280a1300_0 .net *"_ivl_6", 0 0, L_0x561b282a96b0;  1 drivers
v0x561b280a13c0_0 .net *"_ivl_8", 0 0, L_0x561b282a9740;  1 drivers
v0x561b280a14a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a1590_0 .net "preset", 0 0, L_0x7fcde057ff48;  alias, 1 drivers
v0x561b280a1680_0 .net "q", 0 0, L_0x561b282a95b0;  alias, 1 drivers
v0x561b280a1740_0 .net "q_bar", 0 0, L_0x561b282a9800;  alias, 1 drivers
v0x561b280a1800_0 .net "reset", 0 0, L_0x561b282a9b80;  1 drivers
v0x561b280a1950_0 .net "set", 0 0, L_0x561b282a99b0;  1 drivers
S_0x561b27f00ac0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ab230 .functor AND 1, L_0x561b28259eb0, L_0x561b282ad080, C4<1>, C4<1>;
L_0x561b282ab2c0 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282ab330 .functor AND 1, L_0x561b282ab2c0, L_0x561b282aaae0, C4<1>, C4<1>;
L_0x561b282ab3f0 .functor OR 1, L_0x561b282ab230, L_0x561b282ab330, C4<0>, C4<0>;
L_0x561b2840cbc0 .functor BUFT 1, L_0x561b282aaae0, C4<0>, C4<0>, C4<0>;
v0x561b27efa700_0 .net *"_ivl_4", 0 0, L_0x561b282ab230;  1 drivers
v0x561b27efa800_0 .net *"_ivl_6", 0 0, L_0x561b282ab2c0;  1 drivers
v0x561b27efa8e0_0 .net *"_ivl_8", 0 0, L_0x561b282ab330;  1 drivers
v0x561b27efa9a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27efaa40_0 .net "data", 0 0, L_0x561b282ad080;  1 drivers
v0x561b27efab50_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b27efabf0_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b27efac90_0 .net "out", 0 0, L_0x561b2840cbc0;  1 drivers
v0x561b27efad50_0 .net "q", 0 0, L_0x561b282aaae0;  1 drivers
v0x561b27efae80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27f00d10 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27f00ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282aa8d0 .functor NOT 1, L_0x561b282ab3f0, C4<0>, C4<0>, C4<0>;
L_0x561b282ab1c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280a85c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27efa0f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27efa1b0_0 .net "d", 0 0, L_0x561b282ab3f0;  1 drivers
v0x561b27efa250_0 .net "master_q", 0 0, L_0x561b282aa200;  1 drivers
v0x561b27efa2f0_0 .net "master_q_bar", 0 0, L_0x561b282aa430;  1 drivers
L_0x7fcde057ff90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b27efa3e0_0 .net "preset", 0 0, L_0x7fcde057ff90;  1 drivers
v0x561b27efa510_0 .net "q", 0 0, L_0x561b282aaae0;  alias, 1 drivers
v0x561b27efa5b0_0 .net "q_bar", 0 0, L_0x561b282aad30;  1 drivers
S_0x561b27f00ff0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27f00d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282aa530 .functor AND 1, L_0x561b282ab3f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282aa5f0 .functor NOT 1, L_0x561b282aa530, C4<0>, C4<0>, C4<0>;
L_0x561b282aa700 .functor AND 1, L_0x561b282aa8d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282aa790 .functor NOT 1, L_0x561b282aa700, C4<0>, C4<0>, C4<0>;
v0x561b27f01f80_0 .net *"_ivl_0", 0 0, L_0x561b282aa530;  1 drivers
v0x561b27f02080_0 .net *"_ivl_4", 0 0, L_0x561b282aa700;  1 drivers
v0x561b27f02160_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f02200_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27f022a0_0 .net "preset", 0 0, L_0x7fcde057ff90;  alias, 1 drivers
v0x561b27f02340_0 .net "q", 0 0, L_0x561b282aa200;  alias, 1 drivers
v0x561b27f023e0_0 .net "q_bar", 0 0, L_0x561b282aa430;  alias, 1 drivers
v0x561b27f02480_0 .net "reset", 0 0, L_0x561b282aa8d0;  1 drivers
v0x561b280a6cf0_0 .net "set", 0 0, L_0x561b282ab3f0;  alias, 1 drivers
S_0x561b27f012e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27f00ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282aa040 .functor AND 1, L_0x561b282aa5f0, L_0x7fcde057ff90, C4<1>, C4<1>;
L_0x561b282aa0b0 .functor AND 1, L_0x561b282aa040, L_0x561b282aa430, C4<1>, C4<1>;
L_0x561b282aa200 .functor NOT 1, L_0x561b282aa0b0, C4<0>, C4<0>, C4<0>;
L_0x561b282aa300 .functor AND 1, L_0x561b282aa790, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282aa3c0 .functor AND 1, L_0x561b282aa300, L_0x561b282aa200, C4<1>, C4<1>;
L_0x561b282aa430 .functor NOT 1, L_0x561b282aa3c0, C4<0>, C4<0>, C4<0>;
v0x561b27f015c0_0 .net *"_ivl_0", 0 0, L_0x561b282aa040;  1 drivers
v0x561b27f016c0_0 .net *"_ivl_2", 0 0, L_0x561b282aa0b0;  1 drivers
v0x561b27f017a0_0 .net *"_ivl_6", 0 0, L_0x561b282aa300;  1 drivers
v0x561b27f01860_0 .net *"_ivl_8", 0 0, L_0x561b282aa3c0;  1 drivers
v0x561b27f01940_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27f01a30_0 .net "preset", 0 0, L_0x7fcde057ff90;  alias, 1 drivers
v0x561b27f01af0_0 .net "q", 0 0, L_0x561b282aa200;  alias, 1 drivers
v0x561b27f01bb0_0 .net "q_bar", 0 0, L_0x561b282aa430;  alias, 1 drivers
v0x561b27f01c70_0 .net "reset", 0 0, L_0x561b282aa790;  1 drivers
v0x561b27f01dc0_0 .net "set", 0 0, L_0x561b282aa5f0;  1 drivers
S_0x561b280a6ec0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27f00d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282aae70 .functor AND 1, L_0x561b282aa200, L_0x561b282ab1c0, C4<1>, C4<1>;
L_0x561b282aaee0 .functor NOT 1, L_0x561b282aae70, C4<0>, C4<0>, C4<0>;
L_0x561b282aaff0 .functor AND 1, L_0x561b282aa430, L_0x561b282ab1c0, C4<1>, C4<1>;
L_0x561b282ab0b0 .functor NOT 1, L_0x561b282aaff0, C4<0>, C4<0>, C4<0>;
v0x561b280a7e00_0 .net *"_ivl_0", 0 0, L_0x561b282aae70;  1 drivers
v0x561b280a7f00_0 .net *"_ivl_4", 0 0, L_0x561b282aaff0;  1 drivers
v0x561b280a7fe0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a8080_0 .net "enable", 0 0, L_0x561b282ab1c0;  1 drivers
v0x561b280a8120_0 .net "preset", 0 0, L_0x7fcde057ff90;  alias, 1 drivers
v0x561b280a81c0_0 .net "q", 0 0, L_0x561b282aaae0;  alias, 1 drivers
v0x561b280a8260_0 .net "q_bar", 0 0, L_0x561b282aad30;  alias, 1 drivers
v0x561b280a8300_0 .net "reset", 0 0, L_0x561b282aa430;  alias, 1 drivers
v0x561b280a83f0_0 .net "set", 0 0, L_0x561b282aa200;  alias, 1 drivers
S_0x561b280a7120 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280a6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282aa990 .functor AND 1, L_0x561b282aaee0, L_0x7fcde057ff90, C4<1>, C4<1>;
L_0x561b282aaa20 .functor AND 1, L_0x561b282aa990, L_0x561b282aad30, C4<1>, C4<1>;
L_0x561b282aaae0 .functor NOT 1, L_0x561b282aaa20, C4<0>, C4<0>, C4<0>;
L_0x561b282aabe0 .functor AND 1, L_0x561b282ab0b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282aac70 .functor AND 1, L_0x561b282aabe0, L_0x561b282aaae0, C4<1>, C4<1>;
L_0x561b282aad30 .functor NOT 1, L_0x561b282aac70, C4<0>, C4<0>, C4<0>;
v0x561b280a73e0_0 .net *"_ivl_0", 0 0, L_0x561b282aa990;  1 drivers
v0x561b280a74e0_0 .net *"_ivl_2", 0 0, L_0x561b282aaa20;  1 drivers
v0x561b280a75c0_0 .net *"_ivl_6", 0 0, L_0x561b282aabe0;  1 drivers
v0x561b280a76b0_0 .net *"_ivl_8", 0 0, L_0x561b282aac70;  1 drivers
v0x561b280a7790_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280a7880_0 .net "preset", 0 0, L_0x7fcde057ff90;  alias, 1 drivers
v0x561b280a7970_0 .net "q", 0 0, L_0x561b282aaae0;  alias, 1 drivers
v0x561b280a7a30_0 .net "q_bar", 0 0, L_0x561b282aad30;  alias, 1 drivers
v0x561b280a7af0_0 .net "reset", 0 0, L_0x561b282ab0b0;  1 drivers
v0x561b280a7c40_0 .net "set", 0 0, L_0x561b282aaee0;  1 drivers
S_0x561b27efafe0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28069d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b282ac760 .functor AND 1, L_0x561b28259eb0, L_0x561b282ad170, C4<1>, C4<1>;
L_0x561b282ac7f0 .functor NOT 1, L_0x561b28259eb0, C4<0>, C4<0>, C4<0>;
L_0x561b282ac860 .functor AND 1, L_0x561b282ac7f0, L_0x561b282ac010, C4<1>, C4<1>;
L_0x561b282ac920 .functor OR 1, L_0x561b282ac760, L_0x561b282ac860, C4<0>, C4<0>;
L_0x561b2840cca0 .functor BUFT 1, L_0x561b282ac010, C4<0>, C4<0>, C4<0>;
v0x561b280b0f80_0 .net *"_ivl_4", 0 0, L_0x561b282ac760;  1 drivers
v0x561b280b1080_0 .net *"_ivl_6", 0 0, L_0x561b282ac7f0;  1 drivers
v0x561b280b1160_0 .net *"_ivl_8", 0 0, L_0x561b282ac860;  1 drivers
v0x561b280b1220_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280b12c0_0 .net "data", 0 0, L_0x561b282ad170;  1 drivers
v0x561b280b13d0_0 .net "enable_in", 0 0, L_0x561b28259eb0;  alias, 1 drivers
v0x561b280b1470_0 .net "enable_out", 0 0, L_0x7fcde0580020;  alias, 1 drivers
v0x561b280b1510_0 .net "out", 0 0, L_0x561b2840cca0;  1 drivers
v0x561b280b15d0_0 .net "q", 0 0, L_0x561b282ac010;  1 drivers
v0x561b280b1700_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b27efb230 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b27efafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282abe00 .functor NOT 1, L_0x561b282ac920, C4<0>, C4<0>, C4<0>;
L_0x561b282ac6f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280b08b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280b0970_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280b0a30_0 .net "d", 0 0, L_0x561b282ac920;  1 drivers
v0x561b280b0ad0_0 .net "master_q", 0 0, L_0x561b282ab730;  1 drivers
v0x561b280b0b70_0 .net "master_q_bar", 0 0, L_0x561b282ab960;  1 drivers
L_0x7fcde057ffd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280b0c60_0 .net "preset", 0 0, L_0x7fcde057ffd8;  1 drivers
v0x561b280b0d90_0 .net "q", 0 0, L_0x561b282ac010;  alias, 1 drivers
v0x561b280b0e30_0 .net "q_bar", 0 0, L_0x561b282ac260;  1 drivers
S_0x561b27efb510 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b27efb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282aba60 .functor AND 1, L_0x561b282ac920, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282abb20 .functor NOT 1, L_0x561b282aba60, C4<0>, C4<0>, C4<0>;
L_0x561b282abc30 .functor AND 1, L_0x561b282abe00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b282abcc0 .functor NOT 1, L_0x561b282abc30, C4<0>, C4<0>, C4<0>;
v0x561b27efc4a0_0 .net *"_ivl_0", 0 0, L_0x561b282aba60;  1 drivers
v0x561b27efc5a0_0 .net *"_ivl_4", 0 0, L_0x561b282abc30;  1 drivers
v0x561b27efc680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27efc720_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b27efc7c0_0 .net "preset", 0 0, L_0x7fcde057ffd8;  alias, 1 drivers
v0x561b27efc860_0 .net "q", 0 0, L_0x561b282ab730;  alias, 1 drivers
v0x561b27efc900_0 .net "q_bar", 0 0, L_0x561b282ab960;  alias, 1 drivers
v0x561b27efc9a0_0 .net "reset", 0 0, L_0x561b282abe00;  1 drivers
v0x561b27efca40_0 .net "set", 0 0, L_0x561b282ac920;  alias, 1 drivers
S_0x561b27efb800 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27efb510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282ab570 .functor AND 1, L_0x561b282abb20, L_0x7fcde057ffd8, C4<1>, C4<1>;
L_0x561b282ab5e0 .functor AND 1, L_0x561b282ab570, L_0x561b282ab960, C4<1>, C4<1>;
L_0x561b282ab730 .functor NOT 1, L_0x561b282ab5e0, C4<0>, C4<0>, C4<0>;
L_0x561b282ab830 .functor AND 1, L_0x561b282abcc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ab8f0 .functor AND 1, L_0x561b282ab830, L_0x561b282ab730, C4<1>, C4<1>;
L_0x561b282ab960 .functor NOT 1, L_0x561b282ab8f0, C4<0>, C4<0>, C4<0>;
v0x561b27efbae0_0 .net *"_ivl_0", 0 0, L_0x561b282ab570;  1 drivers
v0x561b27efbbe0_0 .net *"_ivl_2", 0 0, L_0x561b282ab5e0;  1 drivers
v0x561b27efbcc0_0 .net *"_ivl_6", 0 0, L_0x561b282ab830;  1 drivers
v0x561b27efbd80_0 .net *"_ivl_8", 0 0, L_0x561b282ab8f0;  1 drivers
v0x561b27efbe60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27efbf50_0 .net "preset", 0 0, L_0x7fcde057ffd8;  alias, 1 drivers
v0x561b27efc010_0 .net "q", 0 0, L_0x561b282ab730;  alias, 1 drivers
v0x561b27efc0d0_0 .net "q_bar", 0 0, L_0x561b282ab960;  alias, 1 drivers
v0x561b27efc190_0 .net "reset", 0 0, L_0x561b282abcc0;  1 drivers
v0x561b27efc2e0_0 .net "set", 0 0, L_0x561b282abb20;  1 drivers
S_0x561b27efcc10 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b27efb230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b282ac3a0 .functor AND 1, L_0x561b282ab730, L_0x561b282ac6f0, C4<1>, C4<1>;
L_0x561b282ac410 .functor NOT 1, L_0x561b282ac3a0, C4<0>, C4<0>, C4<0>;
L_0x561b282ac520 .functor AND 1, L_0x561b282ab960, L_0x561b282ac6f0, C4<1>, C4<1>;
L_0x561b282ac5e0 .functor NOT 1, L_0x561b282ac520, C4<0>, C4<0>, C4<0>;
v0x561b27efdb50_0 .net *"_ivl_0", 0 0, L_0x561b282ac3a0;  1 drivers
v0x561b27efdc50_0 .net *"_ivl_4", 0 0, L_0x561b282ac520;  1 drivers
v0x561b27efdd30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27efddd0_0 .net "enable", 0 0, L_0x561b282ac6f0;  1 drivers
v0x561b27efde70_0 .net "preset", 0 0, L_0x7fcde057ffd8;  alias, 1 drivers
v0x561b27efdf10_0 .net "q", 0 0, L_0x561b282ac010;  alias, 1 drivers
v0x561b27efdfb0_0 .net "q_bar", 0 0, L_0x561b282ac260;  alias, 1 drivers
v0x561b27efe050_0 .net "reset", 0 0, L_0x561b282ab960;  alias, 1 drivers
v0x561b280b06e0_0 .net "set", 0 0, L_0x561b282ab730;  alias, 1 drivers
S_0x561b27efce70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b27efcc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b282abec0 .functor AND 1, L_0x561b282ac410, L_0x7fcde057ffd8, C4<1>, C4<1>;
L_0x561b282abf50 .functor AND 1, L_0x561b282abec0, L_0x561b282ac260, C4<1>, C4<1>;
L_0x561b282ac010 .functor NOT 1, L_0x561b282abf50, C4<0>, C4<0>, C4<0>;
L_0x561b282ac110 .functor AND 1, L_0x561b282ac5e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b282ac1a0 .functor AND 1, L_0x561b282ac110, L_0x561b282ac010, C4<1>, C4<1>;
L_0x561b282ac260 .functor NOT 1, L_0x561b282ac1a0, C4<0>, C4<0>, C4<0>;
v0x561b27efd130_0 .net *"_ivl_0", 0 0, L_0x561b282abec0;  1 drivers
v0x561b27efd230_0 .net *"_ivl_2", 0 0, L_0x561b282abf50;  1 drivers
v0x561b27efd310_0 .net *"_ivl_6", 0 0, L_0x561b282ac110;  1 drivers
v0x561b27efd400_0 .net *"_ivl_8", 0 0, L_0x561b282ac1a0;  1 drivers
v0x561b27efd4e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b27efd5d0_0 .net "preset", 0 0, L_0x7fcde057ffd8;  alias, 1 drivers
v0x561b27efd6c0_0 .net "q", 0 0, L_0x561b282ac010;  alias, 1 drivers
v0x561b27efd780_0 .net "q_bar", 0 0, L_0x561b282ac260;  alias, 1 drivers
v0x561b27efd840_0 .net "reset", 0 0, L_0x561b282ac5e0;  1 drivers
v0x561b27efd990_0 .net "set", 0 0, L_0x561b282ac410;  1 drivers
S_0x561b280b1fb0 .scope module, "stack" "stack" 3 433, 13 1 0, S_0x561b27c956a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "bus";
    .port_info 5 /OUTPUT 8 "out";
L_0x561b28326dc0 .functor OR 1, v0x561b28258320_0, v0x561b28258280_0, C4<0>, C4<0>;
v0x561b28254590_0 .net "bus", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28254670_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28254730_0 .net "mux_out", 7 0, L_0x561b283185c0;  1 drivers
v0x561b282547d0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28254870_0 .net "read_enable", 0 0, v0x561b28258280_0;  1 drivers
v0x561b28254910_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282549b0_0 .net "rw_sp", 7 0, L_0x561b2831b910;  1 drivers
v0x561b28254ac0_0 .net "sp", 7 0, L_0x561b28326cd0;  1 drivers
v0x561b28254b80_0 .net "sp_minus", 7 0, L_0x561b2839e700;  1 drivers
v0x561b28254d60_0 .net "sp_plus", 7 0, L_0x561b28396610;  1 drivers
v0x561b28254e20_0 .net "write_enable", 0 0, v0x561b28258320_0;  1 drivers
S_0x561b280b2230 .scope module, "add" "add" 13 41, 8 1 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde06007e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280b7840_0 name=_ivl_81
v0x561b280b7940_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
L_0x7fcde0582e40 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b280b7a20_0 .net "b", 7 0, L_0x7fcde0582e40;  1 drivers
v0x561b280b7ae0_0 .net "c", 7 0, L_0x561b28396610;  alias, 1 drivers
v0x561b280b7bc0_0 .net "carry", 0 0, L_0x561b283961f0;  1 drivers
v0x561b280b7c60_0 .net "cout", 7 0, L_0x561b2840f230;  1 drivers
L_0x561b28392e20 .part L_0x561b28326cd0, 0, 1;
L_0x561b28392ec0 .part L_0x7fcde0582e40, 0, 1;
L_0x561b283933d0 .part L_0x561b28326cd0, 1, 1;
L_0x561b28393500 .part L_0x7fcde0582e40, 1, 1;
L_0x561b28393630 .part L_0x561b2840f230, 0, 1;
L_0x561b28393b90 .part L_0x561b28326cd0, 2, 1;
L_0x561b28393d00 .part L_0x7fcde0582e40, 2, 1;
L_0x561b28393e30 .part L_0x561b2840f230, 1, 1;
L_0x561b283943a0 .part L_0x561b28326cd0, 3, 1;
L_0x561b283944d0 .part L_0x7fcde0582e40, 3, 1;
L_0x561b283946f0 .part L_0x561b2840f230, 2, 1;
L_0x561b28394b60 .part L_0x561b28326cd0, 4, 1;
L_0x561b28394d00 .part L_0x7fcde0582e40, 4, 1;
L_0x561b28394e30 .part L_0x561b2840f230, 3, 1;
L_0x561b28395310 .part L_0x561b28326cd0, 5, 1;
L_0x561b28395440 .part L_0x7fcde0582e40, 5, 1;
L_0x561b28395600 .part L_0x561b2840f230, 4, 1;
L_0x561b28395b10 .part L_0x561b28326cd0, 6, 1;
L_0x561b28395ce0 .part L_0x7fcde0582e40, 6, 1;
L_0x561b28395d80 .part L_0x561b2840f230, 5, 1;
L_0x561b28395c40 .part L_0x561b28326cd0, 7, 1;
L_0x561b28396420 .part L_0x7fcde0582e40, 7, 1;
L_0x561b28395e20 .part L_0x561b2840f230, 6, 1;
LS_0x561b28396610_0_0 .concat8 [ 1 1 1 1], L_0x561b283929c0, L_0x561b28392fd0, L_0x561b28393740, L_0x561b28393f90;
LS_0x561b28396610_0_4 .concat8 [ 1 1 1 1], L_0x561b28394800, L_0x561b28394f60, L_0x561b28395710, L_0x561b28395f40;
L_0x561b28396610 .concat8 [ 4 4 0 0], LS_0x561b28396610_0_0, LS_0x561b28396610_0_4;
LS_0x561b2840f230_0_0 .concat [ 1 1 1 1], L_0x561b28392d10, L_0x561b28393280, L_0x561b28393a40, L_0x561b28394290;
LS_0x561b2840f230_0_4 .concat [ 1 1 1 1], L_0x561b28394a10, L_0x561b283951c0, L_0x561b283959c0, o0x7fcde06007e8;
L_0x561b2840f230 .concat [ 4 4 0 0], LS_0x561b2840f230_0_0, LS_0x561b2840f230_0_4;
S_0x561b280b24a0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28392950 .functor XOR 1, L_0x561b28392e20, L_0x561b28392ec0, C4<0>, C4<0>;
L_0x7fcde0582df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b283929c0 .functor XOR 1, L_0x7fcde0582df8, L_0x561b28392950, C4<0>, C4<0>;
L_0x561b28392a80 .functor XOR 1, L_0x561b28392e20, L_0x561b28392ec0, C4<0>, C4<0>;
L_0x561b28392b90 .functor AND 1, L_0x7fcde0582df8, L_0x561b28392a80, C4<1>, C4<1>;
L_0x561b28392ca0 .functor AND 1, L_0x561b28392e20, L_0x561b28392ec0, C4<1>, C4<1>;
L_0x561b28392d10 .functor OR 1, L_0x561b28392b90, L_0x561b28392ca0, C4<0>, C4<0>;
v0x561b280b26a0_0 .net *"_ivl_0", 0 0, L_0x561b28392950;  1 drivers
v0x561b280b27a0_0 .net *"_ivl_4", 0 0, L_0x561b28392a80;  1 drivers
v0x561b280b2880_0 .net *"_ivl_6", 0 0, L_0x561b28392b90;  1 drivers
v0x561b280b2940_0 .net *"_ivl_8", 0 0, L_0x561b28392ca0;  1 drivers
v0x561b280b2a20_0 .net "a", 0 0, L_0x561b28392e20;  1 drivers
v0x561b280b2b30_0 .net "b", 0 0, L_0x561b28392ec0;  1 drivers
v0x561b280b2bf0_0 .net "c", 0 0, L_0x561b283929c0;  1 drivers
v0x561b280b2cb0_0 .net "cin", 0 0, L_0x7fcde0582df8;  1 drivers
v0x561b280b2d70_0 .net "cout", 0 0, L_0x561b28392d10;  1 drivers
S_0x561b280b2ed0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28392f60 .functor XOR 1, L_0x561b283933d0, L_0x561b28393500, C4<0>, C4<0>;
L_0x561b28392fd0 .functor XOR 1, L_0x561b28393630, L_0x561b28392f60, C4<0>, C4<0>;
L_0x561b28393040 .functor XOR 1, L_0x561b283933d0, L_0x561b28393500, C4<0>, C4<0>;
L_0x561b28393100 .functor AND 1, L_0x561b28393630, L_0x561b28393040, C4<1>, C4<1>;
L_0x561b28393210 .functor AND 1, L_0x561b283933d0, L_0x561b28393500, C4<1>, C4<1>;
L_0x561b28393280 .functor OR 1, L_0x561b28393100, L_0x561b28393210, C4<0>, C4<0>;
v0x561b280b3080_0 .net *"_ivl_0", 0 0, L_0x561b28392f60;  1 drivers
v0x561b280b3160_0 .net *"_ivl_4", 0 0, L_0x561b28393040;  1 drivers
v0x561b280b3240_0 .net *"_ivl_6", 0 0, L_0x561b28393100;  1 drivers
v0x561b280b3300_0 .net *"_ivl_8", 0 0, L_0x561b28393210;  1 drivers
v0x561b280b33e0_0 .net "a", 0 0, L_0x561b283933d0;  1 drivers
v0x561b280b34f0_0 .net "b", 0 0, L_0x561b28393500;  1 drivers
v0x561b280b35b0_0 .net "c", 0 0, L_0x561b28392fd0;  1 drivers
v0x561b280b3670_0 .net "cin", 0 0, L_0x561b28393630;  1 drivers
v0x561b280b3730_0 .net "cout", 0 0, L_0x561b28393280;  1 drivers
S_0x561b280b3890 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b283936d0 .functor XOR 1, L_0x561b28393b90, L_0x561b28393d00, C4<0>, C4<0>;
L_0x561b28393740 .functor XOR 1, L_0x561b28393e30, L_0x561b283936d0, C4<0>, C4<0>;
L_0x561b283937b0 .functor XOR 1, L_0x561b28393b90, L_0x561b28393d00, C4<0>, C4<0>;
L_0x561b283938c0 .functor AND 1, L_0x561b28393e30, L_0x561b283937b0, C4<1>, C4<1>;
L_0x561b283939d0 .functor AND 1, L_0x561b28393b90, L_0x561b28393d00, C4<1>, C4<1>;
L_0x561b28393a40 .functor OR 1, L_0x561b283938c0, L_0x561b283939d0, C4<0>, C4<0>;
v0x561b280b3a50_0 .net *"_ivl_0", 0 0, L_0x561b283936d0;  1 drivers
v0x561b280b3b30_0 .net *"_ivl_4", 0 0, L_0x561b283937b0;  1 drivers
v0x561b280b3c10_0 .net *"_ivl_6", 0 0, L_0x561b283938c0;  1 drivers
v0x561b280b3d00_0 .net *"_ivl_8", 0 0, L_0x561b283939d0;  1 drivers
v0x561b280b3de0_0 .net "a", 0 0, L_0x561b28393b90;  1 drivers
v0x561b280b3ef0_0 .net "b", 0 0, L_0x561b28393d00;  1 drivers
v0x561b280b3fb0_0 .net "c", 0 0, L_0x561b28393740;  1 drivers
v0x561b280b4070_0 .net "cin", 0 0, L_0x561b28393e30;  1 drivers
v0x561b280b4130_0 .net "cout", 0 0, L_0x561b28393a40;  1 drivers
S_0x561b280b4320 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28393f20 .functor XOR 1, L_0x561b283943a0, L_0x561b283944d0, C4<0>, C4<0>;
L_0x561b28393f90 .functor XOR 1, L_0x561b283946f0, L_0x561b28393f20, C4<0>, C4<0>;
L_0x561b28394000 .functor XOR 1, L_0x561b283943a0, L_0x561b283944d0, C4<0>, C4<0>;
L_0x561b28394110 .functor AND 1, L_0x561b283946f0, L_0x561b28394000, C4<1>, C4<1>;
L_0x561b28394220 .functor AND 1, L_0x561b283943a0, L_0x561b283944d0, C4<1>, C4<1>;
L_0x561b28394290 .functor OR 1, L_0x561b28394110, L_0x561b28394220, C4<0>, C4<0>;
v0x561b280b44b0_0 .net *"_ivl_0", 0 0, L_0x561b28393f20;  1 drivers
v0x561b280b45b0_0 .net *"_ivl_4", 0 0, L_0x561b28394000;  1 drivers
v0x561b280b4690_0 .net *"_ivl_6", 0 0, L_0x561b28394110;  1 drivers
v0x561b280b4780_0 .net *"_ivl_8", 0 0, L_0x561b28394220;  1 drivers
v0x561b280b4860_0 .net "a", 0 0, L_0x561b283943a0;  1 drivers
v0x561b280b4970_0 .net "b", 0 0, L_0x561b283944d0;  1 drivers
v0x561b280b4a30_0 .net "c", 0 0, L_0x561b28393f90;  1 drivers
v0x561b280b4af0_0 .net "cin", 0 0, L_0x561b283946f0;  1 drivers
v0x561b280b4bb0_0 .net "cout", 0 0, L_0x561b28394290;  1 drivers
S_0x561b280b4da0 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28394790 .functor XOR 1, L_0x561b28394b60, L_0x561b28394d00, C4<0>, C4<0>;
L_0x561b28394800 .functor XOR 1, L_0x561b28394e30, L_0x561b28394790, C4<0>, C4<0>;
L_0x561b28394870 .functor XOR 1, L_0x561b28394b60, L_0x561b28394d00, C4<0>, C4<0>;
L_0x561b283948e0 .functor AND 1, L_0x561b28394e30, L_0x561b28394870, C4<1>, C4<1>;
L_0x561b283949a0 .functor AND 1, L_0x561b28394b60, L_0x561b28394d00, C4<1>, C4<1>;
L_0x561b28394a10 .functor OR 1, L_0x561b283948e0, L_0x561b283949a0, C4<0>, C4<0>;
v0x561b280b4f80_0 .net *"_ivl_0", 0 0, L_0x561b28394790;  1 drivers
v0x561b280b5080_0 .net *"_ivl_4", 0 0, L_0x561b28394870;  1 drivers
v0x561b280b5160_0 .net *"_ivl_6", 0 0, L_0x561b283948e0;  1 drivers
v0x561b280b5220_0 .net *"_ivl_8", 0 0, L_0x561b283949a0;  1 drivers
v0x561b280b5300_0 .net "a", 0 0, L_0x561b28394b60;  1 drivers
v0x561b280b5410_0 .net "b", 0 0, L_0x561b28394d00;  1 drivers
v0x561b280b54d0_0 .net "c", 0 0, L_0x561b28394800;  1 drivers
v0x561b280b5590_0 .net "cin", 0 0, L_0x561b28394e30;  1 drivers
v0x561b280b5650_0 .net "cout", 0 0, L_0x561b28394a10;  1 drivers
S_0x561b280b5840 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28394c90 .functor XOR 1, L_0x561b28395310, L_0x561b28395440, C4<0>, C4<0>;
L_0x561b28394f60 .functor XOR 1, L_0x561b28395600, L_0x561b28394c90, C4<0>, C4<0>;
L_0x561b28394fd0 .functor XOR 1, L_0x561b28395310, L_0x561b28395440, C4<0>, C4<0>;
L_0x561b28395040 .functor AND 1, L_0x561b28395600, L_0x561b28394fd0, C4<1>, C4<1>;
L_0x561b28395150 .functor AND 1, L_0x561b28395310, L_0x561b28395440, C4<1>, C4<1>;
L_0x561b283951c0 .functor OR 1, L_0x561b28395040, L_0x561b28395150, C4<0>, C4<0>;
v0x561b280b59d0_0 .net *"_ivl_0", 0 0, L_0x561b28394c90;  1 drivers
v0x561b280b5ad0_0 .net *"_ivl_4", 0 0, L_0x561b28394fd0;  1 drivers
v0x561b280b5bb0_0 .net *"_ivl_6", 0 0, L_0x561b28395040;  1 drivers
v0x561b280b5ca0_0 .net *"_ivl_8", 0 0, L_0x561b28395150;  1 drivers
v0x561b280b5d80_0 .net "a", 0 0, L_0x561b28395310;  1 drivers
v0x561b280b5e90_0 .net "b", 0 0, L_0x561b28395440;  1 drivers
v0x561b280b5f50_0 .net "c", 0 0, L_0x561b28394f60;  1 drivers
v0x561b280b6010_0 .net "cin", 0 0, L_0x561b28395600;  1 drivers
v0x561b280b60d0_0 .net "cout", 0 0, L_0x561b283951c0;  1 drivers
S_0x561b280b62c0 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b283956a0 .functor XOR 1, L_0x561b28395b10, L_0x561b28395ce0, C4<0>, C4<0>;
L_0x561b28395710 .functor XOR 1, L_0x561b28395d80, L_0x561b283956a0, C4<0>, C4<0>;
L_0x561b28395780 .functor XOR 1, L_0x561b28395b10, L_0x561b28395ce0, C4<0>, C4<0>;
L_0x561b28395840 .functor AND 1, L_0x561b28395d80, L_0x561b28395780, C4<1>, C4<1>;
L_0x561b28395950 .functor AND 1, L_0x561b28395b10, L_0x561b28395ce0, C4<1>, C4<1>;
L_0x561b283959c0 .functor OR 1, L_0x561b28395840, L_0x561b28395950, C4<0>, C4<0>;
v0x561b280b6450_0 .net *"_ivl_0", 0 0, L_0x561b283956a0;  1 drivers
v0x561b280b6550_0 .net *"_ivl_4", 0 0, L_0x561b28395780;  1 drivers
v0x561b280b6630_0 .net *"_ivl_6", 0 0, L_0x561b28395840;  1 drivers
v0x561b280b6720_0 .net *"_ivl_8", 0 0, L_0x561b28395950;  1 drivers
v0x561b280b6800_0 .net "a", 0 0, L_0x561b28395b10;  1 drivers
v0x561b280b6910_0 .net "b", 0 0, L_0x561b28395ce0;  1 drivers
v0x561b280b69d0_0 .net "c", 0 0, L_0x561b28395710;  1 drivers
v0x561b280b6a90_0 .net "cin", 0 0, L_0x561b28395d80;  1 drivers
v0x561b280b6b50_0 .net "cout", 0 0, L_0x561b283959c0;  1 drivers
S_0x561b280b6d40 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b280b2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28395ed0 .functor XOR 1, L_0x561b28395c40, L_0x561b28396420, C4<0>, C4<0>;
L_0x561b28395f40 .functor XOR 1, L_0x561b28395e20, L_0x561b28395ed0, C4<0>, C4<0>;
L_0x561b28395fb0 .functor XOR 1, L_0x561b28395c40, L_0x561b28396420, C4<0>, C4<0>;
L_0x561b28396070 .functor AND 1, L_0x561b28395e20, L_0x561b28395fb0, C4<1>, C4<1>;
L_0x561b28396180 .functor AND 1, L_0x561b28395c40, L_0x561b28396420, C4<1>, C4<1>;
L_0x561b283961f0 .functor OR 1, L_0x561b28396070, L_0x561b28396180, C4<0>, C4<0>;
v0x561b280b6f50_0 .net *"_ivl_0", 0 0, L_0x561b28395ed0;  1 drivers
v0x561b280b7050_0 .net *"_ivl_4", 0 0, L_0x561b28395fb0;  1 drivers
v0x561b280b7130_0 .net *"_ivl_6", 0 0, L_0x561b28396070;  1 drivers
v0x561b280b7220_0 .net *"_ivl_8", 0 0, L_0x561b28396180;  1 drivers
v0x561b280b7300_0 .net "a", 0 0, L_0x561b28395c40;  1 drivers
v0x561b280b7410_0 .net "b", 0 0, L_0x561b28396420;  1 drivers
v0x561b280b74d0_0 .net "c", 0 0, L_0x561b28395f40;  1 drivers
v0x561b280b7590_0 .net "cin", 0 0, L_0x561b28395e20;  1 drivers
v0x561b280b7650_0 .net "cout", 0 0, L_0x561b283961f0;  alias, 1 drivers
S_0x561b280b7dd0 .scope module, "bm" "quad_byte_mux" 13 5, 11 14 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /INPUT 1 "sel0";
    .port_info 5 /INPUT 1 "sel1";
    .port_info 6 /OUTPUT 8 "out";
v0x561b280c6f00_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b280c6fe0_0 .net "b", 7 0, L_0x561b2839e700;  alias, 1 drivers
v0x561b280c70a0_0 .net "c", 7 0, L_0x561b28396610;  alias, 1 drivers
v0x561b280c71c0_0 .net "d", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b280c7260_0 .net "mux0_p", 7 0, L_0x561b28313060;  1 drivers
v0x561b280c7370_0 .net "mux1_p", 7 0, L_0x561b28315b50;  1 drivers
v0x561b280c7480_0 .net "out", 7 0, L_0x561b283185c0;  alias, 1 drivers
v0x561b280c7540_0 .net "sel0", 0 0, v0x561b28258320_0;  alias, 1 drivers
v0x561b280c75e0_0 .net "sel1", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280b80c0 .scope module, "mux0" "byte_mux" 11 17, 11 5 0, S_0x561b280b7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b280bcba0_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b280bcc80_0 .net "b", 7 0, L_0x561b2839e700;  alias, 1 drivers
v0x561b280bcd40_0 .net "out", 7 0, L_0x561b28313060;  alias, 1 drivers
v0x561b280bce30_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
L_0x561b28311f10 .part L_0x561b28326cd0, 0, 1;
L_0x561b28312000 .part L_0x561b28326cd0, 1, 1;
L_0x561b283120f0 .part L_0x561b28326cd0, 2, 1;
L_0x561b283121e0 .part L_0x561b28326cd0, 3, 1;
L_0x561b28312300 .part L_0x561b28326cd0, 4, 1;
L_0x561b283123f0 .part L_0x561b28326cd0, 5, 1;
L_0x561b28312520 .part L_0x561b28326cd0, 6, 1;
L_0x561b28312610 .part L_0x561b28326cd0, 7, 1;
L_0x561b28312750 .part L_0x561b2839e700, 0, 1;
L_0x561b28312840 .part L_0x561b2839e700, 1, 1;
L_0x561b28312990 .part L_0x561b2839e700, 2, 1;
L_0x561b28312a30 .part L_0x561b2839e700, 3, 1;
L_0x561b28312b90 .part L_0x561b2839e700, 4, 1;
L_0x561b28312c80 .part L_0x561b2839e700, 5, 1;
L_0x561b28312df0 .part L_0x561b2839e700, 6, 1;
L_0x561b28312ee0 .part L_0x561b2839e700, 7, 1;
LS_0x561b28313060_0_0 .concat [ 1 1 1 1], L_0x561b28310b50, L_0x561b28310d10, L_0x561b28310ed0, L_0x561b28311090;
LS_0x561b28313060_0_4 .concat [ 1 1 1 1], L_0x561b28311350, L_0x561b283116c0, L_0x561b28311a30, L_0x561b28311da0;
L_0x561b28313060 .concat [ 4 4 0 0], LS_0x561b28313060_0_0, LS_0x561b28313060_0_4;
S_0x561b280b8310 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28310660 .functor AND 1, v0x561b28258320_0, L_0x561b28311f10, C4<1>, C4<1>;
L_0x561b283106d0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b282fd9f0 .functor AND 1, L_0x561b283106d0, L_0x561b28312750, C4<1>, C4<1>;
L_0x561b28310b50 .functor OR 1, L_0x561b28310660, L_0x561b282fd9f0, C4<0>, C4<0>;
v0x561b280b85d0_0 .net *"_ivl_0", 0 0, L_0x561b28310660;  1 drivers
v0x561b280b86d0_0 .net *"_ivl_2", 0 0, L_0x561b283106d0;  1 drivers
v0x561b280b87b0_0 .net *"_ivl_4", 0 0, L_0x561b282fd9f0;  1 drivers
v0x561b280b88a0_0 .net "a", 0 0, L_0x561b28311f10;  1 drivers
v0x561b280b8960_0 .net "b", 0 0, L_0x561b28312750;  1 drivers
v0x561b280b8a70_0 .net "out", 0 0, L_0x561b28310b50;  1 drivers
v0x561b280b8b30_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280b8c70 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28310bc0 .functor AND 1, v0x561b28258320_0, L_0x561b28312000, C4<1>, C4<1>;
L_0x561b28310c30 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28310ca0 .functor AND 1, L_0x561b28310c30, L_0x561b28312840, C4<1>, C4<1>;
L_0x561b28310d10 .functor OR 1, L_0x561b28310bc0, L_0x561b28310ca0, C4<0>, C4<0>;
v0x561b280b8f00_0 .net *"_ivl_0", 0 0, L_0x561b28310bc0;  1 drivers
v0x561b280b8fe0_0 .net *"_ivl_2", 0 0, L_0x561b28310c30;  1 drivers
v0x561b280b90c0_0 .net *"_ivl_4", 0 0, L_0x561b28310ca0;  1 drivers
v0x561b280b91b0_0 .net "a", 0 0, L_0x561b28312000;  1 drivers
v0x561b280b9270_0 .net "b", 0 0, L_0x561b28312840;  1 drivers
v0x561b280b9380_0 .net "out", 0 0, L_0x561b28310d10;  1 drivers
v0x561b280b9440_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280b9570 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28310d80 .functor AND 1, v0x561b28258320_0, L_0x561b283120f0, C4<1>, C4<1>;
L_0x561b28310df0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28310e60 .functor AND 1, L_0x561b28310df0, L_0x561b28312990, C4<1>, C4<1>;
L_0x561b28310ed0 .functor OR 1, L_0x561b28310d80, L_0x561b28310e60, C4<0>, C4<0>;
v0x561b280b9810_0 .net *"_ivl_0", 0 0, L_0x561b28310d80;  1 drivers
v0x561b280b98f0_0 .net *"_ivl_2", 0 0, L_0x561b28310df0;  1 drivers
v0x561b280b99d0_0 .net *"_ivl_4", 0 0, L_0x561b28310e60;  1 drivers
v0x561b280b9ac0_0 .net "a", 0 0, L_0x561b283120f0;  1 drivers
v0x561b280b9b80_0 .net "b", 0 0, L_0x561b28312990;  1 drivers
v0x561b280b9c90_0 .net "out", 0 0, L_0x561b28310ed0;  1 drivers
v0x561b280b9d50_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280b9ec0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28310f40 .functor AND 1, v0x561b28258320_0, L_0x561b283121e0, C4<1>, C4<1>;
L_0x561b28310fb0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28311020 .functor AND 1, L_0x561b28310fb0, L_0x561b28312a30, C4<1>, C4<1>;
L_0x561b28311090 .functor OR 1, L_0x561b28310f40, L_0x561b28311020, C4<0>, C4<0>;
v0x561b280ba130_0 .net *"_ivl_0", 0 0, L_0x561b28310f40;  1 drivers
v0x561b280ba230_0 .net *"_ivl_2", 0 0, L_0x561b28310fb0;  1 drivers
v0x561b280ba310_0 .net *"_ivl_4", 0 0, L_0x561b28311020;  1 drivers
v0x561b280ba3d0_0 .net "a", 0 0, L_0x561b283121e0;  1 drivers
v0x561b280ba490_0 .net "b", 0 0, L_0x561b28312a30;  1 drivers
v0x561b280ba5a0_0 .net "out", 0 0, L_0x561b28311090;  1 drivers
v0x561b280ba660_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280ba780 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28311150 .functor AND 1, v0x561b28258320_0, L_0x561b28312300, C4<1>, C4<1>;
L_0x561b283111c0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28311260 .functor AND 1, L_0x561b283111c0, L_0x561b28312b90, C4<1>, C4<1>;
L_0x561b28311350 .functor OR 1, L_0x561b28311150, L_0x561b28311260, C4<0>, C4<0>;
v0x561b280baa40_0 .net *"_ivl_0", 0 0, L_0x561b28311150;  1 drivers
v0x561b280bab40_0 .net *"_ivl_2", 0 0, L_0x561b283111c0;  1 drivers
v0x561b280bac20_0 .net *"_ivl_4", 0 0, L_0x561b28311260;  1 drivers
v0x561b280bace0_0 .net "a", 0 0, L_0x561b28312300;  1 drivers
v0x561b280bada0_0 .net "b", 0 0, L_0x561b28312b90;  1 drivers
v0x561b280baeb0_0 .net "out", 0 0, L_0x561b28311350;  1 drivers
v0x561b280baf70_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bb120 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283114c0 .functor AND 1, v0x561b28258320_0, L_0x561b283123f0, C4<1>, C4<1>;
L_0x561b28311530 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283115d0 .functor AND 1, L_0x561b28311530, L_0x561b28312c80, C4<1>, C4<1>;
L_0x561b283116c0 .functor OR 1, L_0x561b283114c0, L_0x561b283115d0, C4<0>, C4<0>;
v0x561b280bb340_0 .net *"_ivl_0", 0 0, L_0x561b283114c0;  1 drivers
v0x561b280bb440_0 .net *"_ivl_2", 0 0, L_0x561b28311530;  1 drivers
v0x561b280bb520_0 .net *"_ivl_4", 0 0, L_0x561b283115d0;  1 drivers
v0x561b280bb610_0 .net "a", 0 0, L_0x561b283123f0;  1 drivers
v0x561b280bb6d0_0 .net "b", 0 0, L_0x561b28312c80;  1 drivers
v0x561b280bb7e0_0 .net "out", 0 0, L_0x561b283116c0;  1 drivers
v0x561b280bb8a0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bb9c0 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28311830 .functor AND 1, v0x561b28258320_0, L_0x561b28312520, C4<1>, C4<1>;
L_0x561b283118a0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28311940 .functor AND 1, L_0x561b283118a0, L_0x561b28312df0, C4<1>, C4<1>;
L_0x561b28311a30 .functor OR 1, L_0x561b28311830, L_0x561b28311940, C4<0>, C4<0>;
v0x561b280bbc30_0 .net *"_ivl_0", 0 0, L_0x561b28311830;  1 drivers
v0x561b280bbd30_0 .net *"_ivl_2", 0 0, L_0x561b283118a0;  1 drivers
v0x561b280bbe10_0 .net *"_ivl_4", 0 0, L_0x561b28311940;  1 drivers
v0x561b280bbf00_0 .net "a", 0 0, L_0x561b28312520;  1 drivers
v0x561b280bbfc0_0 .net "b", 0 0, L_0x561b28312df0;  1 drivers
v0x561b280bc0d0_0 .net "out", 0 0, L_0x561b28311a30;  1 drivers
v0x561b280bc190_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bc2b0 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b280b80c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28311ba0 .functor AND 1, v0x561b28258320_0, L_0x561b28312610, C4<1>, C4<1>;
L_0x561b28311c10 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28311cb0 .functor AND 1, L_0x561b28311c10, L_0x561b28312ee0, C4<1>, C4<1>;
L_0x561b28311da0 .functor OR 1, L_0x561b28311ba0, L_0x561b28311cb0, C4<0>, C4<0>;
v0x561b280bc520_0 .net *"_ivl_0", 0 0, L_0x561b28311ba0;  1 drivers
v0x561b280bc620_0 .net *"_ivl_2", 0 0, L_0x561b28311c10;  1 drivers
v0x561b280bc700_0 .net *"_ivl_4", 0 0, L_0x561b28311cb0;  1 drivers
v0x561b280bc7f0_0 .net "a", 0 0, L_0x561b28312610;  1 drivers
v0x561b280bc8b0_0 .net "b", 0 0, L_0x561b28312ee0;  1 drivers
v0x561b280bc9c0_0 .net "out", 0 0, L_0x561b28311da0;  1 drivers
v0x561b280bca80_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bd090 .scope module, "mux1" "byte_mux" 11 24, 11 5 0, S_0x561b280b7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b280c1cf0_0 .net "a", 7 0, L_0x561b28396610;  alias, 1 drivers
v0x561b280c1dd0_0 .net "b", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b280c1ec0_0 .net "out", 7 0, L_0x561b28315b50;  alias, 1 drivers
v0x561b280c1f80_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
L_0x561b28314940 .part L_0x561b28396610, 0, 1;
L_0x561b28314a30 .part L_0x561b28396610, 1, 1;
L_0x561b28314ad0 .part L_0x561b28396610, 2, 1;
L_0x561b28314bc0 .part L_0x561b28396610, 3, 1;
L_0x561b28314ce0 .part L_0x561b28396610, 4, 1;
L_0x561b28314ee0 .part L_0x561b28396610, 5, 1;
L_0x561b28315010 .part L_0x561b28396610, 6, 1;
L_0x561b28315100 .part L_0x561b28396610, 7, 1;
L_0x561b28315240 .part L_0x561b28326cd0, 0, 1;
L_0x561b28315330 .part L_0x561b28326cd0, 1, 1;
L_0x561b28315480 .part L_0x561b28326cd0, 2, 1;
L_0x561b28315520 .part L_0x561b28326cd0, 3, 1;
L_0x561b28315680 .part L_0x561b28326cd0, 4, 1;
L_0x561b28315770 .part L_0x561b28326cd0, 5, 1;
L_0x561b283158e0 .part L_0x561b28326cd0, 6, 1;
L_0x561b283159d0 .part L_0x561b28326cd0, 7, 1;
LS_0x561b28315b50_0_0 .concat [ 1 1 1 1], L_0x561b28313500, L_0x561b283137b0, L_0x561b28313a60, L_0x561b28313d10;
LS_0x561b28315b50_0_4 .concat [ 1 1 1 1], L_0x561b28312d70, L_0x561b283141b0, L_0x561b28314460, L_0x561b283147d0;
L_0x561b28315b50 .concat [ 4 4 0 0], LS_0x561b28315b50_0_0, LS_0x561b28315b50_0_4;
S_0x561b280bd300 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28312b20 .functor AND 1, v0x561b28258320_0, L_0x561b28314940, C4<1>, C4<1>;
L_0x561b283133d0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28313440 .functor AND 1, L_0x561b283133d0, L_0x561b28315240, C4<1>, C4<1>;
L_0x561b28313500 .functor OR 1, L_0x561b28312b20, L_0x561b28313440, C4<0>, C4<0>;
v0x561b280bd5a0_0 .net *"_ivl_0", 0 0, L_0x561b28312b20;  1 drivers
v0x561b280bd6a0_0 .net *"_ivl_2", 0 0, L_0x561b283133d0;  1 drivers
v0x561b280bd780_0 .net *"_ivl_4", 0 0, L_0x561b28313440;  1 drivers
v0x561b280bd870_0 .net "a", 0 0, L_0x561b28314940;  1 drivers
v0x561b280bd930_0 .net "b", 0 0, L_0x561b28315240;  1 drivers
v0x561b280bda40_0 .net "out", 0 0, L_0x561b28313500;  1 drivers
v0x561b280bdb00_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bdc20 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28313610 .functor AND 1, v0x561b28258320_0, L_0x561b28314a30, C4<1>, C4<1>;
L_0x561b28313680 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283136f0 .functor AND 1, L_0x561b28313680, L_0x561b28315330, C4<1>, C4<1>;
L_0x561b283137b0 .functor OR 1, L_0x561b28313610, L_0x561b283136f0, C4<0>, C4<0>;
v0x561b280bdeb0_0 .net *"_ivl_0", 0 0, L_0x561b28313610;  1 drivers
v0x561b280bdf90_0 .net *"_ivl_2", 0 0, L_0x561b28313680;  1 drivers
v0x561b280be070_0 .net *"_ivl_4", 0 0, L_0x561b283136f0;  1 drivers
v0x561b280be160_0 .net "a", 0 0, L_0x561b28314a30;  1 drivers
v0x561b280be220_0 .net "b", 0 0, L_0x561b28315330;  1 drivers
v0x561b280be330_0 .net "out", 0 0, L_0x561b283137b0;  1 drivers
v0x561b280be3f0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280be510 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283138c0 .functor AND 1, v0x561b28258320_0, L_0x561b28314ad0, C4<1>, C4<1>;
L_0x561b28313930 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283139a0 .functor AND 1, L_0x561b28313930, L_0x561b28315480, C4<1>, C4<1>;
L_0x561b28313a60 .functor OR 1, L_0x561b283138c0, L_0x561b283139a0, C4<0>, C4<0>;
v0x561b280be7b0_0 .net *"_ivl_0", 0 0, L_0x561b283138c0;  1 drivers
v0x561b280be890_0 .net *"_ivl_2", 0 0, L_0x561b28313930;  1 drivers
v0x561b280be970_0 .net *"_ivl_4", 0 0, L_0x561b283139a0;  1 drivers
v0x561b280bea60_0 .net "a", 0 0, L_0x561b28314ad0;  1 drivers
v0x561b280beb20_0 .net "b", 0 0, L_0x561b28315480;  1 drivers
v0x561b280bec30_0 .net "out", 0 0, L_0x561b28313a60;  1 drivers
v0x561b280becf0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bee10 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28313b70 .functor AND 1, v0x561b28258320_0, L_0x561b28314bc0, C4<1>, C4<1>;
L_0x561b28313be0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28313c50 .functor AND 1, L_0x561b28313be0, L_0x561b28315520, C4<1>, C4<1>;
L_0x561b28313d10 .functor OR 1, L_0x561b28313b70, L_0x561b28313c50, C4<0>, C4<0>;
v0x561b280bf080_0 .net *"_ivl_0", 0 0, L_0x561b28313b70;  1 drivers
v0x561b280bf180_0 .net *"_ivl_2", 0 0, L_0x561b28313be0;  1 drivers
v0x561b280bf260_0 .net *"_ivl_4", 0 0, L_0x561b28313c50;  1 drivers
v0x561b280bf350_0 .net "a", 0 0, L_0x561b28314bc0;  1 drivers
v0x561b280bf410_0 .net "b", 0 0, L_0x561b28315520;  1 drivers
v0x561b280bf520_0 .net "out", 0 0, L_0x561b28313d10;  1 drivers
v0x561b280bf5e0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280bf700 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28313e20 .functor AND 1, v0x561b28258320_0, L_0x561b28314ce0, C4<1>, C4<1>;
L_0x561b28313e90 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28313f00 .functor AND 1, L_0x561b28313e90, L_0x561b28315680, C4<1>, C4<1>;
L_0x561b28312d70 .functor OR 1, L_0x561b28313e20, L_0x561b28313f00, C4<0>, C4<0>;
v0x561b280bf9c0_0 .net *"_ivl_0", 0 0, L_0x561b28313e20;  1 drivers
v0x561b280bfac0_0 .net *"_ivl_2", 0 0, L_0x561b28313e90;  1 drivers
v0x561b280bfba0_0 .net *"_ivl_4", 0 0, L_0x561b28313f00;  1 drivers
v0x561b280bfc60_0 .net "a", 0 0, L_0x561b28314ce0;  1 drivers
v0x561b280bfd20_0 .net "b", 0 0, L_0x561b28315680;  1 drivers
v0x561b280bfe30_0 .net "out", 0 0, L_0x561b28312d70;  1 drivers
v0x561b280bfef0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280c0010 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28314010 .functor AND 1, v0x561b28258320_0, L_0x561b28314ee0, C4<1>, C4<1>;
L_0x561b28314080 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283140f0 .functor AND 1, L_0x561b28314080, L_0x561b28315770, C4<1>, C4<1>;
L_0x561b283141b0 .functor OR 1, L_0x561b28314010, L_0x561b283140f0, C4<0>, C4<0>;
v0x561b280c0280_0 .net *"_ivl_0", 0 0, L_0x561b28314010;  1 drivers
v0x561b280c0380_0 .net *"_ivl_2", 0 0, L_0x561b28314080;  1 drivers
v0x561b280c0460_0 .net *"_ivl_4", 0 0, L_0x561b283140f0;  1 drivers
v0x561b280c0550_0 .net "a", 0 0, L_0x561b28314ee0;  1 drivers
v0x561b280c0610_0 .net "b", 0 0, L_0x561b28315770;  1 drivers
v0x561b280c0720_0 .net "out", 0 0, L_0x561b283141b0;  1 drivers
v0x561b280c07e0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280c0900 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283142c0 .functor AND 1, v0x561b28258320_0, L_0x561b28315010, C4<1>, C4<1>;
L_0x561b28314330 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283143a0 .functor AND 1, L_0x561b28314330, L_0x561b283158e0, C4<1>, C4<1>;
L_0x561b28314460 .functor OR 1, L_0x561b283142c0, L_0x561b283143a0, C4<0>, C4<0>;
v0x561b280c0b70_0 .net *"_ivl_0", 0 0, L_0x561b283142c0;  1 drivers
v0x561b280c0c70_0 .net *"_ivl_2", 0 0, L_0x561b28314330;  1 drivers
v0x561b280c0d50_0 .net *"_ivl_4", 0 0, L_0x561b283143a0;  1 drivers
v0x561b280c0e40_0 .net "a", 0 0, L_0x561b28315010;  1 drivers
v0x561b280c0f00_0 .net "b", 0 0, L_0x561b283158e0;  1 drivers
v0x561b280c1010_0 .net "out", 0 0, L_0x561b28314460;  1 drivers
v0x561b280c10d0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280c11f0 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b280bd090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283145d0 .functor AND 1, v0x561b28258320_0, L_0x561b28315100, C4<1>, C4<1>;
L_0x561b28314640 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283146e0 .functor AND 1, L_0x561b28314640, L_0x561b283159d0, C4<1>, C4<1>;
L_0x561b283147d0 .functor OR 1, L_0x561b283145d0, L_0x561b283146e0, C4<0>, C4<0>;
v0x561b280c1460_0 .net *"_ivl_0", 0 0, L_0x561b283145d0;  1 drivers
v0x561b280c1560_0 .net *"_ivl_2", 0 0, L_0x561b28314640;  1 drivers
v0x561b280c1640_0 .net *"_ivl_4", 0 0, L_0x561b283146e0;  1 drivers
v0x561b280c1730_0 .net "a", 0 0, L_0x561b28315100;  1 drivers
v0x561b280c17f0_0 .net "b", 0 0, L_0x561b283159d0;  1 drivers
v0x561b280c1900_0 .net "out", 0 0, L_0x561b283147d0;  1 drivers
v0x561b280c19c0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b280c20d0 .scope module, "mux2" "byte_mux" 11 31, 11 5 0, S_0x561b280b7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b280c6b30_0 .net "a", 7 0, L_0x561b28313060;  alias, 1 drivers
v0x561b280c6c10_0 .net "b", 7 0, L_0x561b28315b50;  alias, 1 drivers
v0x561b280c6ce0_0 .net "out", 7 0, L_0x561b283185c0;  alias, 1 drivers
v0x561b280c6db0_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
L_0x561b28317520 .part L_0x561b28313060, 0, 1;
L_0x561b28317610 .part L_0x561b28313060, 1, 1;
L_0x561b283176b0 .part L_0x561b28313060, 2, 1;
L_0x561b283177a0 .part L_0x561b28313060, 3, 1;
L_0x561b283178c0 .part L_0x561b28313060, 4, 1;
L_0x561b283179b0 .part L_0x561b28313060, 5, 1;
L_0x561b28317aa0 .part L_0x561b28313060, 6, 1;
L_0x561b28317b90 .part L_0x561b28313060, 7, 1;
L_0x561b28317cd0 .part L_0x561b28315b50, 0, 1;
L_0x561b28317dc0 .part L_0x561b28315b50, 1, 1;
L_0x561b28317e60 .part L_0x561b28315b50, 2, 1;
L_0x561b28317f00 .part L_0x561b28315b50, 3, 1;
L_0x561b28318060 .part L_0x561b28315b50, 4, 1;
L_0x561b28318260 .part L_0x561b28315b50, 5, 1;
L_0x561b28318350 .part L_0x561b28315b50, 6, 1;
L_0x561b28318440 .part L_0x561b28315b50, 7, 1;
LS_0x561b283185c0_0_0 .concat [ 1 1 1 1], L_0x561b28315ff0, L_0x561b283162a0, L_0x561b28316550, L_0x561b28316800;
LS_0x561b283185c0_0_4 .concat [ 1 1 1 1], L_0x561b28316ab0, L_0x561b28316d60, L_0x561b28317040, L_0x561b283173b0;
L_0x561b283185c0 .concat [ 4 4 0 0], LS_0x561b283185c0_0_0, LS_0x561b283185c0_0_4;
S_0x561b280c2350 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28315610 .functor AND 1, v0x561b28258280_0, L_0x561b28317520, C4<1>, C4<1>;
L_0x561b28315ec0 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b28315f30 .functor AND 1, L_0x561b28315ec0, L_0x561b28317cd0, C4<1>, C4<1>;
L_0x561b28315ff0 .functor OR 1, L_0x561b28315610, L_0x561b28315f30, C4<0>, C4<0>;
v0x561b280c25f0_0 .net *"_ivl_0", 0 0, L_0x561b28315610;  1 drivers
v0x561b280c26f0_0 .net *"_ivl_2", 0 0, L_0x561b28315ec0;  1 drivers
v0x561b280c27d0_0 .net *"_ivl_4", 0 0, L_0x561b28315f30;  1 drivers
v0x561b280c28c0_0 .net "a", 0 0, L_0x561b28317520;  1 drivers
v0x561b280c2980_0 .net "b", 0 0, L_0x561b28317cd0;  1 drivers
v0x561b280c2a90_0 .net "out", 0 0, L_0x561b28315ff0;  1 drivers
v0x561b280c2b50_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c2c90 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28316100 .functor AND 1, v0x561b28258280_0, L_0x561b28317610, C4<1>, C4<1>;
L_0x561b28316170 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b283161e0 .functor AND 1, L_0x561b28316170, L_0x561b28317dc0, C4<1>, C4<1>;
L_0x561b283162a0 .functor OR 1, L_0x561b28316100, L_0x561b283161e0, C4<0>, C4<0>;
v0x561b280c2f20_0 .net *"_ivl_0", 0 0, L_0x561b28316100;  1 drivers
v0x561b280c3000_0 .net *"_ivl_2", 0 0, L_0x561b28316170;  1 drivers
v0x561b280c30e0_0 .net *"_ivl_4", 0 0, L_0x561b283161e0;  1 drivers
v0x561b280c31d0_0 .net "a", 0 0, L_0x561b28317610;  1 drivers
v0x561b280c3290_0 .net "b", 0 0, L_0x561b28317dc0;  1 drivers
v0x561b280c33a0_0 .net "out", 0 0, L_0x561b283162a0;  1 drivers
v0x561b280c3460_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c3590 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283163b0 .functor AND 1, v0x561b28258280_0, L_0x561b283176b0, C4<1>, C4<1>;
L_0x561b28316420 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b28316490 .functor AND 1, L_0x561b28316420, L_0x561b28317e60, C4<1>, C4<1>;
L_0x561b28316550 .functor OR 1, L_0x561b283163b0, L_0x561b28316490, C4<0>, C4<0>;
v0x561b280c3830_0 .net *"_ivl_0", 0 0, L_0x561b283163b0;  1 drivers
v0x561b280c3910_0 .net *"_ivl_2", 0 0, L_0x561b28316420;  1 drivers
v0x561b280c39f0_0 .net *"_ivl_4", 0 0, L_0x561b28316490;  1 drivers
v0x561b280c3ae0_0 .net "a", 0 0, L_0x561b283176b0;  1 drivers
v0x561b280c3ba0_0 .net "b", 0 0, L_0x561b28317e60;  1 drivers
v0x561b280c3cb0_0 .net "out", 0 0, L_0x561b28316550;  1 drivers
v0x561b280c3d70_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c3ee0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28316660 .functor AND 1, v0x561b28258280_0, L_0x561b283177a0, C4<1>, C4<1>;
L_0x561b283166d0 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b28316740 .functor AND 1, L_0x561b283166d0, L_0x561b28317f00, C4<1>, C4<1>;
L_0x561b28316800 .functor OR 1, L_0x561b28316660, L_0x561b28316740, C4<0>, C4<0>;
v0x561b280c4150_0 .net *"_ivl_0", 0 0, L_0x561b28316660;  1 drivers
v0x561b280c4250_0 .net *"_ivl_2", 0 0, L_0x561b283166d0;  1 drivers
v0x561b280c4330_0 .net *"_ivl_4", 0 0, L_0x561b28316740;  1 drivers
v0x561b280c43f0_0 .net "a", 0 0, L_0x561b283177a0;  1 drivers
v0x561b280c44b0_0 .net "b", 0 0, L_0x561b28317f00;  1 drivers
v0x561b280c45c0_0 .net "out", 0 0, L_0x561b28316800;  1 drivers
v0x561b280c4680_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c47a0 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28316910 .functor AND 1, v0x561b28258280_0, L_0x561b283178c0, C4<1>, C4<1>;
L_0x561b28316980 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b283169f0 .functor AND 1, L_0x561b28316980, L_0x561b28318060, C4<1>, C4<1>;
L_0x561b28316ab0 .functor OR 1, L_0x561b28316910, L_0x561b283169f0, C4<0>, C4<0>;
v0x561b280c4a60_0 .net *"_ivl_0", 0 0, L_0x561b28316910;  1 drivers
v0x561b280c4b60_0 .net *"_ivl_2", 0 0, L_0x561b28316980;  1 drivers
v0x561b280c4c40_0 .net *"_ivl_4", 0 0, L_0x561b283169f0;  1 drivers
v0x561b280c4d00_0 .net "a", 0 0, L_0x561b283178c0;  1 drivers
v0x561b280c4dc0_0 .net "b", 0 0, L_0x561b28318060;  1 drivers
v0x561b280c4ed0_0 .net "out", 0 0, L_0x561b28316ab0;  1 drivers
v0x561b280c4f90_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c50b0 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28316bc0 .functor AND 1, v0x561b28258280_0, L_0x561b283179b0, C4<1>, C4<1>;
L_0x561b28316c30 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b28316ca0 .functor AND 1, L_0x561b28316c30, L_0x561b28318260, C4<1>, C4<1>;
L_0x561b28316d60 .functor OR 1, L_0x561b28316bc0, L_0x561b28316ca0, C4<0>, C4<0>;
v0x561b280c52d0_0 .net *"_ivl_0", 0 0, L_0x561b28316bc0;  1 drivers
v0x561b280c53d0_0 .net *"_ivl_2", 0 0, L_0x561b28316c30;  1 drivers
v0x561b280c54b0_0 .net *"_ivl_4", 0 0, L_0x561b28316ca0;  1 drivers
v0x561b280c55a0_0 .net "a", 0 0, L_0x561b283179b0;  1 drivers
v0x561b280c5660_0 .net "b", 0 0, L_0x561b28318260;  1 drivers
v0x561b280c5770_0 .net "out", 0 0, L_0x561b28316d60;  1 drivers
v0x561b280c5830_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c5950 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28316ea0 .functor AND 1, v0x561b28258280_0, L_0x561b28317aa0, C4<1>, C4<1>;
L_0x561b28316f10 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b28316f80 .functor AND 1, L_0x561b28316f10, L_0x561b28318350, C4<1>, C4<1>;
L_0x561b28317040 .functor OR 1, L_0x561b28316ea0, L_0x561b28316f80, C4<0>, C4<0>;
v0x561b280c5bc0_0 .net *"_ivl_0", 0 0, L_0x561b28316ea0;  1 drivers
v0x561b280c5cc0_0 .net *"_ivl_2", 0 0, L_0x561b28316f10;  1 drivers
v0x561b280c5da0_0 .net *"_ivl_4", 0 0, L_0x561b28316f80;  1 drivers
v0x561b280c5e90_0 .net "a", 0 0, L_0x561b28317aa0;  1 drivers
v0x561b280c5f50_0 .net "b", 0 0, L_0x561b28318350;  1 drivers
v0x561b280c6060_0 .net "out", 0 0, L_0x561b28317040;  1 drivers
v0x561b280c6120_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c6240 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b280c20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283171b0 .functor AND 1, v0x561b28258280_0, L_0x561b28317b90, C4<1>, C4<1>;
L_0x561b28317220 .functor NOT 1, v0x561b28258280_0, C4<0>, C4<0>, C4<0>;
L_0x561b283172c0 .functor AND 1, L_0x561b28317220, L_0x561b28318440, C4<1>, C4<1>;
L_0x561b283173b0 .functor OR 1, L_0x561b283171b0, L_0x561b283172c0, C4<0>, C4<0>;
v0x561b280c64b0_0 .net *"_ivl_0", 0 0, L_0x561b283171b0;  1 drivers
v0x561b280c65b0_0 .net *"_ivl_2", 0 0, L_0x561b28317220;  1 drivers
v0x561b280c6690_0 .net *"_ivl_4", 0 0, L_0x561b283172c0;  1 drivers
v0x561b280c6780_0 .net "a", 0 0, L_0x561b28317b90;  1 drivers
v0x561b280c6840_0 .net "b", 0 0, L_0x561b28318440;  1 drivers
v0x561b280c6950_0 .net "out", 0 0, L_0x561b283173b0;  1 drivers
v0x561b280c6a10_0 .net "sel", 0 0, v0x561b28258280_0;  alias, 1 drivers
S_0x561b280c7810 .scope module, "mem" "memory" 13 31, 12 1 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "data";
    .port_info 6 /OUTPUT 8 "out";
L_0x561b28332b10 .functor AND 1, v0x561b28258320_0, L_0x561b283329e0, C4<1>, C4<1>;
L_0x561b28332cc0 .functor AND 1, v0x561b28258280_0, L_0x561b28332bd0, C4<1>, C4<1>;
L_0x561b2833e750 .functor AND 1, v0x561b28258320_0, L_0x561b2833e660, C4<1>, C4<1>;
L_0x561b2833e900 .functor AND 1, v0x561b28258280_0, L_0x561b2833e810, C4<1>, C4<1>;
L_0x561b2834a0e0 .functor AND 1, v0x561b28258320_0, L_0x561b28349ff0, C4<1>, C4<1>;
L_0x561b2834a290 .functor AND 1, v0x561b28258280_0, L_0x561b2834a1a0, C4<1>, C4<1>;
L_0x561b28355fd0 .functor AND 1, v0x561b28258320_0, L_0x561b28355ee0, C4<1>, C4<1>;
L_0x561b283561d0 .functor AND 1, v0x561b28258280_0, L_0x561b28356090, C4<1>, C4<1>;
L_0x561b28361f50 .functor AND 1, v0x561b28258320_0, L_0x561b28361e60, C4<1>, C4<1>;
L_0x561b28362160 .functor AND 1, v0x561b28258280_0, L_0x561b28362010, C4<1>, C4<1>;
L_0x561b2836e660 .functor AND 1, v0x561b28258320_0, L_0x561b2836e570, C4<1>, C4<1>;
L_0x561b2836e880 .functor AND 1, v0x561b28258280_0, L_0x561b2836e720, C4<1>, C4<1>;
L_0x561b27f98b00 .functor AND 1, v0x561b28258320_0, L_0x561b2837a490, C4<1>, C4<1>;
L_0x561b2836e810 .functor AND 1, v0x561b28258280_0, L_0x561b2837a740, C4<1>, C4<1>;
L_0x561b28386590 .functor AND 1, v0x561b28258320_0, L_0x561b283864a0, C4<1>, C4<1>;
L_0x561b283867d0 .functor AND 1, v0x561b28258280_0, L_0x561b28386650, C4<1>, C4<1>;
L_0x561b283925a0 .functor AND 1, v0x561b28258320_0, L_0x561b283924b0, C4<1>, C4<1>;
L_0x561b283927f0 .functor AND 1, v0x561b28258280_0, L_0x561b28392660, C4<1>, C4<1>;
L_0x7fcde05816e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b2821e790_0 .net/2u *"_ivl_0", 7 0, L_0x7fcde05816e8;  1 drivers
L_0x7fcde0582db0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x561b2821e890_0 .net/2u *"_ivl_102", 7 0, L_0x7fcde0582db0;  1 drivers
v0x561b2821e970_0 .net *"_ivl_104", 0 0, L_0x561b28392660;  1 drivers
L_0x7fcde05819b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b2821ea10_0 .net/2u *"_ivl_12", 7 0, L_0x7fcde05819b8;  1 drivers
v0x561b2821eaf0_0 .net *"_ivl_14", 0 0, L_0x561b2833e660;  1 drivers
L_0x7fcde0581a00 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b2821ec00_0 .net/2u *"_ivl_18", 7 0, L_0x7fcde0581a00;  1 drivers
v0x561b2821ece0_0 .net *"_ivl_2", 0 0, L_0x561b283329e0;  1 drivers
v0x561b2821eda0_0 .net *"_ivl_20", 0 0, L_0x561b2833e810;  1 drivers
L_0x7fcde0581c88 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x561b2821ee60_0 .net/2u *"_ivl_24", 7 0, L_0x7fcde0581c88;  1 drivers
v0x561b2821ef40_0 .net *"_ivl_26", 0 0, L_0x561b28349ff0;  1 drivers
L_0x7fcde0581cd0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x561b2821f000_0 .net/2u *"_ivl_30", 7 0, L_0x7fcde0581cd0;  1 drivers
v0x561b2821f0e0_0 .net *"_ivl_32", 0 0, L_0x561b2834a1a0;  1 drivers
L_0x7fcde0581f58 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x561b2821f1a0_0 .net/2u *"_ivl_36", 7 0, L_0x7fcde0581f58;  1 drivers
v0x561b2821f280_0 .net *"_ivl_38", 0 0, L_0x561b28355ee0;  1 drivers
L_0x7fcde0581fa0 .functor BUFT 1, C4<00000011>, C4<0>, C4<0>, C4<0>;
v0x561b2821f340_0 .net/2u *"_ivl_42", 7 0, L_0x7fcde0581fa0;  1 drivers
v0x561b2821f420_0 .net *"_ivl_44", 0 0, L_0x561b28356090;  1 drivers
L_0x7fcde0582228 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x561b2821f4e0_0 .net/2u *"_ivl_48", 7 0, L_0x7fcde0582228;  1 drivers
v0x561b2821f6d0_0 .net *"_ivl_50", 0 0, L_0x561b28361e60;  1 drivers
L_0x7fcde0582270 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x561b2821f790_0 .net/2u *"_ivl_54", 7 0, L_0x7fcde0582270;  1 drivers
v0x561b2821f870_0 .net *"_ivl_56", 0 0, L_0x561b28362010;  1 drivers
L_0x7fcde0581730 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b2821f930_0 .net/2u *"_ivl_6", 7 0, L_0x7fcde0581730;  1 drivers
L_0x7fcde05824f8 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x561b2821fa10_0 .net/2u *"_ivl_60", 7 0, L_0x7fcde05824f8;  1 drivers
v0x561b2821faf0_0 .net *"_ivl_62", 0 0, L_0x561b2836e570;  1 drivers
L_0x7fcde0582540 .functor BUFT 1, C4<00000101>, C4<0>, C4<0>, C4<0>;
v0x561b2821fbb0_0 .net/2u *"_ivl_66", 7 0, L_0x7fcde0582540;  1 drivers
v0x561b2821fc90_0 .net *"_ivl_68", 0 0, L_0x561b2836e720;  1 drivers
L_0x7fcde05827c8 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x561b2821fd50_0 .net/2u *"_ivl_72", 7 0, L_0x7fcde05827c8;  1 drivers
v0x561b2821fe30_0 .net *"_ivl_74", 0 0, L_0x561b2837a490;  1 drivers
L_0x7fcde0582810 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x561b2821fef0_0 .net/2u *"_ivl_78", 7 0, L_0x7fcde0582810;  1 drivers
v0x561b2821ffd0_0 .net *"_ivl_8", 0 0, L_0x561b28332bd0;  1 drivers
v0x561b28220090_0 .net *"_ivl_80", 0 0, L_0x561b2837a740;  1 drivers
L_0x7fcde0582a98 .functor BUFT 1, C4<00000111>, C4<0>, C4<0>, C4<0>;
v0x561b28220150_0 .net/2u *"_ivl_84", 7 0, L_0x7fcde0582a98;  1 drivers
v0x561b28220230_0 .net *"_ivl_86", 0 0, L_0x561b283864a0;  1 drivers
L_0x7fcde0582ae0 .functor BUFT 1, C4<00000111>, C4<0>, C4<0>, C4<0>;
v0x561b282202f0_0 .net/2u *"_ivl_90", 7 0, L_0x7fcde0582ae0;  1 drivers
v0x561b282205e0_0 .net *"_ivl_92", 0 0, L_0x561b28386650;  1 drivers
L_0x7fcde0582d68 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v0x561b282206a0_0 .net/2u *"_ivl_96", 7 0, L_0x7fcde0582d68;  1 drivers
v0x561b28220780_0 .net *"_ivl_98", 0 0, L_0x561b283924b0;  1 drivers
v0x561b28220840_0 .net "address", 7 0, L_0x561b2831b910;  alias, 1 drivers
v0x561b28220920_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282209c0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28220a80_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28220b40_0 .net "read_enable", 0 0, v0x561b28258280_0;  alias, 1 drivers
v0x561b28220be0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28220c80_0 .net "write_enable", 0 0, v0x561b28258320_0;  alias, 1 drivers
L_0x561b283329e0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde05816e8;
L_0x561b28332bd0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581730;
L_0x561b2833e660 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde05819b8;
L_0x561b2833e810 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581a00;
L_0x561b28349ff0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581c88;
L_0x561b2834a1a0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581cd0;
L_0x561b28355ee0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581f58;
L_0x561b28356090 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0581fa0;
L_0x561b28361e60 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582228;
L_0x561b28362010 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582270;
L_0x561b2836e570 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde05824f8;
L_0x561b2836e720 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582540;
L_0x561b2837a490 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde05827c8;
L_0x561b2837a740 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582810;
L_0x561b283864a0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582a98;
L_0x561b28386650 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582ae0;
L_0x561b283924b0 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582d68;
L_0x561b28392660 .cmp/eq 8, L_0x561b2831b910, L_0x7fcde0582db0;
S_0x561b280c7a50 .scope module, "mem0" "byte_register" 12 3, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b280e9d40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e9e00_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b280e9ec0_0 .net "enable_in", 0 0, L_0x561b28332b10;  1 drivers
v0x561b280ea070_0 .net "enable_out", 0 0, L_0x561b28332cc0;  1 drivers
v0x561b280ea220_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b280ea2c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28331e60 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28331f50 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28332040 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28332130 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28332220 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28332310 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28332440 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28332530 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28332670_0_0 .concat [ 1 1 1 1], L_0x561b28326e30, L_0x561b28328350, L_0x561b283298e0, L_0x561b2832ae70;
LS_0x561b28332670_0_4 .concat [ 1 1 1 1], L_0x561b2832c610, L_0x561b2832dba0, L_0x561b2832f130, L_0x561b283306c0;
L_0x561b28332670 .concat [ 4 4 0 0], LS_0x561b28332670_0_0, LS_0x561b28332670_0_4;
S_0x561b280c7d10 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28328030 .functor AND 1, L_0x561b28332b10, L_0x561b28331e60, C4<1>, C4<1>;
L_0x561b283280a0 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b28328110 .functor AND 1, L_0x561b283280a0, L_0x561b283278e0, C4<1>, C4<1>;
L_0x561b283281d0 .functor OR 1, L_0x561b28328030, L_0x561b28328110, C4<0>, C4<0>;
o0x7fcde06045c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280cb7f0_0 name=_ivl_0
v0x561b280cb8f0_0 .net *"_ivl_4", 0 0, L_0x561b28328030;  1 drivers
v0x561b280cb9d0_0 .net *"_ivl_6", 0 0, L_0x561b283280a0;  1 drivers
v0x561b280cba90_0 .net *"_ivl_8", 0 0, L_0x561b28328110;  1 drivers
v0x561b280cbb70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280cbc60_0 .net "data", 0 0, L_0x561b28331e60;  1 drivers
v0x561b280cbd20_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280cbde0_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280cbea0_0 .net "out", 0 0, L_0x561b28326e30;  1 drivers
v0x561b280cbff0_0 .net "q", 0 0, L_0x561b283278e0;  1 drivers
v0x561b280cc090_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28326e30 .functor MUXZ 1, o0x7fcde06045c8, L_0x561b283278e0, L_0x561b28332cc0, C4<>;
S_0x561b280c8010 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280c7d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283276f0 .functor NOT 1, L_0x561b283281d0, C4<0>, C4<0>, C4<0>;
L_0x561b28327fc0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280cb120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cb1e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280cb2a0_0 .net "d", 0 0, L_0x561b283281d0;  1 drivers
v0x561b280cb340_0 .net "master_q", 0 0, L_0x561b283270d0;  1 drivers
v0x561b280cb3e0_0 .net "master_q_bar", 0 0, L_0x561b283272b0;  1 drivers
L_0x7fcde05814a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280cb4d0_0 .net "preset", 0 0, L_0x7fcde05814a8;  1 drivers
v0x561b280cb600_0 .net "q", 0 0, L_0x561b283278e0;  alias, 1 drivers
v0x561b280cb6a0_0 .net "q_bar", 0 0, L_0x561b28327b00;  1 drivers
S_0x561b280c82f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280c8010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28327370 .functor AND 1, L_0x561b283281d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28327430 .functor NOT 1, L_0x561b28327370, C4<0>, C4<0>, C4<0>;
L_0x561b28327540 .functor AND 1, L_0x561b283276f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283275b0 .functor NOT 1, L_0x561b28327540, C4<0>, C4<0>, C4<0>;
v0x561b280c9280_0 .net *"_ivl_0", 0 0, L_0x561b28327370;  1 drivers
v0x561b280c9380_0 .net *"_ivl_4", 0 0, L_0x561b28327540;  1 drivers
v0x561b280c9460_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280c9500_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280c95a0_0 .net "preset", 0 0, L_0x7fcde05814a8;  alias, 1 drivers
v0x561b280c9640_0 .net "q", 0 0, L_0x561b283270d0;  alias, 1 drivers
v0x561b280c96e0_0 .net "q_bar", 0 0, L_0x561b283272b0;  alias, 1 drivers
v0x561b280c97b0_0 .net "reset", 0 0, L_0x561b283276f0;  1 drivers
v0x561b280c9850_0 .net "set", 0 0, L_0x561b283281d0;  alias, 1 drivers
S_0x561b280c85e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280c82f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28326f60 .functor AND 1, L_0x561b28327430, L_0x7fcde05814a8, C4<1>, C4<1>;
L_0x561b28326fd0 .functor AND 1, L_0x561b28326f60, L_0x561b283272b0, C4<1>, C4<1>;
L_0x561b283270d0 .functor NOT 1, L_0x561b28326fd0, C4<0>, C4<0>, C4<0>;
L_0x561b283271d0 .functor AND 1, L_0x561b283275b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28327240 .functor AND 1, L_0x561b283271d0, L_0x561b283270d0, C4<1>, C4<1>;
L_0x561b283272b0 .functor NOT 1, L_0x561b28327240, C4<0>, C4<0>, C4<0>;
v0x561b280c88c0_0 .net *"_ivl_0", 0 0, L_0x561b28326f60;  1 drivers
v0x561b280c89c0_0 .net *"_ivl_2", 0 0, L_0x561b28326fd0;  1 drivers
v0x561b280c8aa0_0 .net *"_ivl_6", 0 0, L_0x561b283271d0;  1 drivers
v0x561b280c8b60_0 .net *"_ivl_8", 0 0, L_0x561b28327240;  1 drivers
v0x561b280c8c40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280c8d30_0 .net "preset", 0 0, L_0x7fcde05814a8;  alias, 1 drivers
v0x561b280c8df0_0 .net "q", 0 0, L_0x561b283270d0;  alias, 1 drivers
v0x561b280c8eb0_0 .net "q_bar", 0 0, L_0x561b283272b0;  alias, 1 drivers
v0x561b280c8f70_0 .net "reset", 0 0, L_0x561b283275b0;  1 drivers
v0x561b280c90c0_0 .net "set", 0 0, L_0x561b28327430;  1 drivers
S_0x561b280c9a20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280c8010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28327c40 .functor AND 1, L_0x561b283270d0, L_0x561b28327fc0, C4<1>, C4<1>;
L_0x561b28327cb0 .functor NOT 1, L_0x561b28327c40, C4<0>, C4<0>, C4<0>;
L_0x561b28327dc0 .functor AND 1, L_0x561b283272b0, L_0x561b28327fc0, C4<1>, C4<1>;
L_0x561b28327e80 .functor NOT 1, L_0x561b28327dc0, C4<0>, C4<0>, C4<0>;
v0x561b280ca960_0 .net *"_ivl_0", 0 0, L_0x561b28327c40;  1 drivers
v0x561b280caa60_0 .net *"_ivl_4", 0 0, L_0x561b28327dc0;  1 drivers
v0x561b280cab40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cabe0_0 .net "enable", 0 0, L_0x561b28327fc0;  1 drivers
v0x561b280cac80_0 .net "preset", 0 0, L_0x7fcde05814a8;  alias, 1 drivers
v0x561b280cad20_0 .net "q", 0 0, L_0x561b283278e0;  alias, 1 drivers
v0x561b280cadc0_0 .net "q_bar", 0 0, L_0x561b28327b00;  alias, 1 drivers
v0x561b280cae60_0 .net "reset", 0 0, L_0x561b283272b0;  alias, 1 drivers
v0x561b280caf50_0 .net "set", 0 0, L_0x561b283270d0;  alias, 1 drivers
S_0x561b280c9c80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280c9a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283277b0 .functor AND 1, L_0x561b28327cb0, L_0x7fcde05814a8, C4<1>, C4<1>;
L_0x561b28327820 .functor AND 1, L_0x561b283277b0, L_0x561b28327b00, C4<1>, C4<1>;
L_0x561b283278e0 .functor NOT 1, L_0x561b28327820, C4<0>, C4<0>, C4<0>;
L_0x561b283279a0 .functor AND 1, L_0x561b28327e80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28327a40 .functor AND 1, L_0x561b283279a0, L_0x561b283278e0, C4<1>, C4<1>;
L_0x561b28327b00 .functor NOT 1, L_0x561b28327a40, C4<0>, C4<0>, C4<0>;
v0x561b280c9f40_0 .net *"_ivl_0", 0 0, L_0x561b283277b0;  1 drivers
v0x561b280ca040_0 .net *"_ivl_2", 0 0, L_0x561b28327820;  1 drivers
v0x561b280ca120_0 .net *"_ivl_6", 0 0, L_0x561b283279a0;  1 drivers
v0x561b280ca210_0 .net *"_ivl_8", 0 0, L_0x561b28327a40;  1 drivers
v0x561b280ca2f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ca3e0_0 .net "preset", 0 0, L_0x7fcde05814a8;  alias, 1 drivers
v0x561b280ca4d0_0 .net "q", 0 0, L_0x561b283278e0;  alias, 1 drivers
v0x561b280ca590_0 .net "q_bar", 0 0, L_0x561b28327b00;  alias, 1 drivers
v0x561b280ca650_0 .net "reset", 0 0, L_0x561b28327e80;  1 drivers
v0x561b280ca7a0_0 .net "set", 0 0, L_0x561b28327cb0;  1 drivers
S_0x561b280cc1f0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283295c0 .functor AND 1, L_0x561b28332b10, L_0x561b28331f50, C4<1>, C4<1>;
L_0x561b28329630 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b283296a0 .functor AND 1, L_0x561b28329630, L_0x561b28328e70, C4<1>, C4<1>;
L_0x561b28329760 .functor OR 1, L_0x561b283295c0, L_0x561b283296a0, C4<0>, C4<0>;
o0x7fcde06052e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280cfbf0_0 name=_ivl_0
v0x561b280cfcf0_0 .net *"_ivl_4", 0 0, L_0x561b283295c0;  1 drivers
v0x561b280cfdd0_0 .net *"_ivl_6", 0 0, L_0x561b28329630;  1 drivers
v0x561b280cfe90_0 .net *"_ivl_8", 0 0, L_0x561b283296a0;  1 drivers
v0x561b280cff70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d0060_0 .net "data", 0 0, L_0x561b28331f50;  1 drivers
v0x561b280d0120_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280d01c0_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280d0260_0 .net "out", 0 0, L_0x561b28328350;  1 drivers
v0x561b280d0390_0 .net "q", 0 0, L_0x561b28328e70;  1 drivers
v0x561b280d0430_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28328350 .functor MUXZ 1, o0x7fcde06052e8, L_0x561b28328e70, L_0x561b28332cc0, C4<>;
S_0x561b280cc460 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280cc1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28328c80 .functor NOT 1, L_0x561b28329760, C4<0>, C4<0>, C4<0>;
L_0x561b28329550 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280cf520_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cf5e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280cf6a0_0 .net "d", 0 0, L_0x561b28329760;  1 drivers
v0x561b280cf740_0 .net "master_q", 0 0, L_0x561b283285f0;  1 drivers
v0x561b280cf7e0_0 .net "master_q_bar", 0 0, L_0x561b28328800;  1 drivers
L_0x7fcde05814f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280cf8d0_0 .net "preset", 0 0, L_0x7fcde05814f0;  1 drivers
v0x561b280cfa00_0 .net "q", 0 0, L_0x561b28328e70;  alias, 1 drivers
v0x561b280cfaa0_0 .net "q_bar", 0 0, L_0x561b28329090;  1 drivers
S_0x561b280cc720 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280cc460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28328900 .functor AND 1, L_0x561b28329760, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283289c0 .functor NOT 1, L_0x561b28328900, C4<0>, C4<0>, C4<0>;
L_0x561b28328ad0 .functor AND 1, L_0x561b28328c80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28328b40 .functor NOT 1, L_0x561b28328ad0, C4<0>, C4<0>, C4<0>;
v0x561b280cd6b0_0 .net *"_ivl_0", 0 0, L_0x561b28328900;  1 drivers
v0x561b280cd7b0_0 .net *"_ivl_4", 0 0, L_0x561b28328ad0;  1 drivers
v0x561b280cd890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cd930_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280cd9d0_0 .net "preset", 0 0, L_0x7fcde05814f0;  alias, 1 drivers
v0x561b280cda70_0 .net "q", 0 0, L_0x561b283285f0;  alias, 1 drivers
v0x561b280cdb10_0 .net "q_bar", 0 0, L_0x561b28328800;  alias, 1 drivers
v0x561b280cdbb0_0 .net "reset", 0 0, L_0x561b28328c80;  1 drivers
v0x561b280cdc50_0 .net "set", 0 0, L_0x561b28329760;  alias, 1 drivers
S_0x561b280cca10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280cc720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28328480 .functor AND 1, L_0x561b283289c0, L_0x7fcde05814f0, C4<1>, C4<1>;
L_0x561b283284f0 .functor AND 1, L_0x561b28328480, L_0x561b28328800, C4<1>, C4<1>;
L_0x561b283285f0 .functor NOT 1, L_0x561b283284f0, C4<0>, C4<0>, C4<0>;
L_0x561b283286f0 .functor AND 1, L_0x561b28328b40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28328790 .functor AND 1, L_0x561b283286f0, L_0x561b283285f0, C4<1>, C4<1>;
L_0x561b28328800 .functor NOT 1, L_0x561b28328790, C4<0>, C4<0>, C4<0>;
v0x561b280cccf0_0 .net *"_ivl_0", 0 0, L_0x561b28328480;  1 drivers
v0x561b280ccdf0_0 .net *"_ivl_2", 0 0, L_0x561b283284f0;  1 drivers
v0x561b280cced0_0 .net *"_ivl_6", 0 0, L_0x561b283286f0;  1 drivers
v0x561b280ccf90_0 .net *"_ivl_8", 0 0, L_0x561b28328790;  1 drivers
v0x561b280cd070_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cd160_0 .net "preset", 0 0, L_0x7fcde05814f0;  alias, 1 drivers
v0x561b280cd220_0 .net "q", 0 0, L_0x561b283285f0;  alias, 1 drivers
v0x561b280cd2e0_0 .net "q_bar", 0 0, L_0x561b28328800;  alias, 1 drivers
v0x561b280cd3a0_0 .net "reset", 0 0, L_0x561b28328b40;  1 drivers
v0x561b280cd4f0_0 .net "set", 0 0, L_0x561b283289c0;  1 drivers
S_0x561b280cde20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280cc460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283291d0 .functor AND 1, L_0x561b283285f0, L_0x561b28329550, C4<1>, C4<1>;
L_0x561b28329240 .functor NOT 1, L_0x561b283291d0, C4<0>, C4<0>, C4<0>;
L_0x561b28329350 .functor AND 1, L_0x561b28328800, L_0x561b28329550, C4<1>, C4<1>;
L_0x561b28329410 .functor NOT 1, L_0x561b28329350, C4<0>, C4<0>, C4<0>;
v0x561b280ced60_0 .net *"_ivl_0", 0 0, L_0x561b283291d0;  1 drivers
v0x561b280cee60_0 .net *"_ivl_4", 0 0, L_0x561b28329350;  1 drivers
v0x561b280cef40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280cefe0_0 .net "enable", 0 0, L_0x561b28329550;  1 drivers
v0x561b280cf080_0 .net "preset", 0 0, L_0x7fcde05814f0;  alias, 1 drivers
v0x561b280cf120_0 .net "q", 0 0, L_0x561b28328e70;  alias, 1 drivers
v0x561b280cf1c0_0 .net "q_bar", 0 0, L_0x561b28329090;  alias, 1 drivers
v0x561b280cf260_0 .net "reset", 0 0, L_0x561b28328800;  alias, 1 drivers
v0x561b280cf350_0 .net "set", 0 0, L_0x561b283285f0;  alias, 1 drivers
S_0x561b280ce080 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280cde20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28328d40 .functor AND 1, L_0x561b28329240, L_0x7fcde05814f0, C4<1>, C4<1>;
L_0x561b28328db0 .functor AND 1, L_0x561b28328d40, L_0x561b28329090, C4<1>, C4<1>;
L_0x561b28328e70 .functor NOT 1, L_0x561b28328db0, C4<0>, C4<0>, C4<0>;
L_0x561b28328f30 .functor AND 1, L_0x561b28329410, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28328fd0 .functor AND 1, L_0x561b28328f30, L_0x561b28328e70, C4<1>, C4<1>;
L_0x561b28329090 .functor NOT 1, L_0x561b28328fd0, C4<0>, C4<0>, C4<0>;
v0x561b280ce340_0 .net *"_ivl_0", 0 0, L_0x561b28328d40;  1 drivers
v0x561b280ce440_0 .net *"_ivl_2", 0 0, L_0x561b28328db0;  1 drivers
v0x561b280ce520_0 .net *"_ivl_6", 0 0, L_0x561b28328f30;  1 drivers
v0x561b280ce610_0 .net *"_ivl_8", 0 0, L_0x561b28328fd0;  1 drivers
v0x561b280ce6f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ce7e0_0 .net "preset", 0 0, L_0x7fcde05814f0;  alias, 1 drivers
v0x561b280ce8d0_0 .net "q", 0 0, L_0x561b28328e70;  alias, 1 drivers
v0x561b280ce990_0 .net "q_bar", 0 0, L_0x561b28329090;  alias, 1 drivers
v0x561b280cea50_0 .net "reset", 0 0, L_0x561b28329410;  1 drivers
v0x561b280ceba0_0 .net "set", 0 0, L_0x561b28329240;  1 drivers
S_0x561b280d0570 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2832ab50 .functor AND 1, L_0x561b28332b10, L_0x561b28332040, C4<1>, C4<1>;
L_0x561b2832abc0 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b2832ac30 .functor AND 1, L_0x561b2832abc0, L_0x561b2832a400, C4<1>, C4<1>;
L_0x561b2832acf0 .functor OR 1, L_0x561b2832ab50, L_0x561b2832ac30, C4<0>, C4<0>;
o0x7fcde0605fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280d3fe0_0 name=_ivl_0
v0x561b280d40e0_0 .net *"_ivl_4", 0 0, L_0x561b2832ab50;  1 drivers
v0x561b280d41c0_0 .net *"_ivl_6", 0 0, L_0x561b2832abc0;  1 drivers
v0x561b280d4280_0 .net *"_ivl_8", 0 0, L_0x561b2832ac30;  1 drivers
v0x561b280d4360_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d4450_0 .net "data", 0 0, L_0x561b28332040;  1 drivers
v0x561b280d4510_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280d4600_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280d46f0_0 .net "out", 0 0, L_0x561b283298e0;  1 drivers
v0x561b280d4840_0 .net "q", 0 0, L_0x561b2832a400;  1 drivers
v0x561b280d48e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283298e0 .functor MUXZ 1, o0x7fcde0605fa8, L_0x561b2832a400, L_0x561b28332cc0, C4<>;
S_0x561b280d07c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832a210 .functor NOT 1, L_0x561b2832acf0, C4<0>, C4<0>, C4<0>;
L_0x561b2832aae0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280d3910_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d39d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d3a90_0 .net "d", 0 0, L_0x561b2832acf0;  1 drivers
v0x561b280d3b30_0 .net "master_q", 0 0, L_0x561b28329b80;  1 drivers
v0x561b280d3bd0_0 .net "master_q_bar", 0 0, L_0x561b28329d90;  1 drivers
L_0x7fcde0581538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280d3cc0_0 .net "preset", 0 0, L_0x7fcde0581538;  1 drivers
v0x561b280d3df0_0 .net "q", 0 0, L_0x561b2832a400;  alias, 1 drivers
v0x561b280d3e90_0 .net "q_bar", 0 0, L_0x561b2832a620;  1 drivers
S_0x561b280d0a80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280d07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28329e90 .functor AND 1, L_0x561b2832acf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28329f50 .functor NOT 1, L_0x561b28329e90, C4<0>, C4<0>, C4<0>;
L_0x561b2832a060 .functor AND 1, L_0x561b2832a210, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832a0d0 .functor NOT 1, L_0x561b2832a060, C4<0>, C4<0>, C4<0>;
v0x561b280d1a40_0 .net *"_ivl_0", 0 0, L_0x561b28329e90;  1 drivers
v0x561b280d1b40_0 .net *"_ivl_4", 0 0, L_0x561b2832a060;  1 drivers
v0x561b280d1c20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d1cc0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d1d60_0 .net "preset", 0 0, L_0x7fcde0581538;  alias, 1 drivers
v0x561b280d1e00_0 .net "q", 0 0, L_0x561b28329b80;  alias, 1 drivers
v0x561b280d1ed0_0 .net "q_bar", 0 0, L_0x561b28329d90;  alias, 1 drivers
v0x561b280d1fa0_0 .net "reset", 0 0, L_0x561b2832a210;  1 drivers
v0x561b280d2040_0 .net "set", 0 0, L_0x561b2832acf0;  alias, 1 drivers
S_0x561b280d0d70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280d0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28329a10 .functor AND 1, L_0x561b28329f50, L_0x7fcde0581538, C4<1>, C4<1>;
L_0x561b28329a80 .functor AND 1, L_0x561b28329a10, L_0x561b28329d90, C4<1>, C4<1>;
L_0x561b28329b80 .functor NOT 1, L_0x561b28329a80, C4<0>, C4<0>, C4<0>;
L_0x561b28329c80 .functor AND 1, L_0x561b2832a0d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28329d20 .functor AND 1, L_0x561b28329c80, L_0x561b28329b80, C4<1>, C4<1>;
L_0x561b28329d90 .functor NOT 1, L_0x561b28329d20, C4<0>, C4<0>, C4<0>;
v0x561b280d1050_0 .net *"_ivl_0", 0 0, L_0x561b28329a10;  1 drivers
v0x561b280d1150_0 .net *"_ivl_2", 0 0, L_0x561b28329a80;  1 drivers
v0x561b280d1230_0 .net *"_ivl_6", 0 0, L_0x561b28329c80;  1 drivers
v0x561b280d1320_0 .net *"_ivl_8", 0 0, L_0x561b28329d20;  1 drivers
v0x561b280d1400_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d14f0_0 .net "preset", 0 0, L_0x7fcde0581538;  alias, 1 drivers
v0x561b280d15b0_0 .net "q", 0 0, L_0x561b28329b80;  alias, 1 drivers
v0x561b280d1670_0 .net "q_bar", 0 0, L_0x561b28329d90;  alias, 1 drivers
v0x561b280d1730_0 .net "reset", 0 0, L_0x561b2832a0d0;  1 drivers
v0x561b280d1880_0 .net "set", 0 0, L_0x561b28329f50;  1 drivers
S_0x561b280d2210 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280d07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832a760 .functor AND 1, L_0x561b28329b80, L_0x561b2832aae0, C4<1>, C4<1>;
L_0x561b2832a7d0 .functor NOT 1, L_0x561b2832a760, C4<0>, C4<0>, C4<0>;
L_0x561b2832a8e0 .functor AND 1, L_0x561b28329d90, L_0x561b2832aae0, C4<1>, C4<1>;
L_0x561b2832a9a0 .functor NOT 1, L_0x561b2832a8e0, C4<0>, C4<0>, C4<0>;
v0x561b280d3150_0 .net *"_ivl_0", 0 0, L_0x561b2832a760;  1 drivers
v0x561b280d3250_0 .net *"_ivl_4", 0 0, L_0x561b2832a8e0;  1 drivers
v0x561b280d3330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d33d0_0 .net "enable", 0 0, L_0x561b2832aae0;  1 drivers
v0x561b280d3470_0 .net "preset", 0 0, L_0x7fcde0581538;  alias, 1 drivers
v0x561b280d3510_0 .net "q", 0 0, L_0x561b2832a400;  alias, 1 drivers
v0x561b280d35b0_0 .net "q_bar", 0 0, L_0x561b2832a620;  alias, 1 drivers
v0x561b280d3650_0 .net "reset", 0 0, L_0x561b28329d90;  alias, 1 drivers
v0x561b280d3740_0 .net "set", 0 0, L_0x561b28329b80;  alias, 1 drivers
S_0x561b280d2470 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280d2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832a2d0 .functor AND 1, L_0x561b2832a7d0, L_0x7fcde0581538, C4<1>, C4<1>;
L_0x561b2832a340 .functor AND 1, L_0x561b2832a2d0, L_0x561b2832a620, C4<1>, C4<1>;
L_0x561b2832a400 .functor NOT 1, L_0x561b2832a340, C4<0>, C4<0>, C4<0>;
L_0x561b2832a4c0 .functor AND 1, L_0x561b2832a9a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832a560 .functor AND 1, L_0x561b2832a4c0, L_0x561b2832a400, C4<1>, C4<1>;
L_0x561b2832a620 .functor NOT 1, L_0x561b2832a560, C4<0>, C4<0>, C4<0>;
v0x561b280d2730_0 .net *"_ivl_0", 0 0, L_0x561b2832a2d0;  1 drivers
v0x561b280d2830_0 .net *"_ivl_2", 0 0, L_0x561b2832a340;  1 drivers
v0x561b280d2910_0 .net *"_ivl_6", 0 0, L_0x561b2832a4c0;  1 drivers
v0x561b280d2a00_0 .net *"_ivl_8", 0 0, L_0x561b2832a560;  1 drivers
v0x561b280d2ae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d2bd0_0 .net "preset", 0 0, L_0x7fcde0581538;  alias, 1 drivers
v0x561b280d2cc0_0 .net "q", 0 0, L_0x561b2832a400;  alias, 1 drivers
v0x561b280d2d80_0 .net "q_bar", 0 0, L_0x561b2832a620;  alias, 1 drivers
v0x561b280d2e40_0 .net "reset", 0 0, L_0x561b2832a9a0;  1 drivers
v0x561b280d2f90_0 .net "set", 0 0, L_0x561b2832a7d0;  1 drivers
S_0x561b280d4a40 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2832c0e0 .functor AND 1, L_0x561b28332b10, L_0x561b28332130, C4<1>, C4<1>;
L_0x561b2832c150 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b2832c3d0 .functor AND 1, L_0x561b2832c150, L_0x561b2832b990, C4<1>, C4<1>;
L_0x561b2832c490 .functor OR 1, L_0x561b2832c0e0, L_0x561b2832c3d0, C4<0>, C4<0>;
o0x7fcde0606c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280d8410_0 name=_ivl_0
v0x561b280d8510_0 .net *"_ivl_4", 0 0, L_0x561b2832c0e0;  1 drivers
v0x561b280d85f0_0 .net *"_ivl_6", 0 0, L_0x561b2832c150;  1 drivers
v0x561b280d86b0_0 .net *"_ivl_8", 0 0, L_0x561b2832c3d0;  1 drivers
v0x561b280d8790_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d8880_0 .net "data", 0 0, L_0x561b28332130;  1 drivers
v0x561b280d8940_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280d89e0_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280d8a80_0 .net "out", 0 0, L_0x561b2832ae70;  1 drivers
v0x561b280d8bd0_0 .net "q", 0 0, L_0x561b2832b990;  1 drivers
v0x561b280d8c70_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2832ae70 .functor MUXZ 1, o0x7fcde0606c68, L_0x561b2832b990, L_0x561b28332cc0, C4<>;
S_0x561b280d4c90 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280d4a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832b7a0 .functor NOT 1, L_0x561b2832c490, C4<0>, C4<0>, C4<0>;
L_0x561b2832c070 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280d7d40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d7e00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d7ec0_0 .net "d", 0 0, L_0x561b2832c490;  1 drivers
v0x561b280d7f60_0 .net "master_q", 0 0, L_0x561b2832b110;  1 drivers
v0x561b280d8000_0 .net "master_q_bar", 0 0, L_0x561b2832b320;  1 drivers
L_0x7fcde0581580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280d80f0_0 .net "preset", 0 0, L_0x7fcde0581580;  1 drivers
v0x561b280d8220_0 .net "q", 0 0, L_0x561b2832b990;  alias, 1 drivers
v0x561b280d82c0_0 .net "q_bar", 0 0, L_0x561b2832bbb0;  1 drivers
S_0x561b280d4f70 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280d4c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832b420 .functor AND 1, L_0x561b2832c490, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832b4e0 .functor NOT 1, L_0x561b2832b420, C4<0>, C4<0>, C4<0>;
L_0x561b2832b5f0 .functor AND 1, L_0x561b2832b7a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832b660 .functor NOT 1, L_0x561b2832b5f0, C4<0>, C4<0>, C4<0>;
v0x561b280d5f00_0 .net *"_ivl_0", 0 0, L_0x561b2832b420;  1 drivers
v0x561b280d6000_0 .net *"_ivl_4", 0 0, L_0x561b2832b5f0;  1 drivers
v0x561b280d60e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d6180_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280d6220_0 .net "preset", 0 0, L_0x7fcde0581580;  alias, 1 drivers
v0x561b280d62c0_0 .net "q", 0 0, L_0x561b2832b110;  alias, 1 drivers
v0x561b280d6360_0 .net "q_bar", 0 0, L_0x561b2832b320;  alias, 1 drivers
v0x561b280d6400_0 .net "reset", 0 0, L_0x561b2832b7a0;  1 drivers
v0x561b280d64a0_0 .net "set", 0 0, L_0x561b2832c490;  alias, 1 drivers
S_0x561b280d5260 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280d4f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832afa0 .functor AND 1, L_0x561b2832b4e0, L_0x7fcde0581580, C4<1>, C4<1>;
L_0x561b2832b010 .functor AND 1, L_0x561b2832afa0, L_0x561b2832b320, C4<1>, C4<1>;
L_0x561b2832b110 .functor NOT 1, L_0x561b2832b010, C4<0>, C4<0>, C4<0>;
L_0x561b2832b210 .functor AND 1, L_0x561b2832b660, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832b2b0 .functor AND 1, L_0x561b2832b210, L_0x561b2832b110, C4<1>, C4<1>;
L_0x561b2832b320 .functor NOT 1, L_0x561b2832b2b0, C4<0>, C4<0>, C4<0>;
v0x561b280d5540_0 .net *"_ivl_0", 0 0, L_0x561b2832afa0;  1 drivers
v0x561b280d5640_0 .net *"_ivl_2", 0 0, L_0x561b2832b010;  1 drivers
v0x561b280d5720_0 .net *"_ivl_6", 0 0, L_0x561b2832b210;  1 drivers
v0x561b280d57e0_0 .net *"_ivl_8", 0 0, L_0x561b2832b2b0;  1 drivers
v0x561b280d58c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d59b0_0 .net "preset", 0 0, L_0x7fcde0581580;  alias, 1 drivers
v0x561b280d5a70_0 .net "q", 0 0, L_0x561b2832b110;  alias, 1 drivers
v0x561b280d5b30_0 .net "q_bar", 0 0, L_0x561b2832b320;  alias, 1 drivers
v0x561b280d5bf0_0 .net "reset", 0 0, L_0x561b2832b660;  1 drivers
v0x561b280d5d40_0 .net "set", 0 0, L_0x561b2832b4e0;  1 drivers
S_0x561b280d6670 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280d4c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832bcf0 .functor AND 1, L_0x561b2832b110, L_0x561b2832c070, C4<1>, C4<1>;
L_0x561b2832bd60 .functor NOT 1, L_0x561b2832bcf0, C4<0>, C4<0>, C4<0>;
L_0x561b2832be70 .functor AND 1, L_0x561b2832b320, L_0x561b2832c070, C4<1>, C4<1>;
L_0x561b2832bf30 .functor NOT 1, L_0x561b2832be70, C4<0>, C4<0>, C4<0>;
v0x561b280d7580_0 .net *"_ivl_0", 0 0, L_0x561b2832bcf0;  1 drivers
v0x561b280d7680_0 .net *"_ivl_4", 0 0, L_0x561b2832be70;  1 drivers
v0x561b280d7760_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d7800_0 .net "enable", 0 0, L_0x561b2832c070;  1 drivers
v0x561b280d78a0_0 .net "preset", 0 0, L_0x7fcde0581580;  alias, 1 drivers
v0x561b280d7940_0 .net "q", 0 0, L_0x561b2832b990;  alias, 1 drivers
v0x561b280d79e0_0 .net "q_bar", 0 0, L_0x561b2832bbb0;  alias, 1 drivers
v0x561b280d7a80_0 .net "reset", 0 0, L_0x561b2832b320;  alias, 1 drivers
v0x561b280d7b70_0 .net "set", 0 0, L_0x561b2832b110;  alias, 1 drivers
S_0x561b280d68d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280d6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832b860 .functor AND 1, L_0x561b2832bd60, L_0x7fcde0581580, C4<1>, C4<1>;
L_0x561b2832b8d0 .functor AND 1, L_0x561b2832b860, L_0x561b2832bbb0, C4<1>, C4<1>;
L_0x561b2832b990 .functor NOT 1, L_0x561b2832b8d0, C4<0>, C4<0>, C4<0>;
L_0x561b2832ba50 .functor AND 1, L_0x561b2832bf30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832baf0 .functor AND 1, L_0x561b2832ba50, L_0x561b2832b990, C4<1>, C4<1>;
L_0x561b2832bbb0 .functor NOT 1, L_0x561b2832baf0, C4<0>, C4<0>, C4<0>;
v0x561b280d6b90_0 .net *"_ivl_0", 0 0, L_0x561b2832b860;  1 drivers
v0x561b280d6c90_0 .net *"_ivl_2", 0 0, L_0x561b2832b8d0;  1 drivers
v0x561b280d6d70_0 .net *"_ivl_6", 0 0, L_0x561b2832ba50;  1 drivers
v0x561b280d6e30_0 .net *"_ivl_8", 0 0, L_0x561b2832baf0;  1 drivers
v0x561b280d6f10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d7000_0 .net "preset", 0 0, L_0x7fcde0581580;  alias, 1 drivers
v0x561b280d70f0_0 .net "q", 0 0, L_0x561b2832b990;  alias, 1 drivers
v0x561b280d71b0_0 .net "q_bar", 0 0, L_0x561b2832bbb0;  alias, 1 drivers
v0x561b280d7270_0 .net "reset", 0 0, L_0x561b2832bf30;  1 drivers
v0x561b280d73c0_0 .net "set", 0 0, L_0x561b2832bd60;  1 drivers
S_0x561b280d8dd0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2832d880 .functor AND 1, L_0x561b28332b10, L_0x561b28332220, C4<1>, C4<1>;
L_0x561b2832d8f0 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b2832d960 .functor AND 1, L_0x561b2832d8f0, L_0x561b2832d130, C4<1>, C4<1>;
L_0x561b2832da20 .functor OR 1, L_0x561b2832d880, L_0x561b2832d960, C4<0>, C4<0>;
o0x7fcde0607928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280dc7f0_0 name=_ivl_0
v0x561b280dc8f0_0 .net *"_ivl_4", 0 0, L_0x561b2832d880;  1 drivers
v0x561b280dc9d0_0 .net *"_ivl_6", 0 0, L_0x561b2832d8f0;  1 drivers
v0x561b280dca90_0 .net *"_ivl_8", 0 0, L_0x561b2832d960;  1 drivers
v0x561b280dcb70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280dcc60_0 .net "data", 0 0, L_0x561b28332220;  1 drivers
v0x561b280dcd20_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280dce50_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280dcf80_0 .net "out", 0 0, L_0x561b2832c610;  1 drivers
v0x561b280dd0d0_0 .net "q", 0 0, L_0x561b2832d130;  1 drivers
v0x561b280dd170_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2832c610 .functor MUXZ 1, o0x7fcde0607928, L_0x561b2832d130, L_0x561b28332cc0, C4<>;
S_0x561b280d9070 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280d8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832cf40 .functor NOT 1, L_0x561b2832da20, C4<0>, C4<0>, C4<0>;
L_0x561b2832d810 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280dc120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280dc1e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280dc2a0_0 .net "d", 0 0, L_0x561b2832da20;  1 drivers
v0x561b280dc340_0 .net "master_q", 0 0, L_0x561b2832c8b0;  1 drivers
v0x561b280dc3e0_0 .net "master_q_bar", 0 0, L_0x561b2832cac0;  1 drivers
L_0x7fcde05815c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280dc4d0_0 .net "preset", 0 0, L_0x7fcde05815c8;  1 drivers
v0x561b280dc600_0 .net "q", 0 0, L_0x561b2832d130;  alias, 1 drivers
v0x561b280dc6a0_0 .net "q_bar", 0 0, L_0x561b2832d350;  1 drivers
S_0x561b280d9350 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280d9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832cbc0 .functor AND 1, L_0x561b2832da20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832cc80 .functor NOT 1, L_0x561b2832cbc0, C4<0>, C4<0>, C4<0>;
L_0x561b2832cd90 .functor AND 1, L_0x561b2832cf40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832ce00 .functor NOT 1, L_0x561b2832cd90, C4<0>, C4<0>, C4<0>;
v0x561b280da2e0_0 .net *"_ivl_0", 0 0, L_0x561b2832cbc0;  1 drivers
v0x561b280da3e0_0 .net *"_ivl_4", 0 0, L_0x561b2832cd90;  1 drivers
v0x561b280da4c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280da560_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280da600_0 .net "preset", 0 0, L_0x7fcde05815c8;  alias, 1 drivers
v0x561b280da6a0_0 .net "q", 0 0, L_0x561b2832c8b0;  alias, 1 drivers
v0x561b280da740_0 .net "q_bar", 0 0, L_0x561b2832cac0;  alias, 1 drivers
v0x561b280da7e0_0 .net "reset", 0 0, L_0x561b2832cf40;  1 drivers
v0x561b280da880_0 .net "set", 0 0, L_0x561b2832da20;  alias, 1 drivers
S_0x561b280d9640 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280d9350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832c740 .functor AND 1, L_0x561b2832cc80, L_0x7fcde05815c8, C4<1>, C4<1>;
L_0x561b2832c7b0 .functor AND 1, L_0x561b2832c740, L_0x561b2832cac0, C4<1>, C4<1>;
L_0x561b2832c8b0 .functor NOT 1, L_0x561b2832c7b0, C4<0>, C4<0>, C4<0>;
L_0x561b2832c9b0 .functor AND 1, L_0x561b2832ce00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832ca50 .functor AND 1, L_0x561b2832c9b0, L_0x561b2832c8b0, C4<1>, C4<1>;
L_0x561b2832cac0 .functor NOT 1, L_0x561b2832ca50, C4<0>, C4<0>, C4<0>;
v0x561b280d9920_0 .net *"_ivl_0", 0 0, L_0x561b2832c740;  1 drivers
v0x561b280d9a20_0 .net *"_ivl_2", 0 0, L_0x561b2832c7b0;  1 drivers
v0x561b280d9b00_0 .net *"_ivl_6", 0 0, L_0x561b2832c9b0;  1 drivers
v0x561b280d9bc0_0 .net *"_ivl_8", 0 0, L_0x561b2832ca50;  1 drivers
v0x561b280d9ca0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280d9d90_0 .net "preset", 0 0, L_0x7fcde05815c8;  alias, 1 drivers
v0x561b280d9e50_0 .net "q", 0 0, L_0x561b2832c8b0;  alias, 1 drivers
v0x561b280d9f10_0 .net "q_bar", 0 0, L_0x561b2832cac0;  alias, 1 drivers
v0x561b280d9fd0_0 .net "reset", 0 0, L_0x561b2832ce00;  1 drivers
v0x561b280da120_0 .net "set", 0 0, L_0x561b2832cc80;  1 drivers
S_0x561b280daa50 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280d9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832d490 .functor AND 1, L_0x561b2832c8b0, L_0x561b2832d810, C4<1>, C4<1>;
L_0x561b2832d500 .functor NOT 1, L_0x561b2832d490, C4<0>, C4<0>, C4<0>;
L_0x561b2832d610 .functor AND 1, L_0x561b2832cac0, L_0x561b2832d810, C4<1>, C4<1>;
L_0x561b2832d6d0 .functor NOT 1, L_0x561b2832d610, C4<0>, C4<0>, C4<0>;
v0x561b280db960_0 .net *"_ivl_0", 0 0, L_0x561b2832d490;  1 drivers
v0x561b280dba60_0 .net *"_ivl_4", 0 0, L_0x561b2832d610;  1 drivers
v0x561b280dbb40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280dbbe0_0 .net "enable", 0 0, L_0x561b2832d810;  1 drivers
v0x561b280dbc80_0 .net "preset", 0 0, L_0x7fcde05815c8;  alias, 1 drivers
v0x561b280dbd20_0 .net "q", 0 0, L_0x561b2832d130;  alias, 1 drivers
v0x561b280dbdc0_0 .net "q_bar", 0 0, L_0x561b2832d350;  alias, 1 drivers
v0x561b280dbe60_0 .net "reset", 0 0, L_0x561b2832cac0;  alias, 1 drivers
v0x561b280dbf50_0 .net "set", 0 0, L_0x561b2832c8b0;  alias, 1 drivers
S_0x561b280dacb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280daa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832d000 .functor AND 1, L_0x561b2832d500, L_0x7fcde05815c8, C4<1>, C4<1>;
L_0x561b2832d070 .functor AND 1, L_0x561b2832d000, L_0x561b2832d350, C4<1>, C4<1>;
L_0x561b2832d130 .functor NOT 1, L_0x561b2832d070, C4<0>, C4<0>, C4<0>;
L_0x561b2832d1f0 .functor AND 1, L_0x561b2832d6d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832d290 .functor AND 1, L_0x561b2832d1f0, L_0x561b2832d130, C4<1>, C4<1>;
L_0x561b2832d350 .functor NOT 1, L_0x561b2832d290, C4<0>, C4<0>, C4<0>;
v0x561b280daf70_0 .net *"_ivl_0", 0 0, L_0x561b2832d000;  1 drivers
v0x561b280db070_0 .net *"_ivl_2", 0 0, L_0x561b2832d070;  1 drivers
v0x561b280db150_0 .net *"_ivl_6", 0 0, L_0x561b2832d1f0;  1 drivers
v0x561b280db210_0 .net *"_ivl_8", 0 0, L_0x561b2832d290;  1 drivers
v0x561b280db2f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280db3e0_0 .net "preset", 0 0, L_0x7fcde05815c8;  alias, 1 drivers
v0x561b280db4d0_0 .net "q", 0 0, L_0x561b2832d130;  alias, 1 drivers
v0x561b280db590_0 .net "q_bar", 0 0, L_0x561b2832d350;  alias, 1 drivers
v0x561b280db650_0 .net "reset", 0 0, L_0x561b2832d6d0;  1 drivers
v0x561b280db7a0_0 .net "set", 0 0, L_0x561b2832d500;  1 drivers
S_0x561b280dd2d0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2832ee10 .functor AND 1, L_0x561b28332b10, L_0x561b28332310, C4<1>, C4<1>;
L_0x561b2832ee80 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b2832eef0 .functor AND 1, L_0x561b2832ee80, L_0x561b2832e6c0, C4<1>, C4<1>;
L_0x561b2832efb0 .functor OR 1, L_0x561b2832ee10, L_0x561b2832eef0, C4<0>, C4<0>;
o0x7fcde06085e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280e0c00_0 name=_ivl_0
v0x561b280e0d00_0 .net *"_ivl_4", 0 0, L_0x561b2832ee10;  1 drivers
v0x561b280e0de0_0 .net *"_ivl_6", 0 0, L_0x561b2832ee80;  1 drivers
v0x561b280e0ea0_0 .net *"_ivl_8", 0 0, L_0x561b2832eef0;  1 drivers
v0x561b280e0f80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e1070_0 .net "data", 0 0, L_0x561b28332310;  1 drivers
v0x561b280e1130_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280e11d0_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280e1270_0 .net "out", 0 0, L_0x561b2832dba0;  1 drivers
v0x561b280e13c0_0 .net "q", 0 0, L_0x561b2832e6c0;  1 drivers
v0x561b280e1460_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2832dba0 .functor MUXZ 1, o0x7fcde06085e8, L_0x561b2832e6c0, L_0x561b28332cc0, C4<>;
S_0x561b280dd520 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280dd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832e4d0 .functor NOT 1, L_0x561b2832efb0, C4<0>, C4<0>, C4<0>;
L_0x561b2832eda0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280e0530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e05f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e06b0_0 .net "d", 0 0, L_0x561b2832efb0;  1 drivers
v0x561b280e0750_0 .net "master_q", 0 0, L_0x561b2832de40;  1 drivers
v0x561b280e07f0_0 .net "master_q_bar", 0 0, L_0x561b2832e050;  1 drivers
L_0x7fcde0581610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280e08e0_0 .net "preset", 0 0, L_0x7fcde0581610;  1 drivers
v0x561b280e0a10_0 .net "q", 0 0, L_0x561b2832e6c0;  alias, 1 drivers
v0x561b280e0ab0_0 .net "q_bar", 0 0, L_0x561b2832e8e0;  1 drivers
S_0x561b280dd7b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280dd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832e150 .functor AND 1, L_0x561b2832efb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832e210 .functor NOT 1, L_0x561b2832e150, C4<0>, C4<0>, C4<0>;
L_0x561b2832e320 .functor AND 1, L_0x561b2832e4d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832e390 .functor NOT 1, L_0x561b2832e320, C4<0>, C4<0>, C4<0>;
v0x561b280de6f0_0 .net *"_ivl_0", 0 0, L_0x561b2832e150;  1 drivers
v0x561b280de7f0_0 .net *"_ivl_4", 0 0, L_0x561b2832e320;  1 drivers
v0x561b280de8d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280de970_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280dea10_0 .net "preset", 0 0, L_0x7fcde0581610;  alias, 1 drivers
v0x561b280deab0_0 .net "q", 0 0, L_0x561b2832de40;  alias, 1 drivers
v0x561b280deb50_0 .net "q_bar", 0 0, L_0x561b2832e050;  alias, 1 drivers
v0x561b280debf0_0 .net "reset", 0 0, L_0x561b2832e4d0;  1 drivers
v0x561b280dec90_0 .net "set", 0 0, L_0x561b2832efb0;  alias, 1 drivers
S_0x561b280dda50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280dd7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832dcd0 .functor AND 1, L_0x561b2832e210, L_0x7fcde0581610, C4<1>, C4<1>;
L_0x561b2832dd40 .functor AND 1, L_0x561b2832dcd0, L_0x561b2832e050, C4<1>, C4<1>;
L_0x561b2832de40 .functor NOT 1, L_0x561b2832dd40, C4<0>, C4<0>, C4<0>;
L_0x561b2832df40 .functor AND 1, L_0x561b2832e390, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832dfe0 .functor AND 1, L_0x561b2832df40, L_0x561b2832de40, C4<1>, C4<1>;
L_0x561b2832e050 .functor NOT 1, L_0x561b2832dfe0, C4<0>, C4<0>, C4<0>;
v0x561b280ddd30_0 .net *"_ivl_0", 0 0, L_0x561b2832dcd0;  1 drivers
v0x561b280dde30_0 .net *"_ivl_2", 0 0, L_0x561b2832dd40;  1 drivers
v0x561b280ddf10_0 .net *"_ivl_6", 0 0, L_0x561b2832df40;  1 drivers
v0x561b280ddfd0_0 .net *"_ivl_8", 0 0, L_0x561b2832dfe0;  1 drivers
v0x561b280de0b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280de1a0_0 .net "preset", 0 0, L_0x7fcde0581610;  alias, 1 drivers
v0x561b280de260_0 .net "q", 0 0, L_0x561b2832de40;  alias, 1 drivers
v0x561b280de320_0 .net "q_bar", 0 0, L_0x561b2832e050;  alias, 1 drivers
v0x561b280de3e0_0 .net "reset", 0 0, L_0x561b2832e390;  1 drivers
v0x561b280de530_0 .net "set", 0 0, L_0x561b2832e210;  1 drivers
S_0x561b280dee60 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280dd520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832ea20 .functor AND 1, L_0x561b2832de40, L_0x561b2832eda0, C4<1>, C4<1>;
L_0x561b2832ea90 .functor NOT 1, L_0x561b2832ea20, C4<0>, C4<0>, C4<0>;
L_0x561b2832eba0 .functor AND 1, L_0x561b2832e050, L_0x561b2832eda0, C4<1>, C4<1>;
L_0x561b2832ec60 .functor NOT 1, L_0x561b2832eba0, C4<0>, C4<0>, C4<0>;
v0x561b280dfd70_0 .net *"_ivl_0", 0 0, L_0x561b2832ea20;  1 drivers
v0x561b280dfe70_0 .net *"_ivl_4", 0 0, L_0x561b2832eba0;  1 drivers
v0x561b280dff50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280dfff0_0 .net "enable", 0 0, L_0x561b2832eda0;  1 drivers
v0x561b280e0090_0 .net "preset", 0 0, L_0x7fcde0581610;  alias, 1 drivers
v0x561b280e0130_0 .net "q", 0 0, L_0x561b2832e6c0;  alias, 1 drivers
v0x561b280e01d0_0 .net "q_bar", 0 0, L_0x561b2832e8e0;  alias, 1 drivers
v0x561b280e0270_0 .net "reset", 0 0, L_0x561b2832e050;  alias, 1 drivers
v0x561b280e0360_0 .net "set", 0 0, L_0x561b2832de40;  alias, 1 drivers
S_0x561b280df0c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280dee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832e590 .functor AND 1, L_0x561b2832ea90, L_0x7fcde0581610, C4<1>, C4<1>;
L_0x561b2832e600 .functor AND 1, L_0x561b2832e590, L_0x561b2832e8e0, C4<1>, C4<1>;
L_0x561b2832e6c0 .functor NOT 1, L_0x561b2832e600, C4<0>, C4<0>, C4<0>;
L_0x561b2832e780 .functor AND 1, L_0x561b2832ec60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832e820 .functor AND 1, L_0x561b2832e780, L_0x561b2832e6c0, C4<1>, C4<1>;
L_0x561b2832e8e0 .functor NOT 1, L_0x561b2832e820, C4<0>, C4<0>, C4<0>;
v0x561b280df380_0 .net *"_ivl_0", 0 0, L_0x561b2832e590;  1 drivers
v0x561b280df480_0 .net *"_ivl_2", 0 0, L_0x561b2832e600;  1 drivers
v0x561b280df560_0 .net *"_ivl_6", 0 0, L_0x561b2832e780;  1 drivers
v0x561b280df620_0 .net *"_ivl_8", 0 0, L_0x561b2832e820;  1 drivers
v0x561b280df700_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280df7f0_0 .net "preset", 0 0, L_0x7fcde0581610;  alias, 1 drivers
v0x561b280df8e0_0 .net "q", 0 0, L_0x561b2832e6c0;  alias, 1 drivers
v0x561b280df9a0_0 .net "q_bar", 0 0, L_0x561b2832e8e0;  alias, 1 drivers
v0x561b280dfa60_0 .net "reset", 0 0, L_0x561b2832ec60;  1 drivers
v0x561b280dfbb0_0 .net "set", 0 0, L_0x561b2832ea90;  1 drivers
S_0x561b280e15c0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283303a0 .functor AND 1, L_0x561b28332b10, L_0x561b28332440, C4<1>, C4<1>;
L_0x561b28330410 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b28330480 .functor AND 1, L_0x561b28330410, L_0x561b2832fc50, C4<1>, C4<1>;
L_0x561b28330540 .functor OR 1, L_0x561b283303a0, L_0x561b28330480, C4<0>, C4<0>;
o0x7fcde06092a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280e4fc0_0 name=_ivl_0
v0x561b280e50c0_0 .net *"_ivl_4", 0 0, L_0x561b283303a0;  1 drivers
v0x561b280e51a0_0 .net *"_ivl_6", 0 0, L_0x561b28330410;  1 drivers
v0x561b280e5260_0 .net *"_ivl_8", 0 0, L_0x561b28330480;  1 drivers
v0x561b280e5340_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e5430_0 .net "data", 0 0, L_0x561b28332440;  1 drivers
v0x561b280e54f0_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280e5590_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280e5630_0 .net "out", 0 0, L_0x561b2832f130;  1 drivers
v0x561b280e5780_0 .net "q", 0 0, L_0x561b2832fc50;  1 drivers
v0x561b280e5820_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2832f130 .functor MUXZ 1, o0x7fcde06092a8, L_0x561b2832fc50, L_0x561b28332cc0, C4<>;
S_0x561b280e1810 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280e15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832fa60 .functor NOT 1, L_0x561b28330540, C4<0>, C4<0>, C4<0>;
L_0x561b28330330 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280e48f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e49b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e4a70_0 .net "d", 0 0, L_0x561b28330540;  1 drivers
v0x561b280e4b10_0 .net "master_q", 0 0, L_0x561b2832f3d0;  1 drivers
v0x561b280e4bb0_0 .net "master_q_bar", 0 0, L_0x561b2832f5e0;  1 drivers
L_0x7fcde0581658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280e4ca0_0 .net "preset", 0 0, L_0x7fcde0581658;  1 drivers
v0x561b280e4dd0_0 .net "q", 0 0, L_0x561b2832fc50;  alias, 1 drivers
v0x561b280e4e70_0 .net "q_bar", 0 0, L_0x561b2832fe70;  1 drivers
S_0x561b280e1af0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280e1810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832f6e0 .functor AND 1, L_0x561b28330540, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832f7a0 .functor NOT 1, L_0x561b2832f6e0, C4<0>, C4<0>, C4<0>;
L_0x561b2832f8b0 .functor AND 1, L_0x561b2832fa60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2832f920 .functor NOT 1, L_0x561b2832f8b0, C4<0>, C4<0>, C4<0>;
v0x561b280e2a80_0 .net *"_ivl_0", 0 0, L_0x561b2832f6e0;  1 drivers
v0x561b280e2b80_0 .net *"_ivl_4", 0 0, L_0x561b2832f8b0;  1 drivers
v0x561b280e2c60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e2d00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e2da0_0 .net "preset", 0 0, L_0x7fcde0581658;  alias, 1 drivers
v0x561b280e2e40_0 .net "q", 0 0, L_0x561b2832f3d0;  alias, 1 drivers
v0x561b280e2ee0_0 .net "q_bar", 0 0, L_0x561b2832f5e0;  alias, 1 drivers
v0x561b280e2f80_0 .net "reset", 0 0, L_0x561b2832fa60;  1 drivers
v0x561b280e3020_0 .net "set", 0 0, L_0x561b28330540;  alias, 1 drivers
S_0x561b280e1de0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280e1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832f260 .functor AND 1, L_0x561b2832f7a0, L_0x7fcde0581658, C4<1>, C4<1>;
L_0x561b2832f2d0 .functor AND 1, L_0x561b2832f260, L_0x561b2832f5e0, C4<1>, C4<1>;
L_0x561b2832f3d0 .functor NOT 1, L_0x561b2832f2d0, C4<0>, C4<0>, C4<0>;
L_0x561b2832f4d0 .functor AND 1, L_0x561b2832f920, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832f570 .functor AND 1, L_0x561b2832f4d0, L_0x561b2832f3d0, C4<1>, C4<1>;
L_0x561b2832f5e0 .functor NOT 1, L_0x561b2832f570, C4<0>, C4<0>, C4<0>;
v0x561b280e20c0_0 .net *"_ivl_0", 0 0, L_0x561b2832f260;  1 drivers
v0x561b280e21c0_0 .net *"_ivl_2", 0 0, L_0x561b2832f2d0;  1 drivers
v0x561b280e22a0_0 .net *"_ivl_6", 0 0, L_0x561b2832f4d0;  1 drivers
v0x561b280e2360_0 .net *"_ivl_8", 0 0, L_0x561b2832f570;  1 drivers
v0x561b280e2440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e2530_0 .net "preset", 0 0, L_0x7fcde0581658;  alias, 1 drivers
v0x561b280e25f0_0 .net "q", 0 0, L_0x561b2832f3d0;  alias, 1 drivers
v0x561b280e26b0_0 .net "q_bar", 0 0, L_0x561b2832f5e0;  alias, 1 drivers
v0x561b280e2770_0 .net "reset", 0 0, L_0x561b2832f920;  1 drivers
v0x561b280e28c0_0 .net "set", 0 0, L_0x561b2832f7a0;  1 drivers
S_0x561b280e31f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280e1810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2832ffb0 .functor AND 1, L_0x561b2832f3d0, L_0x561b28330330, C4<1>, C4<1>;
L_0x561b28330020 .functor NOT 1, L_0x561b2832ffb0, C4<0>, C4<0>, C4<0>;
L_0x561b28330130 .functor AND 1, L_0x561b2832f5e0, L_0x561b28330330, C4<1>, C4<1>;
L_0x561b283301f0 .functor NOT 1, L_0x561b28330130, C4<0>, C4<0>, C4<0>;
v0x561b280e4130_0 .net *"_ivl_0", 0 0, L_0x561b2832ffb0;  1 drivers
v0x561b280e4230_0 .net *"_ivl_4", 0 0, L_0x561b28330130;  1 drivers
v0x561b280e4310_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e43b0_0 .net "enable", 0 0, L_0x561b28330330;  1 drivers
v0x561b280e4450_0 .net "preset", 0 0, L_0x7fcde0581658;  alias, 1 drivers
v0x561b280e44f0_0 .net "q", 0 0, L_0x561b2832fc50;  alias, 1 drivers
v0x561b280e4590_0 .net "q_bar", 0 0, L_0x561b2832fe70;  alias, 1 drivers
v0x561b280e4630_0 .net "reset", 0 0, L_0x561b2832f5e0;  alias, 1 drivers
v0x561b280e4720_0 .net "set", 0 0, L_0x561b2832f3d0;  alias, 1 drivers
S_0x561b280e3450 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280e31f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2832fb20 .functor AND 1, L_0x561b28330020, L_0x7fcde0581658, C4<1>, C4<1>;
L_0x561b2832fb90 .functor AND 1, L_0x561b2832fb20, L_0x561b2832fe70, C4<1>, C4<1>;
L_0x561b2832fc50 .functor NOT 1, L_0x561b2832fb90, C4<0>, C4<0>, C4<0>;
L_0x561b2832fd10 .functor AND 1, L_0x561b283301f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2832fdb0 .functor AND 1, L_0x561b2832fd10, L_0x561b2832fc50, C4<1>, C4<1>;
L_0x561b2832fe70 .functor NOT 1, L_0x561b2832fdb0, C4<0>, C4<0>, C4<0>;
v0x561b280e3710_0 .net *"_ivl_0", 0 0, L_0x561b2832fb20;  1 drivers
v0x561b280e3810_0 .net *"_ivl_2", 0 0, L_0x561b2832fb90;  1 drivers
v0x561b280e38f0_0 .net *"_ivl_6", 0 0, L_0x561b2832fd10;  1 drivers
v0x561b280e39e0_0 .net *"_ivl_8", 0 0, L_0x561b2832fdb0;  1 drivers
v0x561b280e3ac0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e3bb0_0 .net "preset", 0 0, L_0x7fcde0581658;  alias, 1 drivers
v0x561b280e3ca0_0 .net "q", 0 0, L_0x561b2832fc50;  alias, 1 drivers
v0x561b280e3d60_0 .net "q_bar", 0 0, L_0x561b2832fe70;  alias, 1 drivers
v0x561b280e3e20_0 .net "reset", 0 0, L_0x561b283301f0;  1 drivers
v0x561b280e3f70_0 .net "set", 0 0, L_0x561b28330020;  1 drivers
S_0x561b280e5980 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b280c7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28331b40 .functor AND 1, L_0x561b28332b10, L_0x561b28332530, C4<1>, C4<1>;
L_0x561b28331bb0 .functor NOT 1, L_0x561b28332b10, C4<0>, C4<0>, C4<0>;
L_0x561b28331c20 .functor AND 1, L_0x561b28331bb0, L_0x561b283313f0, C4<1>, C4<1>;
L_0x561b28331ce0 .functor OR 1, L_0x561b28331b40, L_0x561b28331c20, C4<0>, C4<0>;
o0x7fcde0609f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280e9380_0 name=_ivl_0
v0x561b280e9480_0 .net *"_ivl_4", 0 0, L_0x561b28331b40;  1 drivers
v0x561b280e9560_0 .net *"_ivl_6", 0 0, L_0x561b28331bb0;  1 drivers
v0x561b280e9620_0 .net *"_ivl_8", 0 0, L_0x561b28331c20;  1 drivers
v0x561b280e9700_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e97f0_0 .net "data", 0 0, L_0x561b28332530;  1 drivers
v0x561b280e98b0_0 .net "enable_in", 0 0, L_0x561b28332b10;  alias, 1 drivers
v0x561b280e9950_0 .net "enable_out", 0 0, L_0x561b28332cc0;  alias, 1 drivers
v0x561b280e99f0_0 .net "out", 0 0, L_0x561b283306c0;  1 drivers
v0x561b280e9b40_0 .net "q", 0 0, L_0x561b283313f0;  1 drivers
v0x561b280e9be0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283306c0 .functor MUXZ 1, o0x7fcde0609f68, L_0x561b283313f0, L_0x561b28332cc0, C4<>;
S_0x561b280e5bd0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280e5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28331200 .functor NOT 1, L_0x561b28331ce0, C4<0>, C4<0>, C4<0>;
L_0x561b28331ad0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280e8cb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e8d70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e8e30_0 .net "d", 0 0, L_0x561b28331ce0;  1 drivers
v0x561b280e8ed0_0 .net "master_q", 0 0, L_0x561b28330b70;  1 drivers
v0x561b280e8f70_0 .net "master_q_bar", 0 0, L_0x561b28330d80;  1 drivers
L_0x7fcde05816a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280e9060_0 .net "preset", 0 0, L_0x7fcde05816a0;  1 drivers
v0x561b280e9190_0 .net "q", 0 0, L_0x561b283313f0;  alias, 1 drivers
v0x561b280e9230_0 .net "q_bar", 0 0, L_0x561b28331610;  1 drivers
S_0x561b280e5eb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280e5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28330e80 .functor AND 1, L_0x561b28331ce0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28330f40 .functor NOT 1, L_0x561b28330e80, C4<0>, C4<0>, C4<0>;
L_0x561b28331050 .functor AND 1, L_0x561b28331200, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283310c0 .functor NOT 1, L_0x561b28331050, C4<0>, C4<0>, C4<0>;
v0x561b280e6e40_0 .net *"_ivl_0", 0 0, L_0x561b28330e80;  1 drivers
v0x561b280e6f40_0 .net *"_ivl_4", 0 0, L_0x561b28331050;  1 drivers
v0x561b280e7020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e70c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280e7160_0 .net "preset", 0 0, L_0x7fcde05816a0;  alias, 1 drivers
v0x561b280e7200_0 .net "q", 0 0, L_0x561b28330b70;  alias, 1 drivers
v0x561b280e72a0_0 .net "q_bar", 0 0, L_0x561b28330d80;  alias, 1 drivers
v0x561b280e7340_0 .net "reset", 0 0, L_0x561b28331200;  1 drivers
v0x561b280e73e0_0 .net "set", 0 0, L_0x561b28331ce0;  alias, 1 drivers
S_0x561b280e61a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280e5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28330a00 .functor AND 1, L_0x561b28330f40, L_0x7fcde05816a0, C4<1>, C4<1>;
L_0x561b28330a70 .functor AND 1, L_0x561b28330a00, L_0x561b28330d80, C4<1>, C4<1>;
L_0x561b28330b70 .functor NOT 1, L_0x561b28330a70, C4<0>, C4<0>, C4<0>;
L_0x561b28330c70 .functor AND 1, L_0x561b283310c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28330d10 .functor AND 1, L_0x561b28330c70, L_0x561b28330b70, C4<1>, C4<1>;
L_0x561b28330d80 .functor NOT 1, L_0x561b28330d10, C4<0>, C4<0>, C4<0>;
v0x561b280e6480_0 .net *"_ivl_0", 0 0, L_0x561b28330a00;  1 drivers
v0x561b280e6580_0 .net *"_ivl_2", 0 0, L_0x561b28330a70;  1 drivers
v0x561b280e6660_0 .net *"_ivl_6", 0 0, L_0x561b28330c70;  1 drivers
v0x561b280e6720_0 .net *"_ivl_8", 0 0, L_0x561b28330d10;  1 drivers
v0x561b280e6800_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e68f0_0 .net "preset", 0 0, L_0x7fcde05816a0;  alias, 1 drivers
v0x561b280e69b0_0 .net "q", 0 0, L_0x561b28330b70;  alias, 1 drivers
v0x561b280e6a70_0 .net "q_bar", 0 0, L_0x561b28330d80;  alias, 1 drivers
v0x561b280e6b30_0 .net "reset", 0 0, L_0x561b283310c0;  1 drivers
v0x561b280e6c80_0 .net "set", 0 0, L_0x561b28330f40;  1 drivers
S_0x561b280e75b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280e5bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28331750 .functor AND 1, L_0x561b28330b70, L_0x561b28331ad0, C4<1>, C4<1>;
L_0x561b283317c0 .functor NOT 1, L_0x561b28331750, C4<0>, C4<0>, C4<0>;
L_0x561b283318d0 .functor AND 1, L_0x561b28330d80, L_0x561b28331ad0, C4<1>, C4<1>;
L_0x561b28331990 .functor NOT 1, L_0x561b283318d0, C4<0>, C4<0>, C4<0>;
v0x561b280e84f0_0 .net *"_ivl_0", 0 0, L_0x561b28331750;  1 drivers
v0x561b280e85f0_0 .net *"_ivl_4", 0 0, L_0x561b283318d0;  1 drivers
v0x561b280e86d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e8770_0 .net "enable", 0 0, L_0x561b28331ad0;  1 drivers
v0x561b280e8810_0 .net "preset", 0 0, L_0x7fcde05816a0;  alias, 1 drivers
v0x561b280e88b0_0 .net "q", 0 0, L_0x561b283313f0;  alias, 1 drivers
v0x561b280e8950_0 .net "q_bar", 0 0, L_0x561b28331610;  alias, 1 drivers
v0x561b280e89f0_0 .net "reset", 0 0, L_0x561b28330d80;  alias, 1 drivers
v0x561b280e8ae0_0 .net "set", 0 0, L_0x561b28330b70;  alias, 1 drivers
S_0x561b280e7810 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280e75b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283312c0 .functor AND 1, L_0x561b283317c0, L_0x7fcde05816a0, C4<1>, C4<1>;
L_0x561b28331330 .functor AND 1, L_0x561b283312c0, L_0x561b28331610, C4<1>, C4<1>;
L_0x561b283313f0 .functor NOT 1, L_0x561b28331330, C4<0>, C4<0>, C4<0>;
L_0x561b283314b0 .functor AND 1, L_0x561b28331990, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28331550 .functor AND 1, L_0x561b283314b0, L_0x561b283313f0, C4<1>, C4<1>;
L_0x561b28331610 .functor NOT 1, L_0x561b28331550, C4<0>, C4<0>, C4<0>;
v0x561b280e7ad0_0 .net *"_ivl_0", 0 0, L_0x561b283312c0;  1 drivers
v0x561b280e7bd0_0 .net *"_ivl_2", 0 0, L_0x561b28331330;  1 drivers
v0x561b280e7cb0_0 .net *"_ivl_6", 0 0, L_0x561b283314b0;  1 drivers
v0x561b280e7da0_0 .net *"_ivl_8", 0 0, L_0x561b28331550;  1 drivers
v0x561b280e7e80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280e7f70_0 .net "preset", 0 0, L_0x7fcde05816a0;  alias, 1 drivers
v0x561b280e8060_0 .net "q", 0 0, L_0x561b283313f0;  alias, 1 drivers
v0x561b280e8120_0 .net "q_bar", 0 0, L_0x561b28331610;  alias, 1 drivers
v0x561b280e81e0_0 .net "reset", 0 0, L_0x561b28331990;  1 drivers
v0x561b280e8330_0 .net "set", 0 0, L_0x561b283317c0;  1 drivers
S_0x561b280ea420 .scope module, "mem1" "byte_register" 12 12, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b2810c580_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2810c640_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b2810c700_0 .net "enable_in", 0 0, L_0x561b2833e750;  1 drivers
v0x561b2810c8b0_0 .net "enable_out", 0 0, L_0x561b2833e900;  1 drivers
v0x561b2810ca60_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b2810cd10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2833dae0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b2833dbd0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b2833dcc0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b2833ddb0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b2833dea0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b2833df90 .part v0x561b28256fd0_0, 5, 1;
L_0x561b2833e0c0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b2833e1b0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b2833e2f0_0_0 .concat [ 1 1 1 1], L_0x561b28332d80, L_0x561b283341e0, L_0x561b28335680, L_0x561b28336b20;
LS_0x561b2833e2f0_0_4 .concat [ 1 1 1 1], L_0x561b28338290, L_0x561b28339820, L_0x561b2833adb0, L_0x561b2833c340;
L_0x561b2833e2f0 .concat [ 4 4 0 0], LS_0x561b2833e2f0_0_0, LS_0x561b2833e2f0_0_4;
S_0x561b280ea6c0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28333ef0 .functor AND 1, L_0x561b2833e750, L_0x561b2833dae0, C4<1>, C4<1>;
L_0x561b28333f60 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b28333fd0 .functor AND 1, L_0x561b28333f60, L_0x561b28333800, C4<1>, C4<1>;
L_0x561b28334090 .functor OR 1, L_0x561b28333ef0, L_0x561b28333fd0, C4<0>, C4<0>;
o0x7fcde060ad48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280ee030_0 name=_ivl_0
v0x561b280ee130_0 .net *"_ivl_4", 0 0, L_0x561b28333ef0;  1 drivers
v0x561b280ee210_0 .net *"_ivl_6", 0 0, L_0x561b28333f60;  1 drivers
v0x561b280ee2d0_0 .net *"_ivl_8", 0 0, L_0x561b28333fd0;  1 drivers
v0x561b280ee3b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280ee4a0_0 .net "data", 0 0, L_0x561b2833dae0;  1 drivers
v0x561b280ee560_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b280ee620_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b280ee6e0_0 .net "out", 0 0, L_0x561b28332d80;  1 drivers
v0x561b280ee830_0 .net "q", 0 0, L_0x561b28333800;  1 drivers
v0x561b280ee8d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28332d80 .functor MUXZ 1, o0x7fcde060ad48, L_0x561b28333800, L_0x561b2833e900, C4<>;
S_0x561b280ea9a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280ea6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28333610 .functor NOT 1, L_0x561b28334090, C4<0>, C4<0>, C4<0>;
L_0x561b28333e80 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280ed960_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280eda20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280edae0_0 .net "d", 0 0, L_0x561b28334090;  1 drivers
v0x561b280edb80_0 .net "master_q", 0 0, L_0x561b28333020;  1 drivers
v0x561b280edc20_0 .net "master_q_bar", 0 0, L_0x561b28333200;  1 drivers
L_0x7fcde0581778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280edd10_0 .net "preset", 0 0, L_0x7fcde0581778;  1 drivers
v0x561b280ede40_0 .net "q", 0 0, L_0x561b28333800;  alias, 1 drivers
v0x561b280edee0_0 .net "q_bar", 0 0, L_0x561b283339f0;  1 drivers
S_0x561b280eac80 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280ea9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283332c0 .functor AND 1, L_0x561b28334090, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28333380 .functor NOT 1, L_0x561b283332c0, C4<0>, C4<0>, C4<0>;
L_0x561b28333490 .functor AND 1, L_0x561b28333610, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28333500 .functor NOT 1, L_0x561b28333490, C4<0>, C4<0>, C4<0>;
v0x561b280ebb80_0 .net *"_ivl_0", 0 0, L_0x561b283332c0;  1 drivers
v0x561b280ebc80_0 .net *"_ivl_4", 0 0, L_0x561b28333490;  1 drivers
v0x561b280ebd60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ebe00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280ebea0_0 .net "preset", 0 0, L_0x7fcde0581778;  alias, 1 drivers
v0x561b280ebf40_0 .net "q", 0 0, L_0x561b28333020;  alias, 1 drivers
v0x561b280ebfe0_0 .net "q_bar", 0 0, L_0x561b28333200;  alias, 1 drivers
v0x561b280ec080_0 .net "reset", 0 0, L_0x561b28333610;  1 drivers
v0x561b280ec120_0 .net "set", 0 0, L_0x561b28334090;  alias, 1 drivers
S_0x561b280eaf70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280eac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28332eb0 .functor AND 1, L_0x561b28333380, L_0x7fcde0581778, C4<1>, C4<1>;
L_0x561b28332f20 .functor AND 1, L_0x561b28332eb0, L_0x561b28333200, C4<1>, C4<1>;
L_0x561b28333020 .functor NOT 1, L_0x561b28332f20, C4<0>, C4<0>, C4<0>;
L_0x561b28333120 .functor AND 1, L_0x561b28333500, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28333190 .functor AND 1, L_0x561b28333120, L_0x561b28333020, C4<1>, C4<1>;
L_0x561b28333200 .functor NOT 1, L_0x561b28333190, C4<0>, C4<0>, C4<0>;
v0x561b280eb250_0 .net *"_ivl_0", 0 0, L_0x561b28332eb0;  1 drivers
v0x561b280eb350_0 .net *"_ivl_2", 0 0, L_0x561b28332f20;  1 drivers
v0x561b280eb430_0 .net *"_ivl_6", 0 0, L_0x561b28333120;  1 drivers
v0x561b280eb4f0_0 .net *"_ivl_8", 0 0, L_0x561b28333190;  1 drivers
v0x561b280eb5d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280eb6c0_0 .net "preset", 0 0, L_0x7fcde0581778;  alias, 1 drivers
v0x561b280eb780_0 .net "q", 0 0, L_0x561b28333020;  alias, 1 drivers
v0x561b280eb840_0 .net "q_bar", 0 0, L_0x561b28333200;  alias, 1 drivers
v0x561b280eb900_0 .net "reset", 0 0, L_0x561b28333500;  1 drivers
v0x561b280eb9c0_0 .net "set", 0 0, L_0x561b28333380;  1 drivers
S_0x561b280ec260 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280ea9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28333b30 .functor AND 1, L_0x561b28333020, L_0x561b28333e80, C4<1>, C4<1>;
L_0x561b28333ba0 .functor NOT 1, L_0x561b28333b30, C4<0>, C4<0>, C4<0>;
L_0x561b28333cb0 .functor AND 1, L_0x561b28333200, L_0x561b28333e80, C4<1>, C4<1>;
L_0x561b28333d70 .functor NOT 1, L_0x561b28333cb0, C4<0>, C4<0>, C4<0>;
v0x561b280ed1a0_0 .net *"_ivl_0", 0 0, L_0x561b28333b30;  1 drivers
v0x561b280ed2a0_0 .net *"_ivl_4", 0 0, L_0x561b28333cb0;  1 drivers
v0x561b280ed380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ed420_0 .net "enable", 0 0, L_0x561b28333e80;  1 drivers
v0x561b280ed4c0_0 .net "preset", 0 0, L_0x7fcde0581778;  alias, 1 drivers
v0x561b280ed560_0 .net "q", 0 0, L_0x561b28333800;  alias, 1 drivers
v0x561b280ed600_0 .net "q_bar", 0 0, L_0x561b283339f0;  alias, 1 drivers
v0x561b280ed6a0_0 .net "reset", 0 0, L_0x561b28333200;  alias, 1 drivers
v0x561b280ed790_0 .net "set", 0 0, L_0x561b28333020;  alias, 1 drivers
S_0x561b280ec4c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280ec260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283336d0 .functor AND 1, L_0x561b28333ba0, L_0x7fcde0581778, C4<1>, C4<1>;
L_0x561b28333740 .functor AND 1, L_0x561b283336d0, L_0x561b283339f0, C4<1>, C4<1>;
L_0x561b28333800 .functor NOT 1, L_0x561b28333740, C4<0>, C4<0>, C4<0>;
L_0x561b283338c0 .functor AND 1, L_0x561b28333d70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28333930 .functor AND 1, L_0x561b283338c0, L_0x561b28333800, C4<1>, C4<1>;
L_0x561b283339f0 .functor NOT 1, L_0x561b28333930, C4<0>, C4<0>, C4<0>;
v0x561b280ec780_0 .net *"_ivl_0", 0 0, L_0x561b283336d0;  1 drivers
v0x561b280ec880_0 .net *"_ivl_2", 0 0, L_0x561b28333740;  1 drivers
v0x561b280ec960_0 .net *"_ivl_6", 0 0, L_0x561b283338c0;  1 drivers
v0x561b280eca50_0 .net *"_ivl_8", 0 0, L_0x561b28333930;  1 drivers
v0x561b280ecb30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ecc20_0 .net "preset", 0 0, L_0x7fcde0581778;  alias, 1 drivers
v0x561b280ecd10_0 .net "q", 0 0, L_0x561b28333800;  alias, 1 drivers
v0x561b280ecdd0_0 .net "q_bar", 0 0, L_0x561b283339f0;  alias, 1 drivers
v0x561b280ece90_0 .net "reset", 0 0, L_0x561b28333d70;  1 drivers
v0x561b280ecfe0_0 .net "set", 0 0, L_0x561b28333ba0;  1 drivers
S_0x561b280eea30 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28335390 .functor AND 1, L_0x561b2833e750, L_0x561b2833dbd0, C4<1>, C4<1>;
L_0x561b28335400 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b28335470 .functor AND 1, L_0x561b28335400, L_0x561b28334ca0, C4<1>, C4<1>;
L_0x561b28335530 .functor OR 1, L_0x561b28335390, L_0x561b28335470, C4<0>, C4<0>;
o0x7fcde060ba68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280f2430_0 name=_ivl_0
v0x561b280f2530_0 .net *"_ivl_4", 0 0, L_0x561b28335390;  1 drivers
v0x561b280f2610_0 .net *"_ivl_6", 0 0, L_0x561b28335400;  1 drivers
v0x561b280f26d0_0 .net *"_ivl_8", 0 0, L_0x561b28335470;  1 drivers
v0x561b280f27b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f28a0_0 .net "data", 0 0, L_0x561b2833dbd0;  1 drivers
v0x561b280f2960_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b280f2a00_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b280f2aa0_0 .net "out", 0 0, L_0x561b283341e0;  1 drivers
v0x561b280f2bd0_0 .net "q", 0 0, L_0x561b28334ca0;  1 drivers
v0x561b280f2c70_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283341e0 .functor MUXZ 1, o0x7fcde060ba68, L_0x561b28334ca0, L_0x561b2833e900, C4<>;
S_0x561b280eeca0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280eea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28334ab0 .functor NOT 1, L_0x561b28335530, C4<0>, C4<0>, C4<0>;
L_0x561b28335320 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280f1d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f1e20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f1ee0_0 .net "d", 0 0, L_0x561b28335530;  1 drivers
v0x561b280f1f80_0 .net "master_q", 0 0, L_0x561b28334480;  1 drivers
v0x561b280f2020_0 .net "master_q_bar", 0 0, L_0x561b28334660;  1 drivers
L_0x7fcde05817c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280f2110_0 .net "preset", 0 0, L_0x7fcde05817c0;  1 drivers
v0x561b280f2240_0 .net "q", 0 0, L_0x561b28334ca0;  alias, 1 drivers
v0x561b280f22e0_0 .net "q_bar", 0 0, L_0x561b28334e90;  1 drivers
S_0x561b280eef60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28334760 .functor AND 1, L_0x561b28335530, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28334820 .functor NOT 1, L_0x561b28334760, C4<0>, C4<0>, C4<0>;
L_0x561b28334930 .functor AND 1, L_0x561b28334ab0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283349a0 .functor NOT 1, L_0x561b28334930, C4<0>, C4<0>, C4<0>;
v0x561b280efef0_0 .net *"_ivl_0", 0 0, L_0x561b28334760;  1 drivers
v0x561b280efff0_0 .net *"_ivl_4", 0 0, L_0x561b28334930;  1 drivers
v0x561b280f00d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f0170_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f0210_0 .net "preset", 0 0, L_0x7fcde05817c0;  alias, 1 drivers
v0x561b280f02b0_0 .net "q", 0 0, L_0x561b28334480;  alias, 1 drivers
v0x561b280f0350_0 .net "q_bar", 0 0, L_0x561b28334660;  alias, 1 drivers
v0x561b280f03f0_0 .net "reset", 0 0, L_0x561b28334ab0;  1 drivers
v0x561b280f0490_0 .net "set", 0 0, L_0x561b28335530;  alias, 1 drivers
S_0x561b280ef250 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280eef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28334310 .functor AND 1, L_0x561b28334820, L_0x7fcde05817c0, C4<1>, C4<1>;
L_0x561b28334380 .functor AND 1, L_0x561b28334310, L_0x561b28334660, C4<1>, C4<1>;
L_0x561b28334480 .functor NOT 1, L_0x561b28334380, C4<0>, C4<0>, C4<0>;
L_0x561b28334580 .functor AND 1, L_0x561b283349a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283345f0 .functor AND 1, L_0x561b28334580, L_0x561b28334480, C4<1>, C4<1>;
L_0x561b28334660 .functor NOT 1, L_0x561b283345f0, C4<0>, C4<0>, C4<0>;
v0x561b280ef530_0 .net *"_ivl_0", 0 0, L_0x561b28334310;  1 drivers
v0x561b280ef630_0 .net *"_ivl_2", 0 0, L_0x561b28334380;  1 drivers
v0x561b280ef710_0 .net *"_ivl_6", 0 0, L_0x561b28334580;  1 drivers
v0x561b280ef7d0_0 .net *"_ivl_8", 0 0, L_0x561b283345f0;  1 drivers
v0x561b280ef8b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280ef9a0_0 .net "preset", 0 0, L_0x7fcde05817c0;  alias, 1 drivers
v0x561b280efa60_0 .net "q", 0 0, L_0x561b28334480;  alias, 1 drivers
v0x561b280efb20_0 .net "q_bar", 0 0, L_0x561b28334660;  alias, 1 drivers
v0x561b280efbe0_0 .net "reset", 0 0, L_0x561b283349a0;  1 drivers
v0x561b280efd30_0 .net "set", 0 0, L_0x561b28334820;  1 drivers
S_0x561b280f0660 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280eeca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28334fd0 .functor AND 1, L_0x561b28334480, L_0x561b28335320, C4<1>, C4<1>;
L_0x561b28335040 .functor NOT 1, L_0x561b28334fd0, C4<0>, C4<0>, C4<0>;
L_0x561b28335150 .functor AND 1, L_0x561b28334660, L_0x561b28335320, C4<1>, C4<1>;
L_0x561b28335210 .functor NOT 1, L_0x561b28335150, C4<0>, C4<0>, C4<0>;
v0x561b280f15a0_0 .net *"_ivl_0", 0 0, L_0x561b28334fd0;  1 drivers
v0x561b280f16a0_0 .net *"_ivl_4", 0 0, L_0x561b28335150;  1 drivers
v0x561b280f1780_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f1820_0 .net "enable", 0 0, L_0x561b28335320;  1 drivers
v0x561b280f18c0_0 .net "preset", 0 0, L_0x7fcde05817c0;  alias, 1 drivers
v0x561b280f1960_0 .net "q", 0 0, L_0x561b28334ca0;  alias, 1 drivers
v0x561b280f1a00_0 .net "q_bar", 0 0, L_0x561b28334e90;  alias, 1 drivers
v0x561b280f1aa0_0 .net "reset", 0 0, L_0x561b28334660;  alias, 1 drivers
v0x561b280f1b90_0 .net "set", 0 0, L_0x561b28334480;  alias, 1 drivers
S_0x561b280f08c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280f0660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28334b70 .functor AND 1, L_0x561b28335040, L_0x7fcde05817c0, C4<1>, C4<1>;
L_0x561b28334be0 .functor AND 1, L_0x561b28334b70, L_0x561b28334e90, C4<1>, C4<1>;
L_0x561b28334ca0 .functor NOT 1, L_0x561b28334be0, C4<0>, C4<0>, C4<0>;
L_0x561b28334d60 .functor AND 1, L_0x561b28335210, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28334dd0 .functor AND 1, L_0x561b28334d60, L_0x561b28334ca0, C4<1>, C4<1>;
L_0x561b28334e90 .functor NOT 1, L_0x561b28334dd0, C4<0>, C4<0>, C4<0>;
v0x561b280f0b80_0 .net *"_ivl_0", 0 0, L_0x561b28334b70;  1 drivers
v0x561b280f0c80_0 .net *"_ivl_2", 0 0, L_0x561b28334be0;  1 drivers
v0x561b280f0d60_0 .net *"_ivl_6", 0 0, L_0x561b28334d60;  1 drivers
v0x561b280f0e50_0 .net *"_ivl_8", 0 0, L_0x561b28334dd0;  1 drivers
v0x561b280f0f30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f1020_0 .net "preset", 0 0, L_0x7fcde05817c0;  alias, 1 drivers
v0x561b280f1110_0 .net "q", 0 0, L_0x561b28334ca0;  alias, 1 drivers
v0x561b280f11d0_0 .net "q_bar", 0 0, L_0x561b28334e90;  alias, 1 drivers
v0x561b280f1290_0 .net "reset", 0 0, L_0x561b28335210;  1 drivers
v0x561b280f13e0_0 .net "set", 0 0, L_0x561b28335040;  1 drivers
S_0x561b280f2db0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28336830 .functor AND 1, L_0x561b2833e750, L_0x561b2833dcc0, C4<1>, C4<1>;
L_0x561b283368a0 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b28336910 .functor AND 1, L_0x561b283368a0, L_0x561b28336140, C4<1>, C4<1>;
L_0x561b283369d0 .functor OR 1, L_0x561b28336830, L_0x561b28336910, C4<0>, C4<0>;
o0x7fcde060c728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280f6820_0 name=_ivl_0
v0x561b280f6920_0 .net *"_ivl_4", 0 0, L_0x561b28336830;  1 drivers
v0x561b280f6a00_0 .net *"_ivl_6", 0 0, L_0x561b283368a0;  1 drivers
v0x561b280f6ac0_0 .net *"_ivl_8", 0 0, L_0x561b28336910;  1 drivers
v0x561b280f6ba0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f6c90_0 .net "data", 0 0, L_0x561b2833dcc0;  1 drivers
v0x561b280f6d50_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b280f6e40_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b280f6f30_0 .net "out", 0 0, L_0x561b28335680;  1 drivers
v0x561b280f7080_0 .net "q", 0 0, L_0x561b28336140;  1 drivers
v0x561b280f7120_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28335680 .functor MUXZ 1, o0x7fcde060c728, L_0x561b28336140, L_0x561b2833e900, C4<>;
S_0x561b280f3000 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280f2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28335f50 .functor NOT 1, L_0x561b283369d0, C4<0>, C4<0>, C4<0>;
L_0x561b283367c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280f6150_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f6210_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f62d0_0 .net "d", 0 0, L_0x561b283369d0;  1 drivers
v0x561b280f6370_0 .net "master_q", 0 0, L_0x561b28335920;  1 drivers
v0x561b280f6410_0 .net "master_q_bar", 0 0, L_0x561b28335b00;  1 drivers
L_0x7fcde0581808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280f6500_0 .net "preset", 0 0, L_0x7fcde0581808;  1 drivers
v0x561b280f6630_0 .net "q", 0 0, L_0x561b28336140;  alias, 1 drivers
v0x561b280f66d0_0 .net "q_bar", 0 0, L_0x561b28336330;  1 drivers
S_0x561b280f32c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280f3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28335c00 .functor AND 1, L_0x561b283369d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28335cc0 .functor NOT 1, L_0x561b28335c00, C4<0>, C4<0>, C4<0>;
L_0x561b28335dd0 .functor AND 1, L_0x561b28335f50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28335e40 .functor NOT 1, L_0x561b28335dd0, C4<0>, C4<0>, C4<0>;
v0x561b280f4280_0 .net *"_ivl_0", 0 0, L_0x561b28335c00;  1 drivers
v0x561b280f4380_0 .net *"_ivl_4", 0 0, L_0x561b28335dd0;  1 drivers
v0x561b280f4460_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f4500_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f45a0_0 .net "preset", 0 0, L_0x7fcde0581808;  alias, 1 drivers
v0x561b280f4640_0 .net "q", 0 0, L_0x561b28335920;  alias, 1 drivers
v0x561b280f4710_0 .net "q_bar", 0 0, L_0x561b28335b00;  alias, 1 drivers
v0x561b280f47e0_0 .net "reset", 0 0, L_0x561b28335f50;  1 drivers
v0x561b280f4880_0 .net "set", 0 0, L_0x561b283369d0;  alias, 1 drivers
S_0x561b280f35b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280f32c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283357b0 .functor AND 1, L_0x561b28335cc0, L_0x7fcde0581808, C4<1>, C4<1>;
L_0x561b28335820 .functor AND 1, L_0x561b283357b0, L_0x561b28335b00, C4<1>, C4<1>;
L_0x561b28335920 .functor NOT 1, L_0x561b28335820, C4<0>, C4<0>, C4<0>;
L_0x561b28335a20 .functor AND 1, L_0x561b28335e40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28335a90 .functor AND 1, L_0x561b28335a20, L_0x561b28335920, C4<1>, C4<1>;
L_0x561b28335b00 .functor NOT 1, L_0x561b28335a90, C4<0>, C4<0>, C4<0>;
v0x561b280f3890_0 .net *"_ivl_0", 0 0, L_0x561b283357b0;  1 drivers
v0x561b280f3990_0 .net *"_ivl_2", 0 0, L_0x561b28335820;  1 drivers
v0x561b280f3a70_0 .net *"_ivl_6", 0 0, L_0x561b28335a20;  1 drivers
v0x561b280f3b60_0 .net *"_ivl_8", 0 0, L_0x561b28335a90;  1 drivers
v0x561b280f3c40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f3d30_0 .net "preset", 0 0, L_0x7fcde0581808;  alias, 1 drivers
v0x561b280f3df0_0 .net "q", 0 0, L_0x561b28335920;  alias, 1 drivers
v0x561b280f3eb0_0 .net "q_bar", 0 0, L_0x561b28335b00;  alias, 1 drivers
v0x561b280f3f70_0 .net "reset", 0 0, L_0x561b28335e40;  1 drivers
v0x561b280f40c0_0 .net "set", 0 0, L_0x561b28335cc0;  1 drivers
S_0x561b280f4a50 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280f3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28336470 .functor AND 1, L_0x561b28335920, L_0x561b283367c0, C4<1>, C4<1>;
L_0x561b283364e0 .functor NOT 1, L_0x561b28336470, C4<0>, C4<0>, C4<0>;
L_0x561b283365f0 .functor AND 1, L_0x561b28335b00, L_0x561b283367c0, C4<1>, C4<1>;
L_0x561b283366b0 .functor NOT 1, L_0x561b283365f0, C4<0>, C4<0>, C4<0>;
v0x561b280f5990_0 .net *"_ivl_0", 0 0, L_0x561b28336470;  1 drivers
v0x561b280f5a90_0 .net *"_ivl_4", 0 0, L_0x561b283365f0;  1 drivers
v0x561b280f5b70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f5c10_0 .net "enable", 0 0, L_0x561b283367c0;  1 drivers
v0x561b280f5cb0_0 .net "preset", 0 0, L_0x7fcde0581808;  alias, 1 drivers
v0x561b280f5d50_0 .net "q", 0 0, L_0x561b28336140;  alias, 1 drivers
v0x561b280f5df0_0 .net "q_bar", 0 0, L_0x561b28336330;  alias, 1 drivers
v0x561b280f5e90_0 .net "reset", 0 0, L_0x561b28335b00;  alias, 1 drivers
v0x561b280f5f80_0 .net "set", 0 0, L_0x561b28335920;  alias, 1 drivers
S_0x561b280f4cb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280f4a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28336010 .functor AND 1, L_0x561b283364e0, L_0x7fcde0581808, C4<1>, C4<1>;
L_0x561b28336080 .functor AND 1, L_0x561b28336010, L_0x561b28336330, C4<1>, C4<1>;
L_0x561b28336140 .functor NOT 1, L_0x561b28336080, C4<0>, C4<0>, C4<0>;
L_0x561b28336200 .functor AND 1, L_0x561b283366b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28336270 .functor AND 1, L_0x561b28336200, L_0x561b28336140, C4<1>, C4<1>;
L_0x561b28336330 .functor NOT 1, L_0x561b28336270, C4<0>, C4<0>, C4<0>;
v0x561b280f4f70_0 .net *"_ivl_0", 0 0, L_0x561b28336010;  1 drivers
v0x561b280f5070_0 .net *"_ivl_2", 0 0, L_0x561b28336080;  1 drivers
v0x561b280f5150_0 .net *"_ivl_6", 0 0, L_0x561b28336200;  1 drivers
v0x561b280f5240_0 .net *"_ivl_8", 0 0, L_0x561b28336270;  1 drivers
v0x561b280f5320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f5410_0 .net "preset", 0 0, L_0x7fcde0581808;  alias, 1 drivers
v0x561b280f5500_0 .net "q", 0 0, L_0x561b28336140;  alias, 1 drivers
v0x561b280f55c0_0 .net "q_bar", 0 0, L_0x561b28336330;  alias, 1 drivers
v0x561b280f5680_0 .net "reset", 0 0, L_0x561b283366b0;  1 drivers
v0x561b280f57d0_0 .net "set", 0 0, L_0x561b283364e0;  1 drivers
S_0x561b280f7280 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28337d60 .functor AND 1, L_0x561b2833e750, L_0x561b2833ddb0, C4<1>, C4<1>;
L_0x561b28337dd0 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b28338050 .functor AND 1, L_0x561b28337dd0, L_0x561b28337640, C4<1>, C4<1>;
L_0x561b28338110 .functor OR 1, L_0x561b28337d60, L_0x561b28338050, C4<0>, C4<0>;
o0x7fcde060d3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280fac50_0 name=_ivl_0
v0x561b280fad50_0 .net *"_ivl_4", 0 0, L_0x561b28337d60;  1 drivers
v0x561b280fae30_0 .net *"_ivl_6", 0 0, L_0x561b28337dd0;  1 drivers
v0x561b280faef0_0 .net *"_ivl_8", 0 0, L_0x561b28338050;  1 drivers
v0x561b280fafd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280fb0c0_0 .net "data", 0 0, L_0x561b2833ddb0;  1 drivers
v0x561b280fb180_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b280fb220_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b280fb2c0_0 .net "out", 0 0, L_0x561b28336b20;  1 drivers
v0x561b280fb410_0 .net "q", 0 0, L_0x561b28337640;  1 drivers
v0x561b280fb4b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28336b20 .functor MUXZ 1, o0x7fcde060d3e8, L_0x561b28337640, L_0x561b2833e900, C4<>;
S_0x561b280f74d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280f7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28337450 .functor NOT 1, L_0x561b28338110, C4<0>, C4<0>, C4<0>;
L_0x561b28337cf0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280fa580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fa640_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280fa700_0 .net "d", 0 0, L_0x561b28338110;  1 drivers
v0x561b280fa7a0_0 .net "master_q", 0 0, L_0x561b28336dc0;  1 drivers
v0x561b280fa840_0 .net "master_q_bar", 0 0, L_0x561b28336fd0;  1 drivers
L_0x7fcde0581850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280fa930_0 .net "preset", 0 0, L_0x7fcde0581850;  1 drivers
v0x561b280faa60_0 .net "q", 0 0, L_0x561b28337640;  alias, 1 drivers
v0x561b280fab00_0 .net "q_bar", 0 0, L_0x561b28337860;  1 drivers
S_0x561b280f77b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283370d0 .functor AND 1, L_0x561b28338110, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28337190 .functor NOT 1, L_0x561b283370d0, C4<0>, C4<0>, C4<0>;
L_0x561b283372a0 .functor AND 1, L_0x561b28337450, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28337310 .functor NOT 1, L_0x561b283372a0, C4<0>, C4<0>, C4<0>;
v0x561b280f8740_0 .net *"_ivl_0", 0 0, L_0x561b283370d0;  1 drivers
v0x561b280f8840_0 .net *"_ivl_4", 0 0, L_0x561b283372a0;  1 drivers
v0x561b280f8920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f89c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280f8a60_0 .net "preset", 0 0, L_0x7fcde0581850;  alias, 1 drivers
v0x561b280f8b00_0 .net "q", 0 0, L_0x561b28336dc0;  alias, 1 drivers
v0x561b280f8ba0_0 .net "q_bar", 0 0, L_0x561b28336fd0;  alias, 1 drivers
v0x561b280f8c40_0 .net "reset", 0 0, L_0x561b28337450;  1 drivers
v0x561b280f8ce0_0 .net "set", 0 0, L_0x561b28338110;  alias, 1 drivers
S_0x561b280f7aa0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280f77b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28336c50 .functor AND 1, L_0x561b28337190, L_0x7fcde0581850, C4<1>, C4<1>;
L_0x561b28336cc0 .functor AND 1, L_0x561b28336c50, L_0x561b28336fd0, C4<1>, C4<1>;
L_0x561b28336dc0 .functor NOT 1, L_0x561b28336cc0, C4<0>, C4<0>, C4<0>;
L_0x561b28336ec0 .functor AND 1, L_0x561b28337310, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28336f60 .functor AND 1, L_0x561b28336ec0, L_0x561b28336dc0, C4<1>, C4<1>;
L_0x561b28336fd0 .functor NOT 1, L_0x561b28336f60, C4<0>, C4<0>, C4<0>;
v0x561b280f7d80_0 .net *"_ivl_0", 0 0, L_0x561b28336c50;  1 drivers
v0x561b280f7e80_0 .net *"_ivl_2", 0 0, L_0x561b28336cc0;  1 drivers
v0x561b280f7f60_0 .net *"_ivl_6", 0 0, L_0x561b28336ec0;  1 drivers
v0x561b280f8020_0 .net *"_ivl_8", 0 0, L_0x561b28336f60;  1 drivers
v0x561b280f8100_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f81f0_0 .net "preset", 0 0, L_0x7fcde0581850;  alias, 1 drivers
v0x561b280f82b0_0 .net "q", 0 0, L_0x561b28336dc0;  alias, 1 drivers
v0x561b280f8370_0 .net "q_bar", 0 0, L_0x561b28336fd0;  alias, 1 drivers
v0x561b280f8430_0 .net "reset", 0 0, L_0x561b28337310;  1 drivers
v0x561b280f8580_0 .net "set", 0 0, L_0x561b28337190;  1 drivers
S_0x561b280f8eb0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280f74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283379a0 .functor AND 1, L_0x561b28336dc0, L_0x561b28337cf0, C4<1>, C4<1>;
L_0x561b28337a10 .functor NOT 1, L_0x561b283379a0, C4<0>, C4<0>, C4<0>;
L_0x561b28337b20 .functor AND 1, L_0x561b28336fd0, L_0x561b28337cf0, C4<1>, C4<1>;
L_0x561b28337be0 .functor NOT 1, L_0x561b28337b20, C4<0>, C4<0>, C4<0>;
v0x561b280f9dc0_0 .net *"_ivl_0", 0 0, L_0x561b283379a0;  1 drivers
v0x561b280f9ec0_0 .net *"_ivl_4", 0 0, L_0x561b28337b20;  1 drivers
v0x561b280f9fa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fa040_0 .net "enable", 0 0, L_0x561b28337cf0;  1 drivers
v0x561b280fa0e0_0 .net "preset", 0 0, L_0x7fcde0581850;  alias, 1 drivers
v0x561b280fa180_0 .net "q", 0 0, L_0x561b28337640;  alias, 1 drivers
v0x561b280fa220_0 .net "q_bar", 0 0, L_0x561b28337860;  alias, 1 drivers
v0x561b280fa2c0_0 .net "reset", 0 0, L_0x561b28336fd0;  alias, 1 drivers
v0x561b280fa3b0_0 .net "set", 0 0, L_0x561b28336dc0;  alias, 1 drivers
S_0x561b280f9110 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280f8eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28337510 .functor AND 1, L_0x561b28337a10, L_0x7fcde0581850, C4<1>, C4<1>;
L_0x561b28337580 .functor AND 1, L_0x561b28337510, L_0x561b28337860, C4<1>, C4<1>;
L_0x561b28337640 .functor NOT 1, L_0x561b28337580, C4<0>, C4<0>, C4<0>;
L_0x561b28337700 .functor AND 1, L_0x561b28337be0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283377a0 .functor AND 1, L_0x561b28337700, L_0x561b28337640, C4<1>, C4<1>;
L_0x561b28337860 .functor NOT 1, L_0x561b283377a0, C4<0>, C4<0>, C4<0>;
v0x561b280f93d0_0 .net *"_ivl_0", 0 0, L_0x561b28337510;  1 drivers
v0x561b280f94d0_0 .net *"_ivl_2", 0 0, L_0x561b28337580;  1 drivers
v0x561b280f95b0_0 .net *"_ivl_6", 0 0, L_0x561b28337700;  1 drivers
v0x561b280f9670_0 .net *"_ivl_8", 0 0, L_0x561b283377a0;  1 drivers
v0x561b280f9750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280f9840_0 .net "preset", 0 0, L_0x7fcde0581850;  alias, 1 drivers
v0x561b280f9930_0 .net "q", 0 0, L_0x561b28337640;  alias, 1 drivers
v0x561b280f99f0_0 .net "q_bar", 0 0, L_0x561b28337860;  alias, 1 drivers
v0x561b280f9ab0_0 .net "reset", 0 0, L_0x561b28337be0;  1 drivers
v0x561b280f9c00_0 .net "set", 0 0, L_0x561b28337a10;  1 drivers
S_0x561b280fb610 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28339500 .functor AND 1, L_0x561b2833e750, L_0x561b2833dea0, C4<1>, C4<1>;
L_0x561b28339570 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b283395e0 .functor AND 1, L_0x561b28339570, L_0x561b28338db0, C4<1>, C4<1>;
L_0x561b283396a0 .functor OR 1, L_0x561b28339500, L_0x561b283395e0, C4<0>, C4<0>;
o0x7fcde060e0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b280ff030_0 name=_ivl_0
v0x561b280ff130_0 .net *"_ivl_4", 0 0, L_0x561b28339500;  1 drivers
v0x561b280ff210_0 .net *"_ivl_6", 0 0, L_0x561b28339570;  1 drivers
v0x561b280ff2d0_0 .net *"_ivl_8", 0 0, L_0x561b283395e0;  1 drivers
v0x561b280ff3b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280ff4a0_0 .net "data", 0 0, L_0x561b2833dea0;  1 drivers
v0x561b280ff560_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b280ff690_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b280ff7c0_0 .net "out", 0 0, L_0x561b28338290;  1 drivers
v0x561b280ff910_0 .net "q", 0 0, L_0x561b28338db0;  1 drivers
v0x561b280ff9b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28338290 .functor MUXZ 1, o0x7fcde060e0a8, L_0x561b28338db0, L_0x561b2833e900, C4<>;
S_0x561b280fb8b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280fb610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28338bc0 .functor NOT 1, L_0x561b283396a0, C4<0>, C4<0>, C4<0>;
L_0x561b28339490 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b280fe960_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fea20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280feae0_0 .net "d", 0 0, L_0x561b283396a0;  1 drivers
v0x561b280feb80_0 .net "master_q", 0 0, L_0x561b28338530;  1 drivers
v0x561b280fec20_0 .net "master_q_bar", 0 0, L_0x561b28338740;  1 drivers
L_0x7fcde0581898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b280fed10_0 .net "preset", 0 0, L_0x7fcde0581898;  1 drivers
v0x561b280fee40_0 .net "q", 0 0, L_0x561b28338db0;  alias, 1 drivers
v0x561b280feee0_0 .net "q_bar", 0 0, L_0x561b28338fd0;  1 drivers
S_0x561b280fbb90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280fb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28338840 .functor AND 1, L_0x561b283396a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28338900 .functor NOT 1, L_0x561b28338840, C4<0>, C4<0>, C4<0>;
L_0x561b28338a10 .functor AND 1, L_0x561b28338bc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28338a80 .functor NOT 1, L_0x561b28338a10, C4<0>, C4<0>, C4<0>;
v0x561b280fcb20_0 .net *"_ivl_0", 0 0, L_0x561b28338840;  1 drivers
v0x561b280fcc20_0 .net *"_ivl_4", 0 0, L_0x561b28338a10;  1 drivers
v0x561b280fcd00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fcda0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b280fce40_0 .net "preset", 0 0, L_0x7fcde0581898;  alias, 1 drivers
v0x561b280fcee0_0 .net "q", 0 0, L_0x561b28338530;  alias, 1 drivers
v0x561b280fcf80_0 .net "q_bar", 0 0, L_0x561b28338740;  alias, 1 drivers
v0x561b280fd020_0 .net "reset", 0 0, L_0x561b28338bc0;  1 drivers
v0x561b280fd0c0_0 .net "set", 0 0, L_0x561b283396a0;  alias, 1 drivers
S_0x561b280fbe80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280fbb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283383c0 .functor AND 1, L_0x561b28338900, L_0x7fcde0581898, C4<1>, C4<1>;
L_0x561b28338430 .functor AND 1, L_0x561b283383c0, L_0x561b28338740, C4<1>, C4<1>;
L_0x561b28338530 .functor NOT 1, L_0x561b28338430, C4<0>, C4<0>, C4<0>;
L_0x561b28338630 .functor AND 1, L_0x561b28338a80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283386d0 .functor AND 1, L_0x561b28338630, L_0x561b28338530, C4<1>, C4<1>;
L_0x561b28338740 .functor NOT 1, L_0x561b283386d0, C4<0>, C4<0>, C4<0>;
v0x561b280fc160_0 .net *"_ivl_0", 0 0, L_0x561b283383c0;  1 drivers
v0x561b280fc260_0 .net *"_ivl_2", 0 0, L_0x561b28338430;  1 drivers
v0x561b280fc340_0 .net *"_ivl_6", 0 0, L_0x561b28338630;  1 drivers
v0x561b280fc400_0 .net *"_ivl_8", 0 0, L_0x561b283386d0;  1 drivers
v0x561b280fc4e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fc5d0_0 .net "preset", 0 0, L_0x7fcde0581898;  alias, 1 drivers
v0x561b280fc690_0 .net "q", 0 0, L_0x561b28338530;  alias, 1 drivers
v0x561b280fc750_0 .net "q_bar", 0 0, L_0x561b28338740;  alias, 1 drivers
v0x561b280fc810_0 .net "reset", 0 0, L_0x561b28338a80;  1 drivers
v0x561b280fc960_0 .net "set", 0 0, L_0x561b28338900;  1 drivers
S_0x561b280fd290 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280fb8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28339110 .functor AND 1, L_0x561b28338530, L_0x561b28339490, C4<1>, C4<1>;
L_0x561b28339180 .functor NOT 1, L_0x561b28339110, C4<0>, C4<0>, C4<0>;
L_0x561b28339290 .functor AND 1, L_0x561b28338740, L_0x561b28339490, C4<1>, C4<1>;
L_0x561b28339350 .functor NOT 1, L_0x561b28339290, C4<0>, C4<0>, C4<0>;
v0x561b280fe1a0_0 .net *"_ivl_0", 0 0, L_0x561b28339110;  1 drivers
v0x561b280fe2a0_0 .net *"_ivl_4", 0 0, L_0x561b28339290;  1 drivers
v0x561b280fe380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fe420_0 .net "enable", 0 0, L_0x561b28339490;  1 drivers
v0x561b280fe4c0_0 .net "preset", 0 0, L_0x7fcde0581898;  alias, 1 drivers
v0x561b280fe560_0 .net "q", 0 0, L_0x561b28338db0;  alias, 1 drivers
v0x561b280fe600_0 .net "q_bar", 0 0, L_0x561b28338fd0;  alias, 1 drivers
v0x561b280fe6a0_0 .net "reset", 0 0, L_0x561b28338740;  alias, 1 drivers
v0x561b280fe790_0 .net "set", 0 0, L_0x561b28338530;  alias, 1 drivers
S_0x561b280fd4f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280fd290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28338c80 .functor AND 1, L_0x561b28339180, L_0x7fcde0581898, C4<1>, C4<1>;
L_0x561b28338cf0 .functor AND 1, L_0x561b28338c80, L_0x561b28338fd0, C4<1>, C4<1>;
L_0x561b28338db0 .functor NOT 1, L_0x561b28338cf0, C4<0>, C4<0>, C4<0>;
L_0x561b28338e70 .functor AND 1, L_0x561b28339350, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28338f10 .functor AND 1, L_0x561b28338e70, L_0x561b28338db0, C4<1>, C4<1>;
L_0x561b28338fd0 .functor NOT 1, L_0x561b28338f10, C4<0>, C4<0>, C4<0>;
v0x561b280fd7b0_0 .net *"_ivl_0", 0 0, L_0x561b28338c80;  1 drivers
v0x561b280fd8b0_0 .net *"_ivl_2", 0 0, L_0x561b28338cf0;  1 drivers
v0x561b280fd990_0 .net *"_ivl_6", 0 0, L_0x561b28338e70;  1 drivers
v0x561b280fda50_0 .net *"_ivl_8", 0 0, L_0x561b28338f10;  1 drivers
v0x561b280fdb30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b280fdc20_0 .net "preset", 0 0, L_0x7fcde0581898;  alias, 1 drivers
v0x561b280fdd10_0 .net "q", 0 0, L_0x561b28338db0;  alias, 1 drivers
v0x561b280fddd0_0 .net "q_bar", 0 0, L_0x561b28338fd0;  alias, 1 drivers
v0x561b280fde90_0 .net "reset", 0 0, L_0x561b28339350;  1 drivers
v0x561b280fdfe0_0 .net "set", 0 0, L_0x561b28339180;  1 drivers
S_0x561b280ffb10 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2833aa90 .functor AND 1, L_0x561b2833e750, L_0x561b2833df90, C4<1>, C4<1>;
L_0x561b2833ab00 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b2833ab70 .functor AND 1, L_0x561b2833ab00, L_0x561b2833a340, C4<1>, C4<1>;
L_0x561b2833ac30 .functor OR 1, L_0x561b2833aa90, L_0x561b2833ab70, C4<0>, C4<0>;
o0x7fcde060ed68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28103440_0 name=_ivl_0
v0x561b28103540_0 .net *"_ivl_4", 0 0, L_0x561b2833aa90;  1 drivers
v0x561b28103620_0 .net *"_ivl_6", 0 0, L_0x561b2833ab00;  1 drivers
v0x561b281036e0_0 .net *"_ivl_8", 0 0, L_0x561b2833ab70;  1 drivers
v0x561b281037c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281038b0_0 .net "data", 0 0, L_0x561b2833df90;  1 drivers
v0x561b28103970_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b28103a10_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b28103ab0_0 .net "out", 0 0, L_0x561b28339820;  1 drivers
v0x561b28103c00_0 .net "q", 0 0, L_0x561b2833a340;  1 drivers
v0x561b28103ca0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28339820 .functor MUXZ 1, o0x7fcde060ed68, L_0x561b2833a340, L_0x561b2833e900, C4<>;
S_0x561b280ffd60 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b280ffb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833a150 .functor NOT 1, L_0x561b2833ac30, C4<0>, C4<0>, C4<0>;
L_0x561b2833aa20 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28102d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28102e30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28102ef0_0 .net "d", 0 0, L_0x561b2833ac30;  1 drivers
v0x561b28102f90_0 .net "master_q", 0 0, L_0x561b28339ac0;  1 drivers
v0x561b28103030_0 .net "master_q_bar", 0 0, L_0x561b28339cd0;  1 drivers
L_0x7fcde05818e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28103120_0 .net "preset", 0 0, L_0x7fcde05818e0;  1 drivers
v0x561b28103250_0 .net "q", 0 0, L_0x561b2833a340;  alias, 1 drivers
v0x561b281032f0_0 .net "q_bar", 0 0, L_0x561b2833a560;  1 drivers
S_0x561b280ffff0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b280ffd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28339dd0 .functor AND 1, L_0x561b2833ac30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28339e90 .functor NOT 1, L_0x561b28339dd0, C4<0>, C4<0>, C4<0>;
L_0x561b28339fa0 .functor AND 1, L_0x561b2833a150, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833a010 .functor NOT 1, L_0x561b28339fa0, C4<0>, C4<0>, C4<0>;
v0x561b28100f30_0 .net *"_ivl_0", 0 0, L_0x561b28339dd0;  1 drivers
v0x561b28101030_0 .net *"_ivl_4", 0 0, L_0x561b28339fa0;  1 drivers
v0x561b28101110_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281011b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28101250_0 .net "preset", 0 0, L_0x7fcde05818e0;  alias, 1 drivers
v0x561b281012f0_0 .net "q", 0 0, L_0x561b28339ac0;  alias, 1 drivers
v0x561b28101390_0 .net "q_bar", 0 0, L_0x561b28339cd0;  alias, 1 drivers
v0x561b28101430_0 .net "reset", 0 0, L_0x561b2833a150;  1 drivers
v0x561b281014d0_0 .net "set", 0 0, L_0x561b2833ac30;  alias, 1 drivers
S_0x561b28100290 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b280ffff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28339950 .functor AND 1, L_0x561b28339e90, L_0x7fcde05818e0, C4<1>, C4<1>;
L_0x561b283399c0 .functor AND 1, L_0x561b28339950, L_0x561b28339cd0, C4<1>, C4<1>;
L_0x561b28339ac0 .functor NOT 1, L_0x561b283399c0, C4<0>, C4<0>, C4<0>;
L_0x561b28339bc0 .functor AND 1, L_0x561b2833a010, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28339c60 .functor AND 1, L_0x561b28339bc0, L_0x561b28339ac0, C4<1>, C4<1>;
L_0x561b28339cd0 .functor NOT 1, L_0x561b28339c60, C4<0>, C4<0>, C4<0>;
v0x561b28100570_0 .net *"_ivl_0", 0 0, L_0x561b28339950;  1 drivers
v0x561b28100670_0 .net *"_ivl_2", 0 0, L_0x561b283399c0;  1 drivers
v0x561b28100750_0 .net *"_ivl_6", 0 0, L_0x561b28339bc0;  1 drivers
v0x561b28100810_0 .net *"_ivl_8", 0 0, L_0x561b28339c60;  1 drivers
v0x561b281008f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281009e0_0 .net "preset", 0 0, L_0x7fcde05818e0;  alias, 1 drivers
v0x561b28100aa0_0 .net "q", 0 0, L_0x561b28339ac0;  alias, 1 drivers
v0x561b28100b60_0 .net "q_bar", 0 0, L_0x561b28339cd0;  alias, 1 drivers
v0x561b28100c20_0 .net "reset", 0 0, L_0x561b2833a010;  1 drivers
v0x561b28100d70_0 .net "set", 0 0, L_0x561b28339e90;  1 drivers
S_0x561b281016a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b280ffd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833a6a0 .functor AND 1, L_0x561b28339ac0, L_0x561b2833aa20, C4<1>, C4<1>;
L_0x561b2833a710 .functor NOT 1, L_0x561b2833a6a0, C4<0>, C4<0>, C4<0>;
L_0x561b2833a820 .functor AND 1, L_0x561b28339cd0, L_0x561b2833aa20, C4<1>, C4<1>;
L_0x561b2833a8e0 .functor NOT 1, L_0x561b2833a820, C4<0>, C4<0>, C4<0>;
v0x561b281025b0_0 .net *"_ivl_0", 0 0, L_0x561b2833a6a0;  1 drivers
v0x561b281026b0_0 .net *"_ivl_4", 0 0, L_0x561b2833a820;  1 drivers
v0x561b28102790_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28102830_0 .net "enable", 0 0, L_0x561b2833aa20;  1 drivers
v0x561b281028d0_0 .net "preset", 0 0, L_0x7fcde05818e0;  alias, 1 drivers
v0x561b28102970_0 .net "q", 0 0, L_0x561b2833a340;  alias, 1 drivers
v0x561b28102a10_0 .net "q_bar", 0 0, L_0x561b2833a560;  alias, 1 drivers
v0x561b28102ab0_0 .net "reset", 0 0, L_0x561b28339cd0;  alias, 1 drivers
v0x561b28102ba0_0 .net "set", 0 0, L_0x561b28339ac0;  alias, 1 drivers
S_0x561b28101900 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281016a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833a210 .functor AND 1, L_0x561b2833a710, L_0x7fcde05818e0, C4<1>, C4<1>;
L_0x561b2833a280 .functor AND 1, L_0x561b2833a210, L_0x561b2833a560, C4<1>, C4<1>;
L_0x561b2833a340 .functor NOT 1, L_0x561b2833a280, C4<0>, C4<0>, C4<0>;
L_0x561b2833a400 .functor AND 1, L_0x561b2833a8e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833a4a0 .functor AND 1, L_0x561b2833a400, L_0x561b2833a340, C4<1>, C4<1>;
L_0x561b2833a560 .functor NOT 1, L_0x561b2833a4a0, C4<0>, C4<0>, C4<0>;
v0x561b28101bc0_0 .net *"_ivl_0", 0 0, L_0x561b2833a210;  1 drivers
v0x561b28101cc0_0 .net *"_ivl_2", 0 0, L_0x561b2833a280;  1 drivers
v0x561b28101da0_0 .net *"_ivl_6", 0 0, L_0x561b2833a400;  1 drivers
v0x561b28101e60_0 .net *"_ivl_8", 0 0, L_0x561b2833a4a0;  1 drivers
v0x561b28101f40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28102030_0 .net "preset", 0 0, L_0x7fcde05818e0;  alias, 1 drivers
v0x561b28102120_0 .net "q", 0 0, L_0x561b2833a340;  alias, 1 drivers
v0x561b281021e0_0 .net "q_bar", 0 0, L_0x561b2833a560;  alias, 1 drivers
v0x561b281022a0_0 .net "reset", 0 0, L_0x561b2833a8e0;  1 drivers
v0x561b281023f0_0 .net "set", 0 0, L_0x561b2833a710;  1 drivers
S_0x561b28103e00 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2833c020 .functor AND 1, L_0x561b2833e750, L_0x561b2833e0c0, C4<1>, C4<1>;
L_0x561b2833c090 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b2833c100 .functor AND 1, L_0x561b2833c090, L_0x561b2833b8d0, C4<1>, C4<1>;
L_0x561b2833c1c0 .functor OR 1, L_0x561b2833c020, L_0x561b2833c100, C4<0>, C4<0>;
o0x7fcde060fa28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28107800_0 name=_ivl_0
v0x561b28107900_0 .net *"_ivl_4", 0 0, L_0x561b2833c020;  1 drivers
v0x561b281079e0_0 .net *"_ivl_6", 0 0, L_0x561b2833c090;  1 drivers
v0x561b28107aa0_0 .net *"_ivl_8", 0 0, L_0x561b2833c100;  1 drivers
v0x561b28107b80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28107c70_0 .net "data", 0 0, L_0x561b2833e0c0;  1 drivers
v0x561b28107d30_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b28107dd0_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b28107e70_0 .net "out", 0 0, L_0x561b2833adb0;  1 drivers
v0x561b28107fc0_0 .net "q", 0 0, L_0x561b2833b8d0;  1 drivers
v0x561b28108060_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2833adb0 .functor MUXZ 1, o0x7fcde060fa28, L_0x561b2833b8d0, L_0x561b2833e900, C4<>;
S_0x561b28104050 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28103e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833b6e0 .functor NOT 1, L_0x561b2833c1c0, C4<0>, C4<0>, C4<0>;
L_0x561b2833bfb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28107130_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281071f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281072b0_0 .net "d", 0 0, L_0x561b2833c1c0;  1 drivers
v0x561b28107350_0 .net "master_q", 0 0, L_0x561b2833b050;  1 drivers
v0x561b281073f0_0 .net "master_q_bar", 0 0, L_0x561b2833b260;  1 drivers
L_0x7fcde0581928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281074e0_0 .net "preset", 0 0, L_0x7fcde0581928;  1 drivers
v0x561b28107610_0 .net "q", 0 0, L_0x561b2833b8d0;  alias, 1 drivers
v0x561b281076b0_0 .net "q_bar", 0 0, L_0x561b2833baf0;  1 drivers
S_0x561b28104330 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28104050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833b360 .functor AND 1, L_0x561b2833c1c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833b420 .functor NOT 1, L_0x561b2833b360, C4<0>, C4<0>, C4<0>;
L_0x561b2833b530 .functor AND 1, L_0x561b2833b6e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833b5a0 .functor NOT 1, L_0x561b2833b530, C4<0>, C4<0>, C4<0>;
v0x561b281052c0_0 .net *"_ivl_0", 0 0, L_0x561b2833b360;  1 drivers
v0x561b281053c0_0 .net *"_ivl_4", 0 0, L_0x561b2833b530;  1 drivers
v0x561b281054a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28105540_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281055e0_0 .net "preset", 0 0, L_0x7fcde0581928;  alias, 1 drivers
v0x561b28105680_0 .net "q", 0 0, L_0x561b2833b050;  alias, 1 drivers
v0x561b28105720_0 .net "q_bar", 0 0, L_0x561b2833b260;  alias, 1 drivers
v0x561b281057c0_0 .net "reset", 0 0, L_0x561b2833b6e0;  1 drivers
v0x561b28105860_0 .net "set", 0 0, L_0x561b2833c1c0;  alias, 1 drivers
S_0x561b28104620 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28104330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833aee0 .functor AND 1, L_0x561b2833b420, L_0x7fcde0581928, C4<1>, C4<1>;
L_0x561b2833af50 .functor AND 1, L_0x561b2833aee0, L_0x561b2833b260, C4<1>, C4<1>;
L_0x561b2833b050 .functor NOT 1, L_0x561b2833af50, C4<0>, C4<0>, C4<0>;
L_0x561b2833b150 .functor AND 1, L_0x561b2833b5a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833b1f0 .functor AND 1, L_0x561b2833b150, L_0x561b2833b050, C4<1>, C4<1>;
L_0x561b2833b260 .functor NOT 1, L_0x561b2833b1f0, C4<0>, C4<0>, C4<0>;
v0x561b28104900_0 .net *"_ivl_0", 0 0, L_0x561b2833aee0;  1 drivers
v0x561b28104a00_0 .net *"_ivl_2", 0 0, L_0x561b2833af50;  1 drivers
v0x561b28104ae0_0 .net *"_ivl_6", 0 0, L_0x561b2833b150;  1 drivers
v0x561b28104ba0_0 .net *"_ivl_8", 0 0, L_0x561b2833b1f0;  1 drivers
v0x561b28104c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28104d70_0 .net "preset", 0 0, L_0x7fcde0581928;  alias, 1 drivers
v0x561b28104e30_0 .net "q", 0 0, L_0x561b2833b050;  alias, 1 drivers
v0x561b28104ef0_0 .net "q_bar", 0 0, L_0x561b2833b260;  alias, 1 drivers
v0x561b28104fb0_0 .net "reset", 0 0, L_0x561b2833b5a0;  1 drivers
v0x561b28105100_0 .net "set", 0 0, L_0x561b2833b420;  1 drivers
S_0x561b28105a30 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28104050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833bc30 .functor AND 1, L_0x561b2833b050, L_0x561b2833bfb0, C4<1>, C4<1>;
L_0x561b2833bca0 .functor NOT 1, L_0x561b2833bc30, C4<0>, C4<0>, C4<0>;
L_0x561b2833bdb0 .functor AND 1, L_0x561b2833b260, L_0x561b2833bfb0, C4<1>, C4<1>;
L_0x561b2833be70 .functor NOT 1, L_0x561b2833bdb0, C4<0>, C4<0>, C4<0>;
v0x561b28106970_0 .net *"_ivl_0", 0 0, L_0x561b2833bc30;  1 drivers
v0x561b28106a70_0 .net *"_ivl_4", 0 0, L_0x561b2833bdb0;  1 drivers
v0x561b28106b50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28106bf0_0 .net "enable", 0 0, L_0x561b2833bfb0;  1 drivers
v0x561b28106c90_0 .net "preset", 0 0, L_0x7fcde0581928;  alias, 1 drivers
v0x561b28106d30_0 .net "q", 0 0, L_0x561b2833b8d0;  alias, 1 drivers
v0x561b28106dd0_0 .net "q_bar", 0 0, L_0x561b2833baf0;  alias, 1 drivers
v0x561b28106e70_0 .net "reset", 0 0, L_0x561b2833b260;  alias, 1 drivers
v0x561b28106f60_0 .net "set", 0 0, L_0x561b2833b050;  alias, 1 drivers
S_0x561b28105c90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28105a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833b7a0 .functor AND 1, L_0x561b2833bca0, L_0x7fcde0581928, C4<1>, C4<1>;
L_0x561b2833b810 .functor AND 1, L_0x561b2833b7a0, L_0x561b2833baf0, C4<1>, C4<1>;
L_0x561b2833b8d0 .functor NOT 1, L_0x561b2833b810, C4<0>, C4<0>, C4<0>;
L_0x561b2833b990 .functor AND 1, L_0x561b2833be70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833ba30 .functor AND 1, L_0x561b2833b990, L_0x561b2833b8d0, C4<1>, C4<1>;
L_0x561b2833baf0 .functor NOT 1, L_0x561b2833ba30, C4<0>, C4<0>, C4<0>;
v0x561b28105f50_0 .net *"_ivl_0", 0 0, L_0x561b2833b7a0;  1 drivers
v0x561b28106050_0 .net *"_ivl_2", 0 0, L_0x561b2833b810;  1 drivers
v0x561b28106130_0 .net *"_ivl_6", 0 0, L_0x561b2833b990;  1 drivers
v0x561b28106220_0 .net *"_ivl_8", 0 0, L_0x561b2833ba30;  1 drivers
v0x561b28106300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281063f0_0 .net "preset", 0 0, L_0x7fcde0581928;  alias, 1 drivers
v0x561b281064e0_0 .net "q", 0 0, L_0x561b2833b8d0;  alias, 1 drivers
v0x561b281065a0_0 .net "q_bar", 0 0, L_0x561b2833baf0;  alias, 1 drivers
v0x561b28106660_0 .net "reset", 0 0, L_0x561b2833be70;  1 drivers
v0x561b281067b0_0 .net "set", 0 0, L_0x561b2833bca0;  1 drivers
S_0x561b281081c0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b280ea420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2833d7c0 .functor AND 1, L_0x561b2833e750, L_0x561b2833e1b0, C4<1>, C4<1>;
L_0x561b2833d830 .functor NOT 1, L_0x561b2833e750, C4<0>, C4<0>, C4<0>;
L_0x561b2833d8a0 .functor AND 1, L_0x561b2833d830, L_0x561b2833d070, C4<1>, C4<1>;
L_0x561b2833d960 .functor OR 1, L_0x561b2833d7c0, L_0x561b2833d8a0, C4<0>, C4<0>;
o0x7fcde06106e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2810bbc0_0 name=_ivl_0
v0x561b2810bcc0_0 .net *"_ivl_4", 0 0, L_0x561b2833d7c0;  1 drivers
v0x561b2810bda0_0 .net *"_ivl_6", 0 0, L_0x561b2833d830;  1 drivers
v0x561b2810be60_0 .net *"_ivl_8", 0 0, L_0x561b2833d8a0;  1 drivers
v0x561b2810bf40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2810c030_0 .net "data", 0 0, L_0x561b2833e1b0;  1 drivers
v0x561b2810c0f0_0 .net "enable_in", 0 0, L_0x561b2833e750;  alias, 1 drivers
v0x561b2810c190_0 .net "enable_out", 0 0, L_0x561b2833e900;  alias, 1 drivers
v0x561b2810c230_0 .net "out", 0 0, L_0x561b2833c340;  1 drivers
v0x561b2810c380_0 .net "q", 0 0, L_0x561b2833d070;  1 drivers
v0x561b2810c420_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2833c340 .functor MUXZ 1, o0x7fcde06106e8, L_0x561b2833d070, L_0x561b2833e900, C4<>;
S_0x561b28108410 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281081c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833ce80 .functor NOT 1, L_0x561b2833d960, C4<0>, C4<0>, C4<0>;
L_0x561b2833d750 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2810b4f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810b5b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2810b670_0 .net "d", 0 0, L_0x561b2833d960;  1 drivers
v0x561b2810b710_0 .net "master_q", 0 0, L_0x561b2833c7f0;  1 drivers
v0x561b2810b7b0_0 .net "master_q_bar", 0 0, L_0x561b2833ca00;  1 drivers
L_0x7fcde0581970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2810b8a0_0 .net "preset", 0 0, L_0x7fcde0581970;  1 drivers
v0x561b2810b9d0_0 .net "q", 0 0, L_0x561b2833d070;  alias, 1 drivers
v0x561b2810ba70_0 .net "q_bar", 0 0, L_0x561b2833d290;  1 drivers
S_0x561b281086f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28108410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833cb00 .functor AND 1, L_0x561b2833d960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833cbc0 .functor NOT 1, L_0x561b2833cb00, C4<0>, C4<0>, C4<0>;
L_0x561b2833ccd0 .functor AND 1, L_0x561b2833ce80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833cd40 .functor NOT 1, L_0x561b2833ccd0, C4<0>, C4<0>, C4<0>;
v0x561b28109680_0 .net *"_ivl_0", 0 0, L_0x561b2833cb00;  1 drivers
v0x561b28109780_0 .net *"_ivl_4", 0 0, L_0x561b2833ccd0;  1 drivers
v0x561b28109860_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28109900_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281099a0_0 .net "preset", 0 0, L_0x7fcde0581970;  alias, 1 drivers
v0x561b28109a40_0 .net "q", 0 0, L_0x561b2833c7f0;  alias, 1 drivers
v0x561b28109ae0_0 .net "q_bar", 0 0, L_0x561b2833ca00;  alias, 1 drivers
v0x561b28109b80_0 .net "reset", 0 0, L_0x561b2833ce80;  1 drivers
v0x561b28109c20_0 .net "set", 0 0, L_0x561b2833d960;  alias, 1 drivers
S_0x561b281089e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281086f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833c680 .functor AND 1, L_0x561b2833cbc0, L_0x7fcde0581970, C4<1>, C4<1>;
L_0x561b2833c6f0 .functor AND 1, L_0x561b2833c680, L_0x561b2833ca00, C4<1>, C4<1>;
L_0x561b2833c7f0 .functor NOT 1, L_0x561b2833c6f0, C4<0>, C4<0>, C4<0>;
L_0x561b2833c8f0 .functor AND 1, L_0x561b2833cd40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833c990 .functor AND 1, L_0x561b2833c8f0, L_0x561b2833c7f0, C4<1>, C4<1>;
L_0x561b2833ca00 .functor NOT 1, L_0x561b2833c990, C4<0>, C4<0>, C4<0>;
v0x561b28108cc0_0 .net *"_ivl_0", 0 0, L_0x561b2833c680;  1 drivers
v0x561b28108dc0_0 .net *"_ivl_2", 0 0, L_0x561b2833c6f0;  1 drivers
v0x561b28108ea0_0 .net *"_ivl_6", 0 0, L_0x561b2833c8f0;  1 drivers
v0x561b28108f60_0 .net *"_ivl_8", 0 0, L_0x561b2833c990;  1 drivers
v0x561b28109040_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28109130_0 .net "preset", 0 0, L_0x7fcde0581970;  alias, 1 drivers
v0x561b281091f0_0 .net "q", 0 0, L_0x561b2833c7f0;  alias, 1 drivers
v0x561b281092b0_0 .net "q_bar", 0 0, L_0x561b2833ca00;  alias, 1 drivers
v0x561b28109370_0 .net "reset", 0 0, L_0x561b2833cd40;  1 drivers
v0x561b281094c0_0 .net "set", 0 0, L_0x561b2833cbc0;  1 drivers
S_0x561b28109df0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28108410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833d3d0 .functor AND 1, L_0x561b2833c7f0, L_0x561b2833d750, C4<1>, C4<1>;
L_0x561b2833d440 .functor NOT 1, L_0x561b2833d3d0, C4<0>, C4<0>, C4<0>;
L_0x561b2833d550 .functor AND 1, L_0x561b2833ca00, L_0x561b2833d750, C4<1>, C4<1>;
L_0x561b2833d610 .functor NOT 1, L_0x561b2833d550, C4<0>, C4<0>, C4<0>;
v0x561b2810ad30_0 .net *"_ivl_0", 0 0, L_0x561b2833d3d0;  1 drivers
v0x561b2810ae30_0 .net *"_ivl_4", 0 0, L_0x561b2833d550;  1 drivers
v0x561b2810af10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810afb0_0 .net "enable", 0 0, L_0x561b2833d750;  1 drivers
v0x561b2810b050_0 .net "preset", 0 0, L_0x7fcde0581970;  alias, 1 drivers
v0x561b2810b0f0_0 .net "q", 0 0, L_0x561b2833d070;  alias, 1 drivers
v0x561b2810b190_0 .net "q_bar", 0 0, L_0x561b2833d290;  alias, 1 drivers
v0x561b2810b230_0 .net "reset", 0 0, L_0x561b2833ca00;  alias, 1 drivers
v0x561b2810b320_0 .net "set", 0 0, L_0x561b2833c7f0;  alias, 1 drivers
S_0x561b2810a050 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28109df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833cf40 .functor AND 1, L_0x561b2833d440, L_0x7fcde0581970, C4<1>, C4<1>;
L_0x561b2833cfb0 .functor AND 1, L_0x561b2833cf40, L_0x561b2833d290, C4<1>, C4<1>;
L_0x561b2833d070 .functor NOT 1, L_0x561b2833cfb0, C4<0>, C4<0>, C4<0>;
L_0x561b2833d130 .functor AND 1, L_0x561b2833d610, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833d1d0 .functor AND 1, L_0x561b2833d130, L_0x561b2833d070, C4<1>, C4<1>;
L_0x561b2833d290 .functor NOT 1, L_0x561b2833d1d0, C4<0>, C4<0>, C4<0>;
v0x561b2810a310_0 .net *"_ivl_0", 0 0, L_0x561b2833cf40;  1 drivers
v0x561b2810a410_0 .net *"_ivl_2", 0 0, L_0x561b2833cfb0;  1 drivers
v0x561b2810a4f0_0 .net *"_ivl_6", 0 0, L_0x561b2833d130;  1 drivers
v0x561b2810a5e0_0 .net *"_ivl_8", 0 0, L_0x561b2833d1d0;  1 drivers
v0x561b2810a6c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810a7b0_0 .net "preset", 0 0, L_0x7fcde0581970;  alias, 1 drivers
v0x561b2810a8a0_0 .net "q", 0 0, L_0x561b2833d070;  alias, 1 drivers
v0x561b2810a960_0 .net "q_bar", 0 0, L_0x561b2833d290;  alias, 1 drivers
v0x561b2810aa20_0 .net "reset", 0 0, L_0x561b2833d610;  1 drivers
v0x561b2810ab70_0 .net "set", 0 0, L_0x561b2833d440;  1 drivers
S_0x561b2810ce70 .scope module, "mem2" "byte_register" 12 21, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b2812efe0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2812f0a0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b2812f160_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  1 drivers
v0x561b2812f200_0 .net "enable_out", 0 0, L_0x561b2834a290;  1 drivers
v0x561b2812f3b0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b2812f450_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28349470 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28349560 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28349650 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28349740 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28349830 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28349920 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28349a50 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28349b40 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28349c80_0_0 .concat [ 1 1 1 1], L_0x561b2833e9c0, L_0x561b2833fe20, L_0x561b283412c0, L_0x561b28342790;
LS_0x561b28349c80_0_4 .concat [ 1 1 1 1], L_0x561b28343d20, L_0x561b283452b0, L_0x561b28346840, L_0x561b28347dd0;
L_0x561b28349c80 .concat [ 4 4 0 0], LS_0x561b28349c80_0_0, LS_0x561b28349c80_0_4;
S_0x561b2810d0f0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2833fb30 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349470, C4<1>, C4<1>;
L_0x561b2833fba0 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b2833fc10 .functor AND 1, L_0x561b2833fba0, L_0x561b2833f440, C4<1>, C4<1>;
L_0x561b2833fcd0 .functor OR 1, L_0x561b2833fb30, L_0x561b2833fc10, C4<0>, C4<0>;
o0x7fcde06114c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28110a90_0 name=_ivl_0
v0x561b28110b90_0 .net *"_ivl_4", 0 0, L_0x561b2833fb30;  1 drivers
v0x561b28110c70_0 .net *"_ivl_6", 0 0, L_0x561b2833fba0;  1 drivers
v0x561b28110d30_0 .net *"_ivl_8", 0 0, L_0x561b2833fc10;  1 drivers
v0x561b28110e10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28110f00_0 .net "data", 0 0, L_0x561b28349470;  1 drivers
v0x561b28110fc0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b28111080_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b28111140_0 .net "out", 0 0, L_0x561b2833e9c0;  1 drivers
v0x561b28111290_0 .net "q", 0 0, L_0x561b2833f440;  1 drivers
v0x561b28111330_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2833e9c0 .functor MUXZ 1, o0x7fcde06114c8, L_0x561b2833f440, L_0x561b2834a290, C4<>;
S_0x561b2810d3d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2810d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833f250 .functor NOT 1, L_0x561b2833fcd0, C4<0>, C4<0>, C4<0>;
L_0x561b2833fac0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281103c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28110480_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28110540_0 .net "d", 0 0, L_0x561b2833fcd0;  1 drivers
v0x561b281105e0_0 .net "master_q", 0 0, L_0x561b2833ec60;  1 drivers
v0x561b28110680_0 .net "master_q_bar", 0 0, L_0x561b2833ee40;  1 drivers
L_0x7fcde0581a48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28110770_0 .net "preset", 0 0, L_0x7fcde0581a48;  1 drivers
v0x561b281108a0_0 .net "q", 0 0, L_0x561b2833f440;  alias, 1 drivers
v0x561b28110940_0 .net "q_bar", 0 0, L_0x561b2833f630;  1 drivers
S_0x561b2810d6b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2810d3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833ef00 .functor AND 1, L_0x561b2833fcd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833efc0 .functor NOT 1, L_0x561b2833ef00, C4<0>, C4<0>, C4<0>;
L_0x561b2833f0d0 .functor AND 1, L_0x561b2833f250, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2833f140 .functor NOT 1, L_0x561b2833f0d0, C4<0>, C4<0>, C4<0>;
v0x561b2810e5b0_0 .net *"_ivl_0", 0 0, L_0x561b2833ef00;  1 drivers
v0x561b2810e6b0_0 .net *"_ivl_4", 0 0, L_0x561b2833f0d0;  1 drivers
v0x561b2810e790_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810e830_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2810e8d0_0 .net "preset", 0 0, L_0x7fcde0581a48;  alias, 1 drivers
v0x561b2810e970_0 .net "q", 0 0, L_0x561b2833ec60;  alias, 1 drivers
v0x561b2810ea10_0 .net "q_bar", 0 0, L_0x561b2833ee40;  alias, 1 drivers
v0x561b2810eae0_0 .net "reset", 0 0, L_0x561b2833f250;  1 drivers
v0x561b2810eb80_0 .net "set", 0 0, L_0x561b2833fcd0;  alias, 1 drivers
S_0x561b2810d9a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2810d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833eaf0 .functor AND 1, L_0x561b2833efc0, L_0x7fcde0581a48, C4<1>, C4<1>;
L_0x561b2833eb60 .functor AND 1, L_0x561b2833eaf0, L_0x561b2833ee40, C4<1>, C4<1>;
L_0x561b2833ec60 .functor NOT 1, L_0x561b2833eb60, C4<0>, C4<0>, C4<0>;
L_0x561b2833ed60 .functor AND 1, L_0x561b2833f140, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833edd0 .functor AND 1, L_0x561b2833ed60, L_0x561b2833ec60, C4<1>, C4<1>;
L_0x561b2833ee40 .functor NOT 1, L_0x561b2833edd0, C4<0>, C4<0>, C4<0>;
v0x561b2810dc80_0 .net *"_ivl_0", 0 0, L_0x561b2833eaf0;  1 drivers
v0x561b2810dd80_0 .net *"_ivl_2", 0 0, L_0x561b2833eb60;  1 drivers
v0x561b2810de60_0 .net *"_ivl_6", 0 0, L_0x561b2833ed60;  1 drivers
v0x561b2810df20_0 .net *"_ivl_8", 0 0, L_0x561b2833edd0;  1 drivers
v0x561b2810e000_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810e0f0_0 .net "preset", 0 0, L_0x7fcde0581a48;  alias, 1 drivers
v0x561b2810e1b0_0 .net "q", 0 0, L_0x561b2833ec60;  alias, 1 drivers
v0x561b2810e270_0 .net "q_bar", 0 0, L_0x561b2833ee40;  alias, 1 drivers
v0x561b2810e330_0 .net "reset", 0 0, L_0x561b2833f140;  1 drivers
v0x561b2810e3f0_0 .net "set", 0 0, L_0x561b2833efc0;  1 drivers
S_0x561b2810ecc0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2810d3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2833f770 .functor AND 1, L_0x561b2833ec60, L_0x561b2833fac0, C4<1>, C4<1>;
L_0x561b2833f7e0 .functor NOT 1, L_0x561b2833f770, C4<0>, C4<0>, C4<0>;
L_0x561b2833f8f0 .functor AND 1, L_0x561b2833ee40, L_0x561b2833fac0, C4<1>, C4<1>;
L_0x561b2833f9b0 .functor NOT 1, L_0x561b2833f8f0, C4<0>, C4<0>, C4<0>;
v0x561b2810fc00_0 .net *"_ivl_0", 0 0, L_0x561b2833f770;  1 drivers
v0x561b2810fd00_0 .net *"_ivl_4", 0 0, L_0x561b2833f8f0;  1 drivers
v0x561b2810fde0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810fe80_0 .net "enable", 0 0, L_0x561b2833fac0;  1 drivers
v0x561b2810ff20_0 .net "preset", 0 0, L_0x7fcde0581a48;  alias, 1 drivers
v0x561b2810ffc0_0 .net "q", 0 0, L_0x561b2833f440;  alias, 1 drivers
v0x561b28110060_0 .net "q_bar", 0 0, L_0x561b2833f630;  alias, 1 drivers
v0x561b28110100_0 .net "reset", 0 0, L_0x561b2833ee40;  alias, 1 drivers
v0x561b281101f0_0 .net "set", 0 0, L_0x561b2833ec60;  alias, 1 drivers
S_0x561b2810ef20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2810ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833f310 .functor AND 1, L_0x561b2833f7e0, L_0x7fcde0581a48, C4<1>, C4<1>;
L_0x561b2833f380 .functor AND 1, L_0x561b2833f310, L_0x561b2833f630, C4<1>, C4<1>;
L_0x561b2833f440 .functor NOT 1, L_0x561b2833f380, C4<0>, C4<0>, C4<0>;
L_0x561b2833f500 .functor AND 1, L_0x561b2833f9b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2833f570 .functor AND 1, L_0x561b2833f500, L_0x561b2833f440, C4<1>, C4<1>;
L_0x561b2833f630 .functor NOT 1, L_0x561b2833f570, C4<0>, C4<0>, C4<0>;
v0x561b2810f1e0_0 .net *"_ivl_0", 0 0, L_0x561b2833f310;  1 drivers
v0x561b2810f2e0_0 .net *"_ivl_2", 0 0, L_0x561b2833f380;  1 drivers
v0x561b2810f3c0_0 .net *"_ivl_6", 0 0, L_0x561b2833f500;  1 drivers
v0x561b2810f4b0_0 .net *"_ivl_8", 0 0, L_0x561b2833f570;  1 drivers
v0x561b2810f590_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2810f680_0 .net "preset", 0 0, L_0x7fcde0581a48;  alias, 1 drivers
v0x561b2810f770_0 .net "q", 0 0, L_0x561b2833f440;  alias, 1 drivers
v0x561b2810f830_0 .net "q_bar", 0 0, L_0x561b2833f630;  alias, 1 drivers
v0x561b2810f8f0_0 .net "reset", 0 0, L_0x561b2833f9b0;  1 drivers
v0x561b2810fa40_0 .net "set", 0 0, L_0x561b2833f7e0;  1 drivers
S_0x561b28111490 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28340fd0 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349560, C4<1>, C4<1>;
L_0x561b28341040 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b283410b0 .functor AND 1, L_0x561b28341040, L_0x561b283408e0, C4<1>, C4<1>;
L_0x561b28341170 .functor OR 1, L_0x561b28340fd0, L_0x561b283410b0, C4<0>, C4<0>;
o0x7fcde06121e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28114e90_0 name=_ivl_0
v0x561b28114f90_0 .net *"_ivl_4", 0 0, L_0x561b28340fd0;  1 drivers
v0x561b28115070_0 .net *"_ivl_6", 0 0, L_0x561b28341040;  1 drivers
v0x561b28115130_0 .net *"_ivl_8", 0 0, L_0x561b283410b0;  1 drivers
v0x561b28115210_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28115300_0 .net "data", 0 0, L_0x561b28349560;  1 drivers
v0x561b281153c0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b28115460_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b28115500_0 .net "out", 0 0, L_0x561b2833fe20;  1 drivers
v0x561b28115630_0 .net "q", 0 0, L_0x561b283408e0;  1 drivers
v0x561b281156d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2833fe20 .functor MUXZ 1, o0x7fcde06121e8, L_0x561b283408e0, L_0x561b2834a290, C4<>;
S_0x561b28111700 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28111490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283406f0 .functor NOT 1, L_0x561b28341170, C4<0>, C4<0>, C4<0>;
L_0x561b28340f60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281147c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28114880_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28114940_0 .net "d", 0 0, L_0x561b28341170;  1 drivers
v0x561b281149e0_0 .net "master_q", 0 0, L_0x561b283400c0;  1 drivers
v0x561b28114a80_0 .net "master_q_bar", 0 0, L_0x561b283402a0;  1 drivers
L_0x7fcde0581a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28114b70_0 .net "preset", 0 0, L_0x7fcde0581a90;  1 drivers
v0x561b28114ca0_0 .net "q", 0 0, L_0x561b283408e0;  alias, 1 drivers
v0x561b28114d40_0 .net "q_bar", 0 0, L_0x561b28340ad0;  1 drivers
S_0x561b281119c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28111700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283403a0 .functor AND 1, L_0x561b28341170, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28340460 .functor NOT 1, L_0x561b283403a0, C4<0>, C4<0>, C4<0>;
L_0x561b28340570 .functor AND 1, L_0x561b283406f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283405e0 .functor NOT 1, L_0x561b28340570, C4<0>, C4<0>, C4<0>;
v0x561b28112950_0 .net *"_ivl_0", 0 0, L_0x561b283403a0;  1 drivers
v0x561b28112a50_0 .net *"_ivl_4", 0 0, L_0x561b28340570;  1 drivers
v0x561b28112b30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28112bd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28112c70_0 .net "preset", 0 0, L_0x7fcde0581a90;  alias, 1 drivers
v0x561b28112d10_0 .net "q", 0 0, L_0x561b283400c0;  alias, 1 drivers
v0x561b28112db0_0 .net "q_bar", 0 0, L_0x561b283402a0;  alias, 1 drivers
v0x561b28112e50_0 .net "reset", 0 0, L_0x561b283406f0;  1 drivers
v0x561b28112ef0_0 .net "set", 0 0, L_0x561b28341170;  alias, 1 drivers
S_0x561b28111cb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281119c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2833ff50 .functor AND 1, L_0x561b28340460, L_0x7fcde0581a90, C4<1>, C4<1>;
L_0x561b2833ffc0 .functor AND 1, L_0x561b2833ff50, L_0x561b283402a0, C4<1>, C4<1>;
L_0x561b283400c0 .functor NOT 1, L_0x561b2833ffc0, C4<0>, C4<0>, C4<0>;
L_0x561b283401c0 .functor AND 1, L_0x561b283405e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28340230 .functor AND 1, L_0x561b283401c0, L_0x561b283400c0, C4<1>, C4<1>;
L_0x561b283402a0 .functor NOT 1, L_0x561b28340230, C4<0>, C4<0>, C4<0>;
v0x561b28111f90_0 .net *"_ivl_0", 0 0, L_0x561b2833ff50;  1 drivers
v0x561b28112090_0 .net *"_ivl_2", 0 0, L_0x561b2833ffc0;  1 drivers
v0x561b28112170_0 .net *"_ivl_6", 0 0, L_0x561b283401c0;  1 drivers
v0x561b28112230_0 .net *"_ivl_8", 0 0, L_0x561b28340230;  1 drivers
v0x561b28112310_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28112400_0 .net "preset", 0 0, L_0x7fcde0581a90;  alias, 1 drivers
v0x561b281124c0_0 .net "q", 0 0, L_0x561b283400c0;  alias, 1 drivers
v0x561b28112580_0 .net "q_bar", 0 0, L_0x561b283402a0;  alias, 1 drivers
v0x561b28112640_0 .net "reset", 0 0, L_0x561b283405e0;  1 drivers
v0x561b28112790_0 .net "set", 0 0, L_0x561b28340460;  1 drivers
S_0x561b281130c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28111700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28340c10 .functor AND 1, L_0x561b283400c0, L_0x561b28340f60, C4<1>, C4<1>;
L_0x561b28340c80 .functor NOT 1, L_0x561b28340c10, C4<0>, C4<0>, C4<0>;
L_0x561b28340d90 .functor AND 1, L_0x561b283402a0, L_0x561b28340f60, C4<1>, C4<1>;
L_0x561b28340e50 .functor NOT 1, L_0x561b28340d90, C4<0>, C4<0>, C4<0>;
v0x561b28114000_0 .net *"_ivl_0", 0 0, L_0x561b28340c10;  1 drivers
v0x561b28114100_0 .net *"_ivl_4", 0 0, L_0x561b28340d90;  1 drivers
v0x561b281141e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28114280_0 .net "enable", 0 0, L_0x561b28340f60;  1 drivers
v0x561b28114320_0 .net "preset", 0 0, L_0x7fcde0581a90;  alias, 1 drivers
v0x561b281143c0_0 .net "q", 0 0, L_0x561b283408e0;  alias, 1 drivers
v0x561b28114460_0 .net "q_bar", 0 0, L_0x561b28340ad0;  alias, 1 drivers
v0x561b28114500_0 .net "reset", 0 0, L_0x561b283402a0;  alias, 1 drivers
v0x561b281145f0_0 .net "set", 0 0, L_0x561b283400c0;  alias, 1 drivers
S_0x561b28113320 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283407b0 .functor AND 1, L_0x561b28340c80, L_0x7fcde0581a90, C4<1>, C4<1>;
L_0x561b28340820 .functor AND 1, L_0x561b283407b0, L_0x561b28340ad0, C4<1>, C4<1>;
L_0x561b283408e0 .functor NOT 1, L_0x561b28340820, C4<0>, C4<0>, C4<0>;
L_0x561b283409a0 .functor AND 1, L_0x561b28340e50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28340a10 .functor AND 1, L_0x561b283409a0, L_0x561b283408e0, C4<1>, C4<1>;
L_0x561b28340ad0 .functor NOT 1, L_0x561b28340a10, C4<0>, C4<0>, C4<0>;
v0x561b281135e0_0 .net *"_ivl_0", 0 0, L_0x561b283407b0;  1 drivers
v0x561b281136e0_0 .net *"_ivl_2", 0 0, L_0x561b28340820;  1 drivers
v0x561b281137c0_0 .net *"_ivl_6", 0 0, L_0x561b283409a0;  1 drivers
v0x561b281138b0_0 .net *"_ivl_8", 0 0, L_0x561b28340a10;  1 drivers
v0x561b28113990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28113a80_0 .net "preset", 0 0, L_0x7fcde0581a90;  alias, 1 drivers
v0x561b28113b70_0 .net "q", 0 0, L_0x561b283408e0;  alias, 1 drivers
v0x561b28113c30_0 .net "q_bar", 0 0, L_0x561b28340ad0;  alias, 1 drivers
v0x561b28113cf0_0 .net "reset", 0 0, L_0x561b28340e50;  1 drivers
v0x561b28113e40_0 .net "set", 0 0, L_0x561b28340c80;  1 drivers
S_0x561b28115810 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28342470 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349650, C4<1>, C4<1>;
L_0x561b283424e0 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28342550 .functor AND 1, L_0x561b283424e0, L_0x561b28341d80, C4<1>, C4<1>;
L_0x561b28342610 .functor OR 1, L_0x561b28342470, L_0x561b28342550, C4<0>, C4<0>;
o0x7fcde0612ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28119280_0 name=_ivl_0
v0x561b28119380_0 .net *"_ivl_4", 0 0, L_0x561b28342470;  1 drivers
v0x561b28119460_0 .net *"_ivl_6", 0 0, L_0x561b283424e0;  1 drivers
v0x561b28119520_0 .net *"_ivl_8", 0 0, L_0x561b28342550;  1 drivers
v0x561b28119600_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281196f0_0 .net "data", 0 0, L_0x561b28349650;  1 drivers
v0x561b281197b0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b281198a0_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b28119990_0 .net "out", 0 0, L_0x561b283412c0;  1 drivers
v0x561b28119ae0_0 .net "q", 0 0, L_0x561b28341d80;  1 drivers
v0x561b28119b80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283412c0 .functor MUXZ 1, o0x7fcde0612ea8, L_0x561b28341d80, L_0x561b2834a290, C4<>;
S_0x561b28115a60 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28115810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28341b90 .functor NOT 1, L_0x561b28342610, C4<0>, C4<0>, C4<0>;
L_0x561b28342400 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28118bb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28118c70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28118d30_0 .net "d", 0 0, L_0x561b28342610;  1 drivers
v0x561b28118dd0_0 .net "master_q", 0 0, L_0x561b28341560;  1 drivers
v0x561b28118e70_0 .net "master_q_bar", 0 0, L_0x561b28341740;  1 drivers
L_0x7fcde0581ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28118f60_0 .net "preset", 0 0, L_0x7fcde0581ad8;  1 drivers
v0x561b28119090_0 .net "q", 0 0, L_0x561b28341d80;  alias, 1 drivers
v0x561b28119130_0 .net "q_bar", 0 0, L_0x561b28341f70;  1 drivers
S_0x561b28115d20 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28115a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28341840 .functor AND 1, L_0x561b28342610, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28341900 .functor NOT 1, L_0x561b28341840, C4<0>, C4<0>, C4<0>;
L_0x561b28341a10 .functor AND 1, L_0x561b28341b90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28341a80 .functor NOT 1, L_0x561b28341a10, C4<0>, C4<0>, C4<0>;
v0x561b28116ce0_0 .net *"_ivl_0", 0 0, L_0x561b28341840;  1 drivers
v0x561b28116de0_0 .net *"_ivl_4", 0 0, L_0x561b28341a10;  1 drivers
v0x561b28116ec0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28116f60_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28117000_0 .net "preset", 0 0, L_0x7fcde0581ad8;  alias, 1 drivers
v0x561b281170a0_0 .net "q", 0 0, L_0x561b28341560;  alias, 1 drivers
v0x561b28117170_0 .net "q_bar", 0 0, L_0x561b28341740;  alias, 1 drivers
v0x561b28117240_0 .net "reset", 0 0, L_0x561b28341b90;  1 drivers
v0x561b281172e0_0 .net "set", 0 0, L_0x561b28342610;  alias, 1 drivers
S_0x561b28116010 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28115d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283413f0 .functor AND 1, L_0x561b28341900, L_0x7fcde0581ad8, C4<1>, C4<1>;
L_0x561b28341460 .functor AND 1, L_0x561b283413f0, L_0x561b28341740, C4<1>, C4<1>;
L_0x561b28341560 .functor NOT 1, L_0x561b28341460, C4<0>, C4<0>, C4<0>;
L_0x561b28341660 .functor AND 1, L_0x561b28341a80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283416d0 .functor AND 1, L_0x561b28341660, L_0x561b28341560, C4<1>, C4<1>;
L_0x561b28341740 .functor NOT 1, L_0x561b283416d0, C4<0>, C4<0>, C4<0>;
v0x561b281162f0_0 .net *"_ivl_0", 0 0, L_0x561b283413f0;  1 drivers
v0x561b281163f0_0 .net *"_ivl_2", 0 0, L_0x561b28341460;  1 drivers
v0x561b281164d0_0 .net *"_ivl_6", 0 0, L_0x561b28341660;  1 drivers
v0x561b281165c0_0 .net *"_ivl_8", 0 0, L_0x561b283416d0;  1 drivers
v0x561b281166a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28116790_0 .net "preset", 0 0, L_0x7fcde0581ad8;  alias, 1 drivers
v0x561b28116850_0 .net "q", 0 0, L_0x561b28341560;  alias, 1 drivers
v0x561b28116910_0 .net "q_bar", 0 0, L_0x561b28341740;  alias, 1 drivers
v0x561b281169d0_0 .net "reset", 0 0, L_0x561b28341a80;  1 drivers
v0x561b28116b20_0 .net "set", 0 0, L_0x561b28341900;  1 drivers
S_0x561b281174b0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28115a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283420b0 .functor AND 1, L_0x561b28341560, L_0x561b28342400, C4<1>, C4<1>;
L_0x561b28342120 .functor NOT 1, L_0x561b283420b0, C4<0>, C4<0>, C4<0>;
L_0x561b28342230 .functor AND 1, L_0x561b28341740, L_0x561b28342400, C4<1>, C4<1>;
L_0x561b283422f0 .functor NOT 1, L_0x561b28342230, C4<0>, C4<0>, C4<0>;
v0x561b281183f0_0 .net *"_ivl_0", 0 0, L_0x561b283420b0;  1 drivers
v0x561b281184f0_0 .net *"_ivl_4", 0 0, L_0x561b28342230;  1 drivers
v0x561b281185d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28118670_0 .net "enable", 0 0, L_0x561b28342400;  1 drivers
v0x561b28118710_0 .net "preset", 0 0, L_0x7fcde0581ad8;  alias, 1 drivers
v0x561b281187b0_0 .net "q", 0 0, L_0x561b28341d80;  alias, 1 drivers
v0x561b28118850_0 .net "q_bar", 0 0, L_0x561b28341f70;  alias, 1 drivers
v0x561b281188f0_0 .net "reset", 0 0, L_0x561b28341740;  alias, 1 drivers
v0x561b281189e0_0 .net "set", 0 0, L_0x561b28341560;  alias, 1 drivers
S_0x561b28117710 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281174b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28341c50 .functor AND 1, L_0x561b28342120, L_0x7fcde0581ad8, C4<1>, C4<1>;
L_0x561b28341cc0 .functor AND 1, L_0x561b28341c50, L_0x561b28341f70, C4<1>, C4<1>;
L_0x561b28341d80 .functor NOT 1, L_0x561b28341cc0, C4<0>, C4<0>, C4<0>;
L_0x561b28341e40 .functor AND 1, L_0x561b283422f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28341eb0 .functor AND 1, L_0x561b28341e40, L_0x561b28341d80, C4<1>, C4<1>;
L_0x561b28341f70 .functor NOT 1, L_0x561b28341eb0, C4<0>, C4<0>, C4<0>;
v0x561b281179d0_0 .net *"_ivl_0", 0 0, L_0x561b28341c50;  1 drivers
v0x561b28117ad0_0 .net *"_ivl_2", 0 0, L_0x561b28341cc0;  1 drivers
v0x561b28117bb0_0 .net *"_ivl_6", 0 0, L_0x561b28341e40;  1 drivers
v0x561b28117ca0_0 .net *"_ivl_8", 0 0, L_0x561b28341eb0;  1 drivers
v0x561b28117d80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28117e70_0 .net "preset", 0 0, L_0x7fcde0581ad8;  alias, 1 drivers
v0x561b28117f60_0 .net "q", 0 0, L_0x561b28341d80;  alias, 1 drivers
v0x561b28118020_0 .net "q_bar", 0 0, L_0x561b28341f70;  alias, 1 drivers
v0x561b281180e0_0 .net "reset", 0 0, L_0x561b283422f0;  1 drivers
v0x561b28118230_0 .net "set", 0 0, L_0x561b28342120;  1 drivers
S_0x561b28119ce0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28343a00 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349740, C4<1>, C4<1>;
L_0x561b28343a70 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28343ae0 .functor AND 1, L_0x561b28343a70, L_0x561b283432b0, C4<1>, C4<1>;
L_0x561b28343ba0 .functor OR 1, L_0x561b28343a00, L_0x561b28343ae0, C4<0>, C4<0>;
o0x7fcde0613b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2811d6b0_0 name=_ivl_0
v0x561b2811d7b0_0 .net *"_ivl_4", 0 0, L_0x561b28343a00;  1 drivers
v0x561b2811d890_0 .net *"_ivl_6", 0 0, L_0x561b28343a70;  1 drivers
v0x561b2811d950_0 .net *"_ivl_8", 0 0, L_0x561b28343ae0;  1 drivers
v0x561b2811da30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2811db20_0 .net "data", 0 0, L_0x561b28349740;  1 drivers
v0x561b2811dbe0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b2811dc80_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b2811dd20_0 .net "out", 0 0, L_0x561b28342790;  1 drivers
v0x561b2811de70_0 .net "q", 0 0, L_0x561b283432b0;  1 drivers
v0x561b2811df10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28342790 .functor MUXZ 1, o0x7fcde0613b68, L_0x561b283432b0, L_0x561b2834a290, C4<>;
S_0x561b28119f30 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28119ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283430c0 .functor NOT 1, L_0x561b28343ba0, C4<0>, C4<0>, C4<0>;
L_0x561b28343990 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2811cfe0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811d0a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2811d160_0 .net "d", 0 0, L_0x561b28343ba0;  1 drivers
v0x561b2811d200_0 .net "master_q", 0 0, L_0x561b28342a30;  1 drivers
v0x561b2811d2a0_0 .net "master_q_bar", 0 0, L_0x561b28342c40;  1 drivers
L_0x7fcde0581b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2811d390_0 .net "preset", 0 0, L_0x7fcde0581b20;  1 drivers
v0x561b2811d4c0_0 .net "q", 0 0, L_0x561b283432b0;  alias, 1 drivers
v0x561b2811d560_0 .net "q_bar", 0 0, L_0x561b283434d0;  1 drivers
S_0x561b2811a210 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28119f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28342d40 .functor AND 1, L_0x561b28343ba0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28342e00 .functor NOT 1, L_0x561b28342d40, C4<0>, C4<0>, C4<0>;
L_0x561b28342f10 .functor AND 1, L_0x561b283430c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28342f80 .functor NOT 1, L_0x561b28342f10, C4<0>, C4<0>, C4<0>;
v0x561b2811b1a0_0 .net *"_ivl_0", 0 0, L_0x561b28342d40;  1 drivers
v0x561b2811b2a0_0 .net *"_ivl_4", 0 0, L_0x561b28342f10;  1 drivers
v0x561b2811b380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811b420_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2811b4c0_0 .net "preset", 0 0, L_0x7fcde0581b20;  alias, 1 drivers
v0x561b2811b560_0 .net "q", 0 0, L_0x561b28342a30;  alias, 1 drivers
v0x561b2811b600_0 .net "q_bar", 0 0, L_0x561b28342c40;  alias, 1 drivers
v0x561b2811b6a0_0 .net "reset", 0 0, L_0x561b283430c0;  1 drivers
v0x561b2811b740_0 .net "set", 0 0, L_0x561b28343ba0;  alias, 1 drivers
S_0x561b2811a500 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2811a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283428c0 .functor AND 1, L_0x561b28342e00, L_0x7fcde0581b20, C4<1>, C4<1>;
L_0x561b28342930 .functor AND 1, L_0x561b283428c0, L_0x561b28342c40, C4<1>, C4<1>;
L_0x561b28342a30 .functor NOT 1, L_0x561b28342930, C4<0>, C4<0>, C4<0>;
L_0x561b28342b30 .functor AND 1, L_0x561b28342f80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28342bd0 .functor AND 1, L_0x561b28342b30, L_0x561b28342a30, C4<1>, C4<1>;
L_0x561b28342c40 .functor NOT 1, L_0x561b28342bd0, C4<0>, C4<0>, C4<0>;
v0x561b2811a7e0_0 .net *"_ivl_0", 0 0, L_0x561b283428c0;  1 drivers
v0x561b2811a8e0_0 .net *"_ivl_2", 0 0, L_0x561b28342930;  1 drivers
v0x561b2811a9c0_0 .net *"_ivl_6", 0 0, L_0x561b28342b30;  1 drivers
v0x561b2811aa80_0 .net *"_ivl_8", 0 0, L_0x561b28342bd0;  1 drivers
v0x561b2811ab60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811ac50_0 .net "preset", 0 0, L_0x7fcde0581b20;  alias, 1 drivers
v0x561b2811ad10_0 .net "q", 0 0, L_0x561b28342a30;  alias, 1 drivers
v0x561b2811add0_0 .net "q_bar", 0 0, L_0x561b28342c40;  alias, 1 drivers
v0x561b2811ae90_0 .net "reset", 0 0, L_0x561b28342f80;  1 drivers
v0x561b2811afe0_0 .net "set", 0 0, L_0x561b28342e00;  1 drivers
S_0x561b2811b910 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28119f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28343610 .functor AND 1, L_0x561b28342a30, L_0x561b28343990, C4<1>, C4<1>;
L_0x561b28343680 .functor NOT 1, L_0x561b28343610, C4<0>, C4<0>, C4<0>;
L_0x561b28343790 .functor AND 1, L_0x561b28342c40, L_0x561b28343990, C4<1>, C4<1>;
L_0x561b28343850 .functor NOT 1, L_0x561b28343790, C4<0>, C4<0>, C4<0>;
v0x561b2811c820_0 .net *"_ivl_0", 0 0, L_0x561b28343610;  1 drivers
v0x561b2811c920_0 .net *"_ivl_4", 0 0, L_0x561b28343790;  1 drivers
v0x561b2811ca00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811caa0_0 .net "enable", 0 0, L_0x561b28343990;  1 drivers
v0x561b2811cb40_0 .net "preset", 0 0, L_0x7fcde0581b20;  alias, 1 drivers
v0x561b2811cbe0_0 .net "q", 0 0, L_0x561b283432b0;  alias, 1 drivers
v0x561b2811cc80_0 .net "q_bar", 0 0, L_0x561b283434d0;  alias, 1 drivers
v0x561b2811cd20_0 .net "reset", 0 0, L_0x561b28342c40;  alias, 1 drivers
v0x561b2811ce10_0 .net "set", 0 0, L_0x561b28342a30;  alias, 1 drivers
S_0x561b2811bb70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2811b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28343180 .functor AND 1, L_0x561b28343680, L_0x7fcde0581b20, C4<1>, C4<1>;
L_0x561b283431f0 .functor AND 1, L_0x561b28343180, L_0x561b283434d0, C4<1>, C4<1>;
L_0x561b283432b0 .functor NOT 1, L_0x561b283431f0, C4<0>, C4<0>, C4<0>;
L_0x561b28343370 .functor AND 1, L_0x561b28343850, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28343410 .functor AND 1, L_0x561b28343370, L_0x561b283432b0, C4<1>, C4<1>;
L_0x561b283434d0 .functor NOT 1, L_0x561b28343410, C4<0>, C4<0>, C4<0>;
v0x561b2811be30_0 .net *"_ivl_0", 0 0, L_0x561b28343180;  1 drivers
v0x561b2811bf30_0 .net *"_ivl_2", 0 0, L_0x561b283431f0;  1 drivers
v0x561b2811c010_0 .net *"_ivl_6", 0 0, L_0x561b28343370;  1 drivers
v0x561b2811c0d0_0 .net *"_ivl_8", 0 0, L_0x561b28343410;  1 drivers
v0x561b2811c1b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811c2a0_0 .net "preset", 0 0, L_0x7fcde0581b20;  alias, 1 drivers
v0x561b2811c390_0 .net "q", 0 0, L_0x561b283432b0;  alias, 1 drivers
v0x561b2811c450_0 .net "q_bar", 0 0, L_0x561b283434d0;  alias, 1 drivers
v0x561b2811c510_0 .net "reset", 0 0, L_0x561b28343850;  1 drivers
v0x561b2811c660_0 .net "set", 0 0, L_0x561b28343680;  1 drivers
S_0x561b2811e070 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28344f90 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349830, C4<1>, C4<1>;
L_0x561b28345000 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28345070 .functor AND 1, L_0x561b28345000, L_0x561b28344840, C4<1>, C4<1>;
L_0x561b28345130 .functor OR 1, L_0x561b28344f90, L_0x561b28345070, C4<0>, C4<0>;
o0x7fcde0614828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28121a90_0 name=_ivl_0
v0x561b28121b90_0 .net *"_ivl_4", 0 0, L_0x561b28344f90;  1 drivers
v0x561b28121c70_0 .net *"_ivl_6", 0 0, L_0x561b28345000;  1 drivers
v0x561b28121d30_0 .net *"_ivl_8", 0 0, L_0x561b28345070;  1 drivers
v0x561b28121e10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28121f00_0 .net "data", 0 0, L_0x561b28349830;  1 drivers
v0x561b28121fc0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b281220f0_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b28122220_0 .net "out", 0 0, L_0x561b28343d20;  1 drivers
v0x561b28122370_0 .net "q", 0 0, L_0x561b28344840;  1 drivers
v0x561b28122410_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28343d20 .functor MUXZ 1, o0x7fcde0614828, L_0x561b28344840, L_0x561b2834a290, C4<>;
S_0x561b2811e310 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2811e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28344650 .functor NOT 1, L_0x561b28345130, C4<0>, C4<0>, C4<0>;
L_0x561b28344f20 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281213c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28121480_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28121540_0 .net "d", 0 0, L_0x561b28345130;  1 drivers
v0x561b281215e0_0 .net "master_q", 0 0, L_0x561b28343fc0;  1 drivers
v0x561b28121680_0 .net "master_q_bar", 0 0, L_0x561b283441d0;  1 drivers
L_0x7fcde0581b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28121770_0 .net "preset", 0 0, L_0x7fcde0581b68;  1 drivers
v0x561b281218a0_0 .net "q", 0 0, L_0x561b28344840;  alias, 1 drivers
v0x561b28121940_0 .net "q_bar", 0 0, L_0x561b28344a60;  1 drivers
S_0x561b2811e5f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2811e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283442d0 .functor AND 1, L_0x561b28345130, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28344390 .functor NOT 1, L_0x561b283442d0, C4<0>, C4<0>, C4<0>;
L_0x561b283444a0 .functor AND 1, L_0x561b28344650, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28344510 .functor NOT 1, L_0x561b283444a0, C4<0>, C4<0>, C4<0>;
v0x561b2811f580_0 .net *"_ivl_0", 0 0, L_0x561b283442d0;  1 drivers
v0x561b2811f680_0 .net *"_ivl_4", 0 0, L_0x561b283444a0;  1 drivers
v0x561b2811f760_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811f800_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2811f8a0_0 .net "preset", 0 0, L_0x7fcde0581b68;  alias, 1 drivers
v0x561b2811f940_0 .net "q", 0 0, L_0x561b28343fc0;  alias, 1 drivers
v0x561b2811f9e0_0 .net "q_bar", 0 0, L_0x561b283441d0;  alias, 1 drivers
v0x561b2811fa80_0 .net "reset", 0 0, L_0x561b28344650;  1 drivers
v0x561b2811fb20_0 .net "set", 0 0, L_0x561b28345130;  alias, 1 drivers
S_0x561b2811e8e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2811e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28343e50 .functor AND 1, L_0x561b28344390, L_0x7fcde0581b68, C4<1>, C4<1>;
L_0x561b28343ec0 .functor AND 1, L_0x561b28343e50, L_0x561b283441d0, C4<1>, C4<1>;
L_0x561b28343fc0 .functor NOT 1, L_0x561b28343ec0, C4<0>, C4<0>, C4<0>;
L_0x561b283440c0 .functor AND 1, L_0x561b28344510, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28344160 .functor AND 1, L_0x561b283440c0, L_0x561b28343fc0, C4<1>, C4<1>;
L_0x561b283441d0 .functor NOT 1, L_0x561b28344160, C4<0>, C4<0>, C4<0>;
v0x561b2811ebc0_0 .net *"_ivl_0", 0 0, L_0x561b28343e50;  1 drivers
v0x561b2811ecc0_0 .net *"_ivl_2", 0 0, L_0x561b28343ec0;  1 drivers
v0x561b2811eda0_0 .net *"_ivl_6", 0 0, L_0x561b283440c0;  1 drivers
v0x561b2811ee60_0 .net *"_ivl_8", 0 0, L_0x561b28344160;  1 drivers
v0x561b2811ef40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2811f030_0 .net "preset", 0 0, L_0x7fcde0581b68;  alias, 1 drivers
v0x561b2811f0f0_0 .net "q", 0 0, L_0x561b28343fc0;  alias, 1 drivers
v0x561b2811f1b0_0 .net "q_bar", 0 0, L_0x561b283441d0;  alias, 1 drivers
v0x561b2811f270_0 .net "reset", 0 0, L_0x561b28344510;  1 drivers
v0x561b2811f3c0_0 .net "set", 0 0, L_0x561b28344390;  1 drivers
S_0x561b2811fcf0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2811e310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28344ba0 .functor AND 1, L_0x561b28343fc0, L_0x561b28344f20, C4<1>, C4<1>;
L_0x561b28344c10 .functor NOT 1, L_0x561b28344ba0, C4<0>, C4<0>, C4<0>;
L_0x561b28344d20 .functor AND 1, L_0x561b283441d0, L_0x561b28344f20, C4<1>, C4<1>;
L_0x561b28344de0 .functor NOT 1, L_0x561b28344d20, C4<0>, C4<0>, C4<0>;
v0x561b28120c00_0 .net *"_ivl_0", 0 0, L_0x561b28344ba0;  1 drivers
v0x561b28120d00_0 .net *"_ivl_4", 0 0, L_0x561b28344d20;  1 drivers
v0x561b28120de0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28120e80_0 .net "enable", 0 0, L_0x561b28344f20;  1 drivers
v0x561b28120f20_0 .net "preset", 0 0, L_0x7fcde0581b68;  alias, 1 drivers
v0x561b28120fc0_0 .net "q", 0 0, L_0x561b28344840;  alias, 1 drivers
v0x561b28121060_0 .net "q_bar", 0 0, L_0x561b28344a60;  alias, 1 drivers
v0x561b28121100_0 .net "reset", 0 0, L_0x561b283441d0;  alias, 1 drivers
v0x561b281211f0_0 .net "set", 0 0, L_0x561b28343fc0;  alias, 1 drivers
S_0x561b2811ff50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2811fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28344710 .functor AND 1, L_0x561b28344c10, L_0x7fcde0581b68, C4<1>, C4<1>;
L_0x561b28344780 .functor AND 1, L_0x561b28344710, L_0x561b28344a60, C4<1>, C4<1>;
L_0x561b28344840 .functor NOT 1, L_0x561b28344780, C4<0>, C4<0>, C4<0>;
L_0x561b28344900 .functor AND 1, L_0x561b28344de0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283449a0 .functor AND 1, L_0x561b28344900, L_0x561b28344840, C4<1>, C4<1>;
L_0x561b28344a60 .functor NOT 1, L_0x561b283449a0, C4<0>, C4<0>, C4<0>;
v0x561b28120210_0 .net *"_ivl_0", 0 0, L_0x561b28344710;  1 drivers
v0x561b28120310_0 .net *"_ivl_2", 0 0, L_0x561b28344780;  1 drivers
v0x561b281203f0_0 .net *"_ivl_6", 0 0, L_0x561b28344900;  1 drivers
v0x561b281204b0_0 .net *"_ivl_8", 0 0, L_0x561b283449a0;  1 drivers
v0x561b28120590_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28120680_0 .net "preset", 0 0, L_0x7fcde0581b68;  alias, 1 drivers
v0x561b28120770_0 .net "q", 0 0, L_0x561b28344840;  alias, 1 drivers
v0x561b28120830_0 .net "q_bar", 0 0, L_0x561b28344a60;  alias, 1 drivers
v0x561b281208f0_0 .net "reset", 0 0, L_0x561b28344de0;  1 drivers
v0x561b28120a40_0 .net "set", 0 0, L_0x561b28344c10;  1 drivers
S_0x561b28122570 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28346520 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349920, C4<1>, C4<1>;
L_0x561b28346590 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28346600 .functor AND 1, L_0x561b28346590, L_0x561b28345dd0, C4<1>, C4<1>;
L_0x561b283466c0 .functor OR 1, L_0x561b28346520, L_0x561b28346600, C4<0>, C4<0>;
o0x7fcde06154e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28125ea0_0 name=_ivl_0
v0x561b28125fa0_0 .net *"_ivl_4", 0 0, L_0x561b28346520;  1 drivers
v0x561b28126080_0 .net *"_ivl_6", 0 0, L_0x561b28346590;  1 drivers
v0x561b28126140_0 .net *"_ivl_8", 0 0, L_0x561b28346600;  1 drivers
v0x561b28126220_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28126310_0 .net "data", 0 0, L_0x561b28349920;  1 drivers
v0x561b281263d0_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b28126470_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b28126510_0 .net "out", 0 0, L_0x561b283452b0;  1 drivers
v0x561b28126660_0 .net "q", 0 0, L_0x561b28345dd0;  1 drivers
v0x561b28126700_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283452b0 .functor MUXZ 1, o0x7fcde06154e8, L_0x561b28345dd0, L_0x561b2834a290, C4<>;
S_0x561b281227c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28122570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28345be0 .functor NOT 1, L_0x561b283466c0, C4<0>, C4<0>, C4<0>;
L_0x561b283464b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281257d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28125890_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28125950_0 .net "d", 0 0, L_0x561b283466c0;  1 drivers
v0x561b281259f0_0 .net "master_q", 0 0, L_0x561b28345550;  1 drivers
v0x561b28125a90_0 .net "master_q_bar", 0 0, L_0x561b28345760;  1 drivers
L_0x7fcde0581bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28125b80_0 .net "preset", 0 0, L_0x7fcde0581bb0;  1 drivers
v0x561b28125cb0_0 .net "q", 0 0, L_0x561b28345dd0;  alias, 1 drivers
v0x561b28125d50_0 .net "q_bar", 0 0, L_0x561b28345ff0;  1 drivers
S_0x561b28122a50 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281227c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28345860 .functor AND 1, L_0x561b283466c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28345920 .functor NOT 1, L_0x561b28345860, C4<0>, C4<0>, C4<0>;
L_0x561b28345a30 .functor AND 1, L_0x561b28345be0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28345aa0 .functor NOT 1, L_0x561b28345a30, C4<0>, C4<0>, C4<0>;
v0x561b28123990_0 .net *"_ivl_0", 0 0, L_0x561b28345860;  1 drivers
v0x561b28123a90_0 .net *"_ivl_4", 0 0, L_0x561b28345a30;  1 drivers
v0x561b28123b70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28123c10_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28123cb0_0 .net "preset", 0 0, L_0x7fcde0581bb0;  alias, 1 drivers
v0x561b28123d50_0 .net "q", 0 0, L_0x561b28345550;  alias, 1 drivers
v0x561b28123df0_0 .net "q_bar", 0 0, L_0x561b28345760;  alias, 1 drivers
v0x561b28123e90_0 .net "reset", 0 0, L_0x561b28345be0;  1 drivers
v0x561b28123f30_0 .net "set", 0 0, L_0x561b283466c0;  alias, 1 drivers
S_0x561b28122cf0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28122a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283453e0 .functor AND 1, L_0x561b28345920, L_0x7fcde0581bb0, C4<1>, C4<1>;
L_0x561b28345450 .functor AND 1, L_0x561b283453e0, L_0x561b28345760, C4<1>, C4<1>;
L_0x561b28345550 .functor NOT 1, L_0x561b28345450, C4<0>, C4<0>, C4<0>;
L_0x561b28345650 .functor AND 1, L_0x561b28345aa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283456f0 .functor AND 1, L_0x561b28345650, L_0x561b28345550, C4<1>, C4<1>;
L_0x561b28345760 .functor NOT 1, L_0x561b283456f0, C4<0>, C4<0>, C4<0>;
v0x561b28122fd0_0 .net *"_ivl_0", 0 0, L_0x561b283453e0;  1 drivers
v0x561b281230d0_0 .net *"_ivl_2", 0 0, L_0x561b28345450;  1 drivers
v0x561b281231b0_0 .net *"_ivl_6", 0 0, L_0x561b28345650;  1 drivers
v0x561b28123270_0 .net *"_ivl_8", 0 0, L_0x561b283456f0;  1 drivers
v0x561b28123350_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28123440_0 .net "preset", 0 0, L_0x7fcde0581bb0;  alias, 1 drivers
v0x561b28123500_0 .net "q", 0 0, L_0x561b28345550;  alias, 1 drivers
v0x561b281235c0_0 .net "q_bar", 0 0, L_0x561b28345760;  alias, 1 drivers
v0x561b28123680_0 .net "reset", 0 0, L_0x561b28345aa0;  1 drivers
v0x561b281237d0_0 .net "set", 0 0, L_0x561b28345920;  1 drivers
S_0x561b28124100 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281227c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28346130 .functor AND 1, L_0x561b28345550, L_0x561b283464b0, C4<1>, C4<1>;
L_0x561b283461a0 .functor NOT 1, L_0x561b28346130, C4<0>, C4<0>, C4<0>;
L_0x561b283462b0 .functor AND 1, L_0x561b28345760, L_0x561b283464b0, C4<1>, C4<1>;
L_0x561b28346370 .functor NOT 1, L_0x561b283462b0, C4<0>, C4<0>, C4<0>;
v0x561b28125010_0 .net *"_ivl_0", 0 0, L_0x561b28346130;  1 drivers
v0x561b28125110_0 .net *"_ivl_4", 0 0, L_0x561b283462b0;  1 drivers
v0x561b281251f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28125290_0 .net "enable", 0 0, L_0x561b283464b0;  1 drivers
v0x561b28125330_0 .net "preset", 0 0, L_0x7fcde0581bb0;  alias, 1 drivers
v0x561b281253d0_0 .net "q", 0 0, L_0x561b28345dd0;  alias, 1 drivers
v0x561b28125470_0 .net "q_bar", 0 0, L_0x561b28345ff0;  alias, 1 drivers
v0x561b28125510_0 .net "reset", 0 0, L_0x561b28345760;  alias, 1 drivers
v0x561b28125600_0 .net "set", 0 0, L_0x561b28345550;  alias, 1 drivers
S_0x561b28124360 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28124100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28345ca0 .functor AND 1, L_0x561b283461a0, L_0x7fcde0581bb0, C4<1>, C4<1>;
L_0x561b28345d10 .functor AND 1, L_0x561b28345ca0, L_0x561b28345ff0, C4<1>, C4<1>;
L_0x561b28345dd0 .functor NOT 1, L_0x561b28345d10, C4<0>, C4<0>, C4<0>;
L_0x561b28345e90 .functor AND 1, L_0x561b28346370, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28345f30 .functor AND 1, L_0x561b28345e90, L_0x561b28345dd0, C4<1>, C4<1>;
L_0x561b28345ff0 .functor NOT 1, L_0x561b28345f30, C4<0>, C4<0>, C4<0>;
v0x561b28124620_0 .net *"_ivl_0", 0 0, L_0x561b28345ca0;  1 drivers
v0x561b28124720_0 .net *"_ivl_2", 0 0, L_0x561b28345d10;  1 drivers
v0x561b28124800_0 .net *"_ivl_6", 0 0, L_0x561b28345e90;  1 drivers
v0x561b281248c0_0 .net *"_ivl_8", 0 0, L_0x561b28345f30;  1 drivers
v0x561b281249a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28124a90_0 .net "preset", 0 0, L_0x7fcde0581bb0;  alias, 1 drivers
v0x561b28124b80_0 .net "q", 0 0, L_0x561b28345dd0;  alias, 1 drivers
v0x561b28124c40_0 .net "q_bar", 0 0, L_0x561b28345ff0;  alias, 1 drivers
v0x561b28124d00_0 .net "reset", 0 0, L_0x561b28346370;  1 drivers
v0x561b28124e50_0 .net "set", 0 0, L_0x561b283461a0;  1 drivers
S_0x561b28126860 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28347ab0 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349a50, C4<1>, C4<1>;
L_0x561b28347b20 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28347b90 .functor AND 1, L_0x561b28347b20, L_0x561b28347360, C4<1>, C4<1>;
L_0x561b28347c50 .functor OR 1, L_0x561b28347ab0, L_0x561b28347b90, C4<0>, C4<0>;
o0x7fcde06161a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2812a260_0 name=_ivl_0
v0x561b2812a360_0 .net *"_ivl_4", 0 0, L_0x561b28347ab0;  1 drivers
v0x561b2812a440_0 .net *"_ivl_6", 0 0, L_0x561b28347b20;  1 drivers
v0x561b2812a500_0 .net *"_ivl_8", 0 0, L_0x561b28347b90;  1 drivers
v0x561b2812a5e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2812a6d0_0 .net "data", 0 0, L_0x561b28349a50;  1 drivers
v0x561b2812a790_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b2812a830_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b2812a8d0_0 .net "out", 0 0, L_0x561b28346840;  1 drivers
v0x561b2812aa20_0 .net "q", 0 0, L_0x561b28347360;  1 drivers
v0x561b2812aac0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28346840 .functor MUXZ 1, o0x7fcde06161a8, L_0x561b28347360, L_0x561b2834a290, C4<>;
S_0x561b28126ab0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28126860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28347170 .functor NOT 1, L_0x561b28347c50, C4<0>, C4<0>, C4<0>;
L_0x561b28347a40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28129b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28129c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28129d10_0 .net "d", 0 0, L_0x561b28347c50;  1 drivers
v0x561b28129db0_0 .net "master_q", 0 0, L_0x561b28346ae0;  1 drivers
v0x561b28129e50_0 .net "master_q_bar", 0 0, L_0x561b28346cf0;  1 drivers
L_0x7fcde0581bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28129f40_0 .net "preset", 0 0, L_0x7fcde0581bf8;  1 drivers
v0x561b2812a070_0 .net "q", 0 0, L_0x561b28347360;  alias, 1 drivers
v0x561b2812a110_0 .net "q_bar", 0 0, L_0x561b28347580;  1 drivers
S_0x561b28126d90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28126ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28346df0 .functor AND 1, L_0x561b28347c50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28346eb0 .functor NOT 1, L_0x561b28346df0, C4<0>, C4<0>, C4<0>;
L_0x561b28346fc0 .functor AND 1, L_0x561b28347170, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28347030 .functor NOT 1, L_0x561b28346fc0, C4<0>, C4<0>, C4<0>;
v0x561b28127d20_0 .net *"_ivl_0", 0 0, L_0x561b28346df0;  1 drivers
v0x561b28127e20_0 .net *"_ivl_4", 0 0, L_0x561b28346fc0;  1 drivers
v0x561b28127f00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28127fa0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28128040_0 .net "preset", 0 0, L_0x7fcde0581bf8;  alias, 1 drivers
v0x561b281280e0_0 .net "q", 0 0, L_0x561b28346ae0;  alias, 1 drivers
v0x561b28128180_0 .net "q_bar", 0 0, L_0x561b28346cf0;  alias, 1 drivers
v0x561b28128220_0 .net "reset", 0 0, L_0x561b28347170;  1 drivers
v0x561b281282c0_0 .net "set", 0 0, L_0x561b28347c50;  alias, 1 drivers
S_0x561b28127080 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28126d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28346970 .functor AND 1, L_0x561b28346eb0, L_0x7fcde0581bf8, C4<1>, C4<1>;
L_0x561b283469e0 .functor AND 1, L_0x561b28346970, L_0x561b28346cf0, C4<1>, C4<1>;
L_0x561b28346ae0 .functor NOT 1, L_0x561b283469e0, C4<0>, C4<0>, C4<0>;
L_0x561b28346be0 .functor AND 1, L_0x561b28347030, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28346c80 .functor AND 1, L_0x561b28346be0, L_0x561b28346ae0, C4<1>, C4<1>;
L_0x561b28346cf0 .functor NOT 1, L_0x561b28346c80, C4<0>, C4<0>, C4<0>;
v0x561b28127360_0 .net *"_ivl_0", 0 0, L_0x561b28346970;  1 drivers
v0x561b28127460_0 .net *"_ivl_2", 0 0, L_0x561b283469e0;  1 drivers
v0x561b28127540_0 .net *"_ivl_6", 0 0, L_0x561b28346be0;  1 drivers
v0x561b28127600_0 .net *"_ivl_8", 0 0, L_0x561b28346c80;  1 drivers
v0x561b281276e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281277d0_0 .net "preset", 0 0, L_0x7fcde0581bf8;  alias, 1 drivers
v0x561b28127890_0 .net "q", 0 0, L_0x561b28346ae0;  alias, 1 drivers
v0x561b28127950_0 .net "q_bar", 0 0, L_0x561b28346cf0;  alias, 1 drivers
v0x561b28127a10_0 .net "reset", 0 0, L_0x561b28347030;  1 drivers
v0x561b28127b60_0 .net "set", 0 0, L_0x561b28346eb0;  1 drivers
S_0x561b28128490 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28126ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283476c0 .functor AND 1, L_0x561b28346ae0, L_0x561b28347a40, C4<1>, C4<1>;
L_0x561b28347730 .functor NOT 1, L_0x561b283476c0, C4<0>, C4<0>, C4<0>;
L_0x561b28347840 .functor AND 1, L_0x561b28346cf0, L_0x561b28347a40, C4<1>, C4<1>;
L_0x561b28347900 .functor NOT 1, L_0x561b28347840, C4<0>, C4<0>, C4<0>;
v0x561b281293d0_0 .net *"_ivl_0", 0 0, L_0x561b283476c0;  1 drivers
v0x561b281294d0_0 .net *"_ivl_4", 0 0, L_0x561b28347840;  1 drivers
v0x561b281295b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28129650_0 .net "enable", 0 0, L_0x561b28347a40;  1 drivers
v0x561b281296f0_0 .net "preset", 0 0, L_0x7fcde0581bf8;  alias, 1 drivers
v0x561b28129790_0 .net "q", 0 0, L_0x561b28347360;  alias, 1 drivers
v0x561b28129830_0 .net "q_bar", 0 0, L_0x561b28347580;  alias, 1 drivers
v0x561b281298d0_0 .net "reset", 0 0, L_0x561b28346cf0;  alias, 1 drivers
v0x561b281299c0_0 .net "set", 0 0, L_0x561b28346ae0;  alias, 1 drivers
S_0x561b281286f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28128490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28347230 .functor AND 1, L_0x561b28347730, L_0x7fcde0581bf8, C4<1>, C4<1>;
L_0x561b283472a0 .functor AND 1, L_0x561b28347230, L_0x561b28347580, C4<1>, C4<1>;
L_0x561b28347360 .functor NOT 1, L_0x561b283472a0, C4<0>, C4<0>, C4<0>;
L_0x561b28347420 .functor AND 1, L_0x561b28347900, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283474c0 .functor AND 1, L_0x561b28347420, L_0x561b28347360, C4<1>, C4<1>;
L_0x561b28347580 .functor NOT 1, L_0x561b283474c0, C4<0>, C4<0>, C4<0>;
v0x561b281289b0_0 .net *"_ivl_0", 0 0, L_0x561b28347230;  1 drivers
v0x561b28128ab0_0 .net *"_ivl_2", 0 0, L_0x561b283472a0;  1 drivers
v0x561b28128b90_0 .net *"_ivl_6", 0 0, L_0x561b28347420;  1 drivers
v0x561b28128c80_0 .net *"_ivl_8", 0 0, L_0x561b283474c0;  1 drivers
v0x561b28128d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28128e50_0 .net "preset", 0 0, L_0x7fcde0581bf8;  alias, 1 drivers
v0x561b28128f40_0 .net "q", 0 0, L_0x561b28347360;  alias, 1 drivers
v0x561b28129000_0 .net "q_bar", 0 0, L_0x561b28347580;  alias, 1 drivers
v0x561b281290c0_0 .net "reset", 0 0, L_0x561b28347900;  1 drivers
v0x561b28129210_0 .net "set", 0 0, L_0x561b28347730;  1 drivers
S_0x561b2812ac20 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b2810ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28349150 .functor AND 1, L_0x561b2834a0e0, L_0x561b28349b40, C4<1>, C4<1>;
L_0x561b283491c0 .functor NOT 1, L_0x561b2834a0e0, C4<0>, C4<0>, C4<0>;
L_0x561b28349230 .functor AND 1, L_0x561b283491c0, L_0x561b28348a00, C4<1>, C4<1>;
L_0x561b283492f0 .functor OR 1, L_0x561b28349150, L_0x561b28349230, C4<0>, C4<0>;
o0x7fcde0616e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2812e620_0 name=_ivl_0
v0x561b2812e720_0 .net *"_ivl_4", 0 0, L_0x561b28349150;  1 drivers
v0x561b2812e800_0 .net *"_ivl_6", 0 0, L_0x561b283491c0;  1 drivers
v0x561b2812e8c0_0 .net *"_ivl_8", 0 0, L_0x561b28349230;  1 drivers
v0x561b2812e9a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2812ea90_0 .net "data", 0 0, L_0x561b28349b40;  1 drivers
v0x561b2812eb50_0 .net "enable_in", 0 0, L_0x561b2834a0e0;  alias, 1 drivers
v0x561b2812ebf0_0 .net "enable_out", 0 0, L_0x561b2834a290;  alias, 1 drivers
v0x561b2812ec90_0 .net "out", 0 0, L_0x561b28347dd0;  1 drivers
v0x561b2812ede0_0 .net "q", 0 0, L_0x561b28348a00;  1 drivers
v0x561b2812ee80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28347dd0 .functor MUXZ 1, o0x7fcde0616e68, L_0x561b28348a00, L_0x561b2834a290, C4<>;
S_0x561b2812ae70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2812ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28348810 .functor NOT 1, L_0x561b283492f0, C4<0>, C4<0>, C4<0>;
L_0x561b283490e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2812df50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2812e010_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2812e0d0_0 .net "d", 0 0, L_0x561b283492f0;  1 drivers
v0x561b2812e170_0 .net "master_q", 0 0, L_0x561b28348180;  1 drivers
v0x561b2812e210_0 .net "master_q_bar", 0 0, L_0x561b28348390;  1 drivers
L_0x7fcde0581c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2812e300_0 .net "preset", 0 0, L_0x7fcde0581c40;  1 drivers
v0x561b2812e430_0 .net "q", 0 0, L_0x561b28348a00;  alias, 1 drivers
v0x561b2812e4d0_0 .net "q_bar", 0 0, L_0x561b28348c20;  1 drivers
S_0x561b2812b150 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2812ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28348490 .functor AND 1, L_0x561b283492f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28348550 .functor NOT 1, L_0x561b28348490, C4<0>, C4<0>, C4<0>;
L_0x561b28348660 .functor AND 1, L_0x561b28348810, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283486d0 .functor NOT 1, L_0x561b28348660, C4<0>, C4<0>, C4<0>;
v0x561b2812c0e0_0 .net *"_ivl_0", 0 0, L_0x561b28348490;  1 drivers
v0x561b2812c1e0_0 .net *"_ivl_4", 0 0, L_0x561b28348660;  1 drivers
v0x561b2812c2c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2812c360_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2812c400_0 .net "preset", 0 0, L_0x7fcde0581c40;  alias, 1 drivers
v0x561b2812c4a0_0 .net "q", 0 0, L_0x561b28348180;  alias, 1 drivers
v0x561b2812c540_0 .net "q_bar", 0 0, L_0x561b28348390;  alias, 1 drivers
v0x561b2812c5e0_0 .net "reset", 0 0, L_0x561b28348810;  1 drivers
v0x561b2812c680_0 .net "set", 0 0, L_0x561b283492f0;  alias, 1 drivers
S_0x561b2812b440 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2812b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2812f330 .functor AND 1, L_0x561b28348550, L_0x7fcde0581c40, C4<1>, C4<1>;
L_0x561b28348080 .functor AND 1, L_0x561b2812f330, L_0x561b28348390, C4<1>, C4<1>;
L_0x561b28348180 .functor NOT 1, L_0x561b28348080, C4<0>, C4<0>, C4<0>;
L_0x561b28348280 .functor AND 1, L_0x561b283486d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28348320 .functor AND 1, L_0x561b28348280, L_0x561b28348180, C4<1>, C4<1>;
L_0x561b28348390 .functor NOT 1, L_0x561b28348320, C4<0>, C4<0>, C4<0>;
v0x561b2812b720_0 .net *"_ivl_0", 0 0, L_0x561b2812f330;  1 drivers
v0x561b2812b820_0 .net *"_ivl_2", 0 0, L_0x561b28348080;  1 drivers
v0x561b2812b900_0 .net *"_ivl_6", 0 0, L_0x561b28348280;  1 drivers
v0x561b2812b9c0_0 .net *"_ivl_8", 0 0, L_0x561b28348320;  1 drivers
v0x561b2812baa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2812bb90_0 .net "preset", 0 0, L_0x7fcde0581c40;  alias, 1 drivers
v0x561b2812bc50_0 .net "q", 0 0, L_0x561b28348180;  alias, 1 drivers
v0x561b2812bd10_0 .net "q_bar", 0 0, L_0x561b28348390;  alias, 1 drivers
v0x561b2812bdd0_0 .net "reset", 0 0, L_0x561b283486d0;  1 drivers
v0x561b2812bf20_0 .net "set", 0 0, L_0x561b28348550;  1 drivers
S_0x561b2812c850 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2812ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28348d60 .functor AND 1, L_0x561b28348180, L_0x561b283490e0, C4<1>, C4<1>;
L_0x561b28348dd0 .functor NOT 1, L_0x561b28348d60, C4<0>, C4<0>, C4<0>;
L_0x561b28348ee0 .functor AND 1, L_0x561b28348390, L_0x561b283490e0, C4<1>, C4<1>;
L_0x561b28348fa0 .functor NOT 1, L_0x561b28348ee0, C4<0>, C4<0>, C4<0>;
v0x561b2812d790_0 .net *"_ivl_0", 0 0, L_0x561b28348d60;  1 drivers
v0x561b2812d890_0 .net *"_ivl_4", 0 0, L_0x561b28348ee0;  1 drivers
v0x561b2812d970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2812da10_0 .net "enable", 0 0, L_0x561b283490e0;  1 drivers
v0x561b2812dab0_0 .net "preset", 0 0, L_0x7fcde0581c40;  alias, 1 drivers
v0x561b2812db50_0 .net "q", 0 0, L_0x561b28348a00;  alias, 1 drivers
v0x561b2812dbf0_0 .net "q_bar", 0 0, L_0x561b28348c20;  alias, 1 drivers
v0x561b2812dc90_0 .net "reset", 0 0, L_0x561b28348390;  alias, 1 drivers
v0x561b2812dd80_0 .net "set", 0 0, L_0x561b28348180;  alias, 1 drivers
S_0x561b2812cab0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2812c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283488d0 .functor AND 1, L_0x561b28348dd0, L_0x7fcde0581c40, C4<1>, C4<1>;
L_0x561b28348940 .functor AND 1, L_0x561b283488d0, L_0x561b28348c20, C4<1>, C4<1>;
L_0x561b28348a00 .functor NOT 1, L_0x561b28348940, C4<0>, C4<0>, C4<0>;
L_0x561b28348ac0 .functor AND 1, L_0x561b28348fa0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28348b60 .functor AND 1, L_0x561b28348ac0, L_0x561b28348a00, C4<1>, C4<1>;
L_0x561b28348c20 .functor NOT 1, L_0x561b28348b60, C4<0>, C4<0>, C4<0>;
v0x561b2812cd70_0 .net *"_ivl_0", 0 0, L_0x561b283488d0;  1 drivers
v0x561b2812ce70_0 .net *"_ivl_2", 0 0, L_0x561b28348940;  1 drivers
v0x561b2812cf50_0 .net *"_ivl_6", 0 0, L_0x561b28348ac0;  1 drivers
v0x561b2812d040_0 .net *"_ivl_8", 0 0, L_0x561b28348b60;  1 drivers
v0x561b2812d120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2812d210_0 .net "preset", 0 0, L_0x7fcde0581c40;  alias, 1 drivers
v0x561b2812d300_0 .net "q", 0 0, L_0x561b28348a00;  alias, 1 drivers
v0x561b2812d3c0_0 .net "q_bar", 0 0, L_0x561b28348c20;  alias, 1 drivers
v0x561b2812d480_0 .net "reset", 0 0, L_0x561b28348fa0;  1 drivers
v0x561b2812d5d0_0 .net "set", 0 0, L_0x561b28348dd0;  1 drivers
S_0x561b2812f5b0 .scope module, "mem3" "byte_register" 12 30, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b28151710_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281517d0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b28151890_0 .net "enable_in", 0 0, L_0x561b28355fd0;  1 drivers
v0x561b28151a40_0 .net "enable_out", 0 0, L_0x561b283561d0;  1 drivers
v0x561b28151bf0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b28151c90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28355360 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28355450 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28355540 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28355630 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28355720 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28355810 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28355940 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28355a30 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28355b70_0_0 .concat [ 1 1 1 1], L_0x561b2834a7a0, L_0x561b2834bbb0, L_0x561b2834d050, L_0x561b2834e4f0;
LS_0x561b28355b70_0_4 .concat [ 1 1 1 1], L_0x561b2834f9f0, L_0x561b28350fc0, L_0x561b283525f0, L_0x561b28353c20;
L_0x561b28355b70 .concat [ 4 4 0 0], LS_0x561b28355b70_0_0, LS_0x561b28355b70_0_4;
S_0x561b2812f830 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2834b8c0 .functor AND 1, L_0x561b28355fd0, L_0x561b28355360, C4<1>, C4<1>;
L_0x561b2834b930 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b2834b9a0 .functor AND 1, L_0x561b2834b930, L_0x561b2834b1d0, C4<1>, C4<1>;
L_0x561b2834ba60 .functor OR 1, L_0x561b2834b8c0, L_0x561b2834b9a0, C4<0>, C4<0>;
o0x7fcde0617c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281331c0_0 name=_ivl_0
v0x561b281332c0_0 .net *"_ivl_4", 0 0, L_0x561b2834b8c0;  1 drivers
v0x561b281333a0_0 .net *"_ivl_6", 0 0, L_0x561b2834b930;  1 drivers
v0x561b28133460_0 .net *"_ivl_8", 0 0, L_0x561b2834b9a0;  1 drivers
v0x561b28133540_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28133630_0 .net "data", 0 0, L_0x561b28355360;  1 drivers
v0x561b281336f0_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b281337b0_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b28133870_0 .net "out", 0 0, L_0x561b2834a7a0;  1 drivers
v0x561b281339c0_0 .net "q", 0 0, L_0x561b2834b1d0;  1 drivers
v0x561b28133a60_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2834a7a0 .functor MUXZ 1, o0x7fcde0617c48, L_0x561b2834b1d0, L_0x561b283561d0, C4<>;
S_0x561b2812fb30 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2812f830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834afe0 .functor NOT 1, L_0x561b2834ba60, C4<0>, C4<0>, C4<0>;
L_0x561b2834b850 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28132af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28132bb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28132c70_0 .net "d", 0 0, L_0x561b2834ba60;  1 drivers
v0x561b28132d10_0 .net "master_q", 0 0, L_0x561b2834a9b0;  1 drivers
v0x561b28132db0_0 .net "master_q_bar", 0 0, L_0x561b2834ab90;  1 drivers
L_0x7fcde0581d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28132ea0_0 .net "preset", 0 0, L_0x7fcde0581d18;  1 drivers
v0x561b28132fd0_0 .net "q", 0 0, L_0x561b2834b1d0;  alias, 1 drivers
v0x561b28133070_0 .net "q_bar", 0 0, L_0x561b2834b3c0;  1 drivers
S_0x561b2812fe10 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2812fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834ac90 .functor AND 1, L_0x561b2834ba60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834ad50 .functor NOT 1, L_0x561b2834ac90, C4<0>, C4<0>, C4<0>;
L_0x561b2834ae60 .functor AND 1, L_0x561b2834afe0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834aed0 .functor NOT 1, L_0x561b2834ae60, C4<0>, C4<0>, C4<0>;
v0x561b28130d10_0 .net *"_ivl_0", 0 0, L_0x561b2834ac90;  1 drivers
v0x561b28130e10_0 .net *"_ivl_4", 0 0, L_0x561b2834ae60;  1 drivers
v0x561b28130ef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28130f90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28131030_0 .net "preset", 0 0, L_0x7fcde0581d18;  alias, 1 drivers
v0x561b281310d0_0 .net "q", 0 0, L_0x561b2834a9b0;  alias, 1 drivers
v0x561b28131170_0 .net "q_bar", 0 0, L_0x561b2834ab90;  alias, 1 drivers
v0x561b28131210_0 .net "reset", 0 0, L_0x561b2834afe0;  1 drivers
v0x561b281312b0_0 .net "set", 0 0, L_0x561b2834ba60;  alias, 1 drivers
S_0x561b28130100 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2812fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834a840 .functor AND 1, L_0x561b2834ad50, L_0x7fcde0581d18, C4<1>, C4<1>;
L_0x561b2834a8b0 .functor AND 1, L_0x561b2834a840, L_0x561b2834ab90, C4<1>, C4<1>;
L_0x561b2834a9b0 .functor NOT 1, L_0x561b2834a8b0, C4<0>, C4<0>, C4<0>;
L_0x561b2834aab0 .functor AND 1, L_0x561b2834aed0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834ab20 .functor AND 1, L_0x561b2834aab0, L_0x561b2834a9b0, C4<1>, C4<1>;
L_0x561b2834ab90 .functor NOT 1, L_0x561b2834ab20, C4<0>, C4<0>, C4<0>;
v0x561b281303e0_0 .net *"_ivl_0", 0 0, L_0x561b2834a840;  1 drivers
v0x561b281304e0_0 .net *"_ivl_2", 0 0, L_0x561b2834a8b0;  1 drivers
v0x561b281305c0_0 .net *"_ivl_6", 0 0, L_0x561b2834aab0;  1 drivers
v0x561b28130680_0 .net *"_ivl_8", 0 0, L_0x561b2834ab20;  1 drivers
v0x561b28130760_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28130850_0 .net "preset", 0 0, L_0x7fcde0581d18;  alias, 1 drivers
v0x561b28130910_0 .net "q", 0 0, L_0x561b2834a9b0;  alias, 1 drivers
v0x561b281309d0_0 .net "q_bar", 0 0, L_0x561b2834ab90;  alias, 1 drivers
v0x561b28130a90_0 .net "reset", 0 0, L_0x561b2834aed0;  1 drivers
v0x561b28130b50_0 .net "set", 0 0, L_0x561b2834ad50;  1 drivers
S_0x561b281313f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2812fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834b500 .functor AND 1, L_0x561b2834a9b0, L_0x561b2834b850, C4<1>, C4<1>;
L_0x561b2834b570 .functor NOT 1, L_0x561b2834b500, C4<0>, C4<0>, C4<0>;
L_0x561b2834b680 .functor AND 1, L_0x561b2834ab90, L_0x561b2834b850, C4<1>, C4<1>;
L_0x561b2834b740 .functor NOT 1, L_0x561b2834b680, C4<0>, C4<0>, C4<0>;
v0x561b28132330_0 .net *"_ivl_0", 0 0, L_0x561b2834b500;  1 drivers
v0x561b28132430_0 .net *"_ivl_4", 0 0, L_0x561b2834b680;  1 drivers
v0x561b28132510_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281325b0_0 .net "enable", 0 0, L_0x561b2834b850;  1 drivers
v0x561b28132650_0 .net "preset", 0 0, L_0x7fcde0581d18;  alias, 1 drivers
v0x561b281326f0_0 .net "q", 0 0, L_0x561b2834b1d0;  alias, 1 drivers
v0x561b28132790_0 .net "q_bar", 0 0, L_0x561b2834b3c0;  alias, 1 drivers
v0x561b28132830_0 .net "reset", 0 0, L_0x561b2834ab90;  alias, 1 drivers
v0x561b28132920_0 .net "set", 0 0, L_0x561b2834a9b0;  alias, 1 drivers
S_0x561b28131650 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281313f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834b0a0 .functor AND 1, L_0x561b2834b570, L_0x7fcde0581d18, C4<1>, C4<1>;
L_0x561b2834b110 .functor AND 1, L_0x561b2834b0a0, L_0x561b2834b3c0, C4<1>, C4<1>;
L_0x561b2834b1d0 .functor NOT 1, L_0x561b2834b110, C4<0>, C4<0>, C4<0>;
L_0x561b2834b290 .functor AND 1, L_0x561b2834b740, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834b300 .functor AND 1, L_0x561b2834b290, L_0x561b2834b1d0, C4<1>, C4<1>;
L_0x561b2834b3c0 .functor NOT 1, L_0x561b2834b300, C4<0>, C4<0>, C4<0>;
v0x561b28131910_0 .net *"_ivl_0", 0 0, L_0x561b2834b0a0;  1 drivers
v0x561b28131a10_0 .net *"_ivl_2", 0 0, L_0x561b2834b110;  1 drivers
v0x561b28131af0_0 .net *"_ivl_6", 0 0, L_0x561b2834b290;  1 drivers
v0x561b28131be0_0 .net *"_ivl_8", 0 0, L_0x561b2834b300;  1 drivers
v0x561b28131cc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28131db0_0 .net "preset", 0 0, L_0x7fcde0581d18;  alias, 1 drivers
v0x561b28131ea0_0 .net "q", 0 0, L_0x561b2834b1d0;  alias, 1 drivers
v0x561b28131f60_0 .net "q_bar", 0 0, L_0x561b2834b3c0;  alias, 1 drivers
v0x561b28132020_0 .net "reset", 0 0, L_0x561b2834b740;  1 drivers
v0x561b28132170_0 .net "set", 0 0, L_0x561b2834b570;  1 drivers
S_0x561b28133bc0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2834cd60 .functor AND 1, L_0x561b28355fd0, L_0x561b28355450, C4<1>, C4<1>;
L_0x561b2834cdd0 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b2834ce40 .functor AND 1, L_0x561b2834cdd0, L_0x561b2834c670, C4<1>, C4<1>;
L_0x561b2834cf00 .functor OR 1, L_0x561b2834cd60, L_0x561b2834ce40, C4<0>, C4<0>;
o0x7fcde0618968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281375c0_0 name=_ivl_0
v0x561b281376c0_0 .net *"_ivl_4", 0 0, L_0x561b2834cd60;  1 drivers
v0x561b281377a0_0 .net *"_ivl_6", 0 0, L_0x561b2834cdd0;  1 drivers
v0x561b28137860_0 .net *"_ivl_8", 0 0, L_0x561b2834ce40;  1 drivers
v0x561b28137940_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28137a30_0 .net "data", 0 0, L_0x561b28355450;  1 drivers
v0x561b28137af0_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b28137b90_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b28137c30_0 .net "out", 0 0, L_0x561b2834bbb0;  1 drivers
v0x561b28137d60_0 .net "q", 0 0, L_0x561b2834c670;  1 drivers
v0x561b28137e00_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2834bbb0 .functor MUXZ 1, o0x7fcde0618968, L_0x561b2834c670, L_0x561b283561d0, C4<>;
S_0x561b28133e30 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28133bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834c480 .functor NOT 1, L_0x561b2834cf00, C4<0>, C4<0>, C4<0>;
L_0x561b2834ccf0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28136ef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28136fb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28137070_0 .net "d", 0 0, L_0x561b2834cf00;  1 drivers
v0x561b28137110_0 .net "master_q", 0 0, L_0x561b2834be50;  1 drivers
v0x561b281371b0_0 .net "master_q_bar", 0 0, L_0x561b2834c030;  1 drivers
L_0x7fcde0581d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281372a0_0 .net "preset", 0 0, L_0x7fcde0581d60;  1 drivers
v0x561b281373d0_0 .net "q", 0 0, L_0x561b2834c670;  alias, 1 drivers
v0x561b28137470_0 .net "q_bar", 0 0, L_0x561b2834c860;  1 drivers
S_0x561b281340f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28133e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834c130 .functor AND 1, L_0x561b2834cf00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834c1f0 .functor NOT 1, L_0x561b2834c130, C4<0>, C4<0>, C4<0>;
L_0x561b2834c300 .functor AND 1, L_0x561b2834c480, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834c370 .functor NOT 1, L_0x561b2834c300, C4<0>, C4<0>, C4<0>;
v0x561b28135080_0 .net *"_ivl_0", 0 0, L_0x561b2834c130;  1 drivers
v0x561b28135180_0 .net *"_ivl_4", 0 0, L_0x561b2834c300;  1 drivers
v0x561b28135260_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28135300_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281353a0_0 .net "preset", 0 0, L_0x7fcde0581d60;  alias, 1 drivers
v0x561b28135440_0 .net "q", 0 0, L_0x561b2834be50;  alias, 1 drivers
v0x561b281354e0_0 .net "q_bar", 0 0, L_0x561b2834c030;  alias, 1 drivers
v0x561b28135580_0 .net "reset", 0 0, L_0x561b2834c480;  1 drivers
v0x561b28135620_0 .net "set", 0 0, L_0x561b2834cf00;  alias, 1 drivers
S_0x561b281343e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281340f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834bce0 .functor AND 1, L_0x561b2834c1f0, L_0x7fcde0581d60, C4<1>, C4<1>;
L_0x561b2834bd50 .functor AND 1, L_0x561b2834bce0, L_0x561b2834c030, C4<1>, C4<1>;
L_0x561b2834be50 .functor NOT 1, L_0x561b2834bd50, C4<0>, C4<0>, C4<0>;
L_0x561b2834bf50 .functor AND 1, L_0x561b2834c370, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834bfc0 .functor AND 1, L_0x561b2834bf50, L_0x561b2834be50, C4<1>, C4<1>;
L_0x561b2834c030 .functor NOT 1, L_0x561b2834bfc0, C4<0>, C4<0>, C4<0>;
v0x561b281346c0_0 .net *"_ivl_0", 0 0, L_0x561b2834bce0;  1 drivers
v0x561b281347c0_0 .net *"_ivl_2", 0 0, L_0x561b2834bd50;  1 drivers
v0x561b281348a0_0 .net *"_ivl_6", 0 0, L_0x561b2834bf50;  1 drivers
v0x561b28134960_0 .net *"_ivl_8", 0 0, L_0x561b2834bfc0;  1 drivers
v0x561b28134a40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28134b30_0 .net "preset", 0 0, L_0x7fcde0581d60;  alias, 1 drivers
v0x561b28134bf0_0 .net "q", 0 0, L_0x561b2834be50;  alias, 1 drivers
v0x561b28134cb0_0 .net "q_bar", 0 0, L_0x561b2834c030;  alias, 1 drivers
v0x561b28134d70_0 .net "reset", 0 0, L_0x561b2834c370;  1 drivers
v0x561b28134ec0_0 .net "set", 0 0, L_0x561b2834c1f0;  1 drivers
S_0x561b281357f0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28133e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834c9a0 .functor AND 1, L_0x561b2834be50, L_0x561b2834ccf0, C4<1>, C4<1>;
L_0x561b2834ca10 .functor NOT 1, L_0x561b2834c9a0, C4<0>, C4<0>, C4<0>;
L_0x561b2834cb20 .functor AND 1, L_0x561b2834c030, L_0x561b2834ccf0, C4<1>, C4<1>;
L_0x561b2834cbe0 .functor NOT 1, L_0x561b2834cb20, C4<0>, C4<0>, C4<0>;
v0x561b28136730_0 .net *"_ivl_0", 0 0, L_0x561b2834c9a0;  1 drivers
v0x561b28136830_0 .net *"_ivl_4", 0 0, L_0x561b2834cb20;  1 drivers
v0x561b28136910_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281369b0_0 .net "enable", 0 0, L_0x561b2834ccf0;  1 drivers
v0x561b28136a50_0 .net "preset", 0 0, L_0x7fcde0581d60;  alias, 1 drivers
v0x561b28136af0_0 .net "q", 0 0, L_0x561b2834c670;  alias, 1 drivers
v0x561b28136b90_0 .net "q_bar", 0 0, L_0x561b2834c860;  alias, 1 drivers
v0x561b28136c30_0 .net "reset", 0 0, L_0x561b2834c030;  alias, 1 drivers
v0x561b28136d20_0 .net "set", 0 0, L_0x561b2834be50;  alias, 1 drivers
S_0x561b28135a50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281357f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834c540 .functor AND 1, L_0x561b2834ca10, L_0x7fcde0581d60, C4<1>, C4<1>;
L_0x561b2834c5b0 .functor AND 1, L_0x561b2834c540, L_0x561b2834c860, C4<1>, C4<1>;
L_0x561b2834c670 .functor NOT 1, L_0x561b2834c5b0, C4<0>, C4<0>, C4<0>;
L_0x561b2834c730 .functor AND 1, L_0x561b2834cbe0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834c7a0 .functor AND 1, L_0x561b2834c730, L_0x561b2834c670, C4<1>, C4<1>;
L_0x561b2834c860 .functor NOT 1, L_0x561b2834c7a0, C4<0>, C4<0>, C4<0>;
v0x561b28135d10_0 .net *"_ivl_0", 0 0, L_0x561b2834c540;  1 drivers
v0x561b28135e10_0 .net *"_ivl_2", 0 0, L_0x561b2834c5b0;  1 drivers
v0x561b28135ef0_0 .net *"_ivl_6", 0 0, L_0x561b2834c730;  1 drivers
v0x561b28135fe0_0 .net *"_ivl_8", 0 0, L_0x561b2834c7a0;  1 drivers
v0x561b281360c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281361b0_0 .net "preset", 0 0, L_0x7fcde0581d60;  alias, 1 drivers
v0x561b281362a0_0 .net "q", 0 0, L_0x561b2834c670;  alias, 1 drivers
v0x561b28136360_0 .net "q_bar", 0 0, L_0x561b2834c860;  alias, 1 drivers
v0x561b28136420_0 .net "reset", 0 0, L_0x561b2834cbe0;  1 drivers
v0x561b28136570_0 .net "set", 0 0, L_0x561b2834ca10;  1 drivers
S_0x561b28137f40 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2834e200 .functor AND 1, L_0x561b28355fd0, L_0x561b28355540, C4<1>, C4<1>;
L_0x561b2834e270 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b2834e2e0 .functor AND 1, L_0x561b2834e270, L_0x561b2834db10, C4<1>, C4<1>;
L_0x561b2834e3a0 .functor OR 1, L_0x561b2834e200, L_0x561b2834e2e0, C4<0>, C4<0>;
o0x7fcde0619628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2813b9b0_0 name=_ivl_0
v0x561b2813bab0_0 .net *"_ivl_4", 0 0, L_0x561b2834e200;  1 drivers
v0x561b2813bb90_0 .net *"_ivl_6", 0 0, L_0x561b2834e270;  1 drivers
v0x561b2813bc50_0 .net *"_ivl_8", 0 0, L_0x561b2834e2e0;  1 drivers
v0x561b2813bd30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2813be20_0 .net "data", 0 0, L_0x561b28355540;  1 drivers
v0x561b2813bee0_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b2813bfd0_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b2813c0c0_0 .net "out", 0 0, L_0x561b2834d050;  1 drivers
v0x561b2813c210_0 .net "q", 0 0, L_0x561b2834db10;  1 drivers
v0x561b2813c2b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2834d050 .functor MUXZ 1, o0x7fcde0619628, L_0x561b2834db10, L_0x561b283561d0, C4<>;
S_0x561b28138190 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28137f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834d920 .functor NOT 1, L_0x561b2834e3a0, C4<0>, C4<0>, C4<0>;
L_0x561b2834e190 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2813b2e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813b3a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2813b460_0 .net "d", 0 0, L_0x561b2834e3a0;  1 drivers
v0x561b2813b500_0 .net "master_q", 0 0, L_0x561b2834d2f0;  1 drivers
v0x561b2813b5a0_0 .net "master_q_bar", 0 0, L_0x561b2834d4d0;  1 drivers
L_0x7fcde0581da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2813b690_0 .net "preset", 0 0, L_0x7fcde0581da8;  1 drivers
v0x561b2813b7c0_0 .net "q", 0 0, L_0x561b2834db10;  alias, 1 drivers
v0x561b2813b860_0 .net "q_bar", 0 0, L_0x561b2834dd00;  1 drivers
S_0x561b28138450 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28138190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834d5d0 .functor AND 1, L_0x561b2834e3a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834d690 .functor NOT 1, L_0x561b2834d5d0, C4<0>, C4<0>, C4<0>;
L_0x561b2834d7a0 .functor AND 1, L_0x561b2834d920, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834d810 .functor NOT 1, L_0x561b2834d7a0, C4<0>, C4<0>, C4<0>;
v0x561b28139410_0 .net *"_ivl_0", 0 0, L_0x561b2834d5d0;  1 drivers
v0x561b28139510_0 .net *"_ivl_4", 0 0, L_0x561b2834d7a0;  1 drivers
v0x561b281395f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28139690_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28139730_0 .net "preset", 0 0, L_0x7fcde0581da8;  alias, 1 drivers
v0x561b281397d0_0 .net "q", 0 0, L_0x561b2834d2f0;  alias, 1 drivers
v0x561b281398a0_0 .net "q_bar", 0 0, L_0x561b2834d4d0;  alias, 1 drivers
v0x561b28139970_0 .net "reset", 0 0, L_0x561b2834d920;  1 drivers
v0x561b28139a10_0 .net "set", 0 0, L_0x561b2834e3a0;  alias, 1 drivers
S_0x561b28138740 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28138450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834d180 .functor AND 1, L_0x561b2834d690, L_0x7fcde0581da8, C4<1>, C4<1>;
L_0x561b2834d1f0 .functor AND 1, L_0x561b2834d180, L_0x561b2834d4d0, C4<1>, C4<1>;
L_0x561b2834d2f0 .functor NOT 1, L_0x561b2834d1f0, C4<0>, C4<0>, C4<0>;
L_0x561b2834d3f0 .functor AND 1, L_0x561b2834d810, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834d460 .functor AND 1, L_0x561b2834d3f0, L_0x561b2834d2f0, C4<1>, C4<1>;
L_0x561b2834d4d0 .functor NOT 1, L_0x561b2834d460, C4<0>, C4<0>, C4<0>;
v0x561b28138a20_0 .net *"_ivl_0", 0 0, L_0x561b2834d180;  1 drivers
v0x561b28138b20_0 .net *"_ivl_2", 0 0, L_0x561b2834d1f0;  1 drivers
v0x561b28138c00_0 .net *"_ivl_6", 0 0, L_0x561b2834d3f0;  1 drivers
v0x561b28138cf0_0 .net *"_ivl_8", 0 0, L_0x561b2834d460;  1 drivers
v0x561b28138dd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28138ec0_0 .net "preset", 0 0, L_0x7fcde0581da8;  alias, 1 drivers
v0x561b28138f80_0 .net "q", 0 0, L_0x561b2834d2f0;  alias, 1 drivers
v0x561b28139040_0 .net "q_bar", 0 0, L_0x561b2834d4d0;  alias, 1 drivers
v0x561b28139100_0 .net "reset", 0 0, L_0x561b2834d810;  1 drivers
v0x561b28139250_0 .net "set", 0 0, L_0x561b2834d690;  1 drivers
S_0x561b28139be0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28138190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834de40 .functor AND 1, L_0x561b2834d2f0, L_0x561b2834e190, C4<1>, C4<1>;
L_0x561b2834deb0 .functor NOT 1, L_0x561b2834de40, C4<0>, C4<0>, C4<0>;
L_0x561b2834dfc0 .functor AND 1, L_0x561b2834d4d0, L_0x561b2834e190, C4<1>, C4<1>;
L_0x561b2834e080 .functor NOT 1, L_0x561b2834dfc0, C4<0>, C4<0>, C4<0>;
v0x561b2813ab20_0 .net *"_ivl_0", 0 0, L_0x561b2834de40;  1 drivers
v0x561b2813ac20_0 .net *"_ivl_4", 0 0, L_0x561b2834dfc0;  1 drivers
v0x561b2813ad00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813ada0_0 .net "enable", 0 0, L_0x561b2834e190;  1 drivers
v0x561b2813ae40_0 .net "preset", 0 0, L_0x7fcde0581da8;  alias, 1 drivers
v0x561b2813aee0_0 .net "q", 0 0, L_0x561b2834db10;  alias, 1 drivers
v0x561b2813af80_0 .net "q_bar", 0 0, L_0x561b2834dd00;  alias, 1 drivers
v0x561b2813b020_0 .net "reset", 0 0, L_0x561b2834d4d0;  alias, 1 drivers
v0x561b2813b110_0 .net "set", 0 0, L_0x561b2834d2f0;  alias, 1 drivers
S_0x561b28139e40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28139be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834d9e0 .functor AND 1, L_0x561b2834deb0, L_0x7fcde0581da8, C4<1>, C4<1>;
L_0x561b2834da50 .functor AND 1, L_0x561b2834d9e0, L_0x561b2834dd00, C4<1>, C4<1>;
L_0x561b2834db10 .functor NOT 1, L_0x561b2834da50, C4<0>, C4<0>, C4<0>;
L_0x561b2834dbd0 .functor AND 1, L_0x561b2834e080, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834dc40 .functor AND 1, L_0x561b2834dbd0, L_0x561b2834db10, C4<1>, C4<1>;
L_0x561b2834dd00 .functor NOT 1, L_0x561b2834dc40, C4<0>, C4<0>, C4<0>;
v0x561b2813a100_0 .net *"_ivl_0", 0 0, L_0x561b2834d9e0;  1 drivers
v0x561b2813a200_0 .net *"_ivl_2", 0 0, L_0x561b2834da50;  1 drivers
v0x561b2813a2e0_0 .net *"_ivl_6", 0 0, L_0x561b2834dbd0;  1 drivers
v0x561b2813a3d0_0 .net *"_ivl_8", 0 0, L_0x561b2834dc40;  1 drivers
v0x561b2813a4b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813a5a0_0 .net "preset", 0 0, L_0x7fcde0581da8;  alias, 1 drivers
v0x561b2813a690_0 .net "q", 0 0, L_0x561b2834db10;  alias, 1 drivers
v0x561b2813a750_0 .net "q_bar", 0 0, L_0x561b2834dd00;  alias, 1 drivers
v0x561b2813a810_0 .net "reset", 0 0, L_0x561b2834e080;  1 drivers
v0x561b2813a960_0 .net "set", 0 0, L_0x561b2834deb0;  1 drivers
S_0x561b2813c410 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2834f6d0 .functor AND 1, L_0x561b28355fd0, L_0x561b28355630, C4<1>, C4<1>;
L_0x561b2834f740 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b2834f7b0 .functor AND 1, L_0x561b2834f740, L_0x561b2834efe0, C4<1>, C4<1>;
L_0x561b2834f870 .functor OR 1, L_0x561b2834f6d0, L_0x561b2834f7b0, C4<0>, C4<0>;
o0x7fcde061a2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2813fde0_0 name=_ivl_0
v0x561b2813fee0_0 .net *"_ivl_4", 0 0, L_0x561b2834f6d0;  1 drivers
v0x561b2813ffc0_0 .net *"_ivl_6", 0 0, L_0x561b2834f740;  1 drivers
v0x561b28140080_0 .net *"_ivl_8", 0 0, L_0x561b2834f7b0;  1 drivers
v0x561b28140160_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28140250_0 .net "data", 0 0, L_0x561b28355630;  1 drivers
v0x561b28140310_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b281403b0_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b28140450_0 .net "out", 0 0, L_0x561b2834e4f0;  1 drivers
v0x561b281405a0_0 .net "q", 0 0, L_0x561b2834efe0;  1 drivers
v0x561b28140640_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2834e4f0 .functor MUXZ 1, o0x7fcde061a2e8, L_0x561b2834efe0, L_0x561b283561d0, C4<>;
S_0x561b2813c660 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2813c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834edf0 .functor NOT 1, L_0x561b2834f870, C4<0>, C4<0>, C4<0>;
L_0x561b2834f660 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2813f710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813f7d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2813f890_0 .net "d", 0 0, L_0x561b2834f870;  1 drivers
v0x561b2813f930_0 .net "master_q", 0 0, L_0x561b2834e790;  1 drivers
v0x561b2813f9d0_0 .net "master_q_bar", 0 0, L_0x561b2834e970;  1 drivers
L_0x7fcde0581df0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2813fac0_0 .net "preset", 0 0, L_0x7fcde0581df0;  1 drivers
v0x561b2813fbf0_0 .net "q", 0 0, L_0x561b2834efe0;  alias, 1 drivers
v0x561b2813fc90_0 .net "q_bar", 0 0, L_0x561b2834f1d0;  1 drivers
S_0x561b2813c940 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2813c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834ea70 .functor AND 1, L_0x561b2834f870, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834eb30 .functor NOT 1, L_0x561b2834ea70, C4<0>, C4<0>, C4<0>;
L_0x561b2834ec40 .functor AND 1, L_0x561b2834edf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2834ecb0 .functor NOT 1, L_0x561b2834ec40, C4<0>, C4<0>, C4<0>;
v0x561b2813d8d0_0 .net *"_ivl_0", 0 0, L_0x561b2834ea70;  1 drivers
v0x561b2813d9d0_0 .net *"_ivl_4", 0 0, L_0x561b2834ec40;  1 drivers
v0x561b2813dab0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813db50_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2813dbf0_0 .net "preset", 0 0, L_0x7fcde0581df0;  alias, 1 drivers
v0x561b2813dc90_0 .net "q", 0 0, L_0x561b2834e790;  alias, 1 drivers
v0x561b2813dd30_0 .net "q_bar", 0 0, L_0x561b2834e970;  alias, 1 drivers
v0x561b2813ddd0_0 .net "reset", 0 0, L_0x561b2834edf0;  1 drivers
v0x561b2813de70_0 .net "set", 0 0, L_0x561b2834f870;  alias, 1 drivers
S_0x561b2813cc30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2813c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834e620 .functor AND 1, L_0x561b2834eb30, L_0x7fcde0581df0, C4<1>, C4<1>;
L_0x561b2834e690 .functor AND 1, L_0x561b2834e620, L_0x561b2834e970, C4<1>, C4<1>;
L_0x561b2834e790 .functor NOT 1, L_0x561b2834e690, C4<0>, C4<0>, C4<0>;
L_0x561b2834e890 .functor AND 1, L_0x561b2834ecb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834e900 .functor AND 1, L_0x561b2834e890, L_0x561b2834e790, C4<1>, C4<1>;
L_0x561b2834e970 .functor NOT 1, L_0x561b2834e900, C4<0>, C4<0>, C4<0>;
v0x561b2813cf10_0 .net *"_ivl_0", 0 0, L_0x561b2834e620;  1 drivers
v0x561b2813d010_0 .net *"_ivl_2", 0 0, L_0x561b2834e690;  1 drivers
v0x561b2813d0f0_0 .net *"_ivl_6", 0 0, L_0x561b2834e890;  1 drivers
v0x561b2813d1b0_0 .net *"_ivl_8", 0 0, L_0x561b2834e900;  1 drivers
v0x561b2813d290_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813d380_0 .net "preset", 0 0, L_0x7fcde0581df0;  alias, 1 drivers
v0x561b2813d440_0 .net "q", 0 0, L_0x561b2834e790;  alias, 1 drivers
v0x561b2813d500_0 .net "q_bar", 0 0, L_0x561b2834e970;  alias, 1 drivers
v0x561b2813d5c0_0 .net "reset", 0 0, L_0x561b2834ecb0;  1 drivers
v0x561b2813d710_0 .net "set", 0 0, L_0x561b2834eb30;  1 drivers
S_0x561b2813e040 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2813c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834f310 .functor AND 1, L_0x561b2834e790, L_0x561b2834f660, C4<1>, C4<1>;
L_0x561b2834f380 .functor NOT 1, L_0x561b2834f310, C4<0>, C4<0>, C4<0>;
L_0x561b2834f490 .functor AND 1, L_0x561b2834e970, L_0x561b2834f660, C4<1>, C4<1>;
L_0x561b2834f550 .functor NOT 1, L_0x561b2834f490, C4<0>, C4<0>, C4<0>;
v0x561b2813ef50_0 .net *"_ivl_0", 0 0, L_0x561b2834f310;  1 drivers
v0x561b2813f050_0 .net *"_ivl_4", 0 0, L_0x561b2834f490;  1 drivers
v0x561b2813f130_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813f1d0_0 .net "enable", 0 0, L_0x561b2834f660;  1 drivers
v0x561b2813f270_0 .net "preset", 0 0, L_0x7fcde0581df0;  alias, 1 drivers
v0x561b2813f310_0 .net "q", 0 0, L_0x561b2834efe0;  alias, 1 drivers
v0x561b2813f3b0_0 .net "q_bar", 0 0, L_0x561b2834f1d0;  alias, 1 drivers
v0x561b2813f450_0 .net "reset", 0 0, L_0x561b2834e970;  alias, 1 drivers
v0x561b2813f540_0 .net "set", 0 0, L_0x561b2834e790;  alias, 1 drivers
S_0x561b2813e2a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2813e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834eeb0 .functor AND 1, L_0x561b2834f380, L_0x7fcde0581df0, C4<1>, C4<1>;
L_0x561b2834ef20 .functor AND 1, L_0x561b2834eeb0, L_0x561b2834f1d0, C4<1>, C4<1>;
L_0x561b2834efe0 .functor NOT 1, L_0x561b2834ef20, C4<0>, C4<0>, C4<0>;
L_0x561b2834f0a0 .functor AND 1, L_0x561b2834f550, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834f110 .functor AND 1, L_0x561b2834f0a0, L_0x561b2834efe0, C4<1>, C4<1>;
L_0x561b2834f1d0 .functor NOT 1, L_0x561b2834f110, C4<0>, C4<0>, C4<0>;
v0x561b2813e560_0 .net *"_ivl_0", 0 0, L_0x561b2834eeb0;  1 drivers
v0x561b2813e660_0 .net *"_ivl_2", 0 0, L_0x561b2834ef20;  1 drivers
v0x561b2813e740_0 .net *"_ivl_6", 0 0, L_0x561b2834f0a0;  1 drivers
v0x561b2813e800_0 .net *"_ivl_8", 0 0, L_0x561b2834f110;  1 drivers
v0x561b2813e8e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2813e9d0_0 .net "preset", 0 0, L_0x7fcde0581df0;  alias, 1 drivers
v0x561b2813eac0_0 .net "q", 0 0, L_0x561b2834efe0;  alias, 1 drivers
v0x561b2813eb80_0 .net "q_bar", 0 0, L_0x561b2834f1d0;  alias, 1 drivers
v0x561b2813ec40_0 .net "reset", 0 0, L_0x561b2834f550;  1 drivers
v0x561b2813ed90_0 .net "set", 0 0, L_0x561b2834f380;  1 drivers
S_0x561b281407a0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28350c80 .functor AND 1, L_0x561b28355fd0, L_0x561b28355720, C4<1>, C4<1>;
L_0x561b28350d10 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b28350d80 .functor AND 1, L_0x561b28350d10, L_0x561b28350510, C4<1>, C4<1>;
L_0x561b28350e40 .functor OR 1, L_0x561b28350c80, L_0x561b28350d80, C4<0>, C4<0>;
o0x7fcde061afa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281441c0_0 name=_ivl_0
v0x561b281442c0_0 .net *"_ivl_4", 0 0, L_0x561b28350c80;  1 drivers
v0x561b281443a0_0 .net *"_ivl_6", 0 0, L_0x561b28350d10;  1 drivers
v0x561b28144460_0 .net *"_ivl_8", 0 0, L_0x561b28350d80;  1 drivers
v0x561b28144540_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28144630_0 .net "data", 0 0, L_0x561b28355720;  1 drivers
v0x561b281446f0_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b28144820_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b28144950_0 .net "out", 0 0, L_0x561b2834f9f0;  1 drivers
v0x561b28144aa0_0 .net "q", 0 0, L_0x561b28350510;  1 drivers
v0x561b28144b40_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2834f9f0 .functor MUXZ 1, o0x7fcde061afa8, L_0x561b28350510, L_0x561b283561d0, C4<>;
S_0x561b28140a40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281407a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28350320 .functor NOT 1, L_0x561b28350e40, C4<0>, C4<0>, C4<0>;
L_0x561b28350c10 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28143af0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28143bb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28143c70_0 .net "d", 0 0, L_0x561b28350e40;  1 drivers
v0x561b28143d10_0 .net "master_q", 0 0, L_0x561b2834fc90;  1 drivers
v0x561b28143db0_0 .net "master_q_bar", 0 0, L_0x561b2834fea0;  1 drivers
L_0x7fcde0581e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28143ea0_0 .net "preset", 0 0, L_0x7fcde0581e38;  1 drivers
v0x561b28143fd0_0 .net "q", 0 0, L_0x561b28350510;  alias, 1 drivers
v0x561b28144070_0 .net "q_bar", 0 0, L_0x561b28350750;  1 drivers
S_0x561b28140d20 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28140a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2834ffa0 .functor AND 1, L_0x561b28350e40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28350060 .functor NOT 1, L_0x561b2834ffa0, C4<0>, C4<0>, C4<0>;
L_0x561b28350170 .functor AND 1, L_0x561b28350320, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283501e0 .functor NOT 1, L_0x561b28350170, C4<0>, C4<0>, C4<0>;
v0x561b28141cb0_0 .net *"_ivl_0", 0 0, L_0x561b2834ffa0;  1 drivers
v0x561b28141db0_0 .net *"_ivl_4", 0 0, L_0x561b28350170;  1 drivers
v0x561b28141e90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28141f30_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28141fd0_0 .net "preset", 0 0, L_0x7fcde0581e38;  alias, 1 drivers
v0x561b28142070_0 .net "q", 0 0, L_0x561b2834fc90;  alias, 1 drivers
v0x561b28142110_0 .net "q_bar", 0 0, L_0x561b2834fea0;  alias, 1 drivers
v0x561b281421b0_0 .net "reset", 0 0, L_0x561b28350320;  1 drivers
v0x561b28142250_0 .net "set", 0 0, L_0x561b28350e40;  alias, 1 drivers
S_0x561b28141010 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28140d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2834fb20 .functor AND 1, L_0x561b28350060, L_0x7fcde0581e38, C4<1>, C4<1>;
L_0x561b2834fb90 .functor AND 1, L_0x561b2834fb20, L_0x561b2834fea0, C4<1>, C4<1>;
L_0x561b2834fc90 .functor NOT 1, L_0x561b2834fb90, C4<0>, C4<0>, C4<0>;
L_0x561b2834fd90 .functor AND 1, L_0x561b283501e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2834fe30 .functor AND 1, L_0x561b2834fd90, L_0x561b2834fc90, C4<1>, C4<1>;
L_0x561b2834fea0 .functor NOT 1, L_0x561b2834fe30, C4<0>, C4<0>, C4<0>;
v0x561b281412f0_0 .net *"_ivl_0", 0 0, L_0x561b2834fb20;  1 drivers
v0x561b281413f0_0 .net *"_ivl_2", 0 0, L_0x561b2834fb90;  1 drivers
v0x561b281414d0_0 .net *"_ivl_6", 0 0, L_0x561b2834fd90;  1 drivers
v0x561b28141590_0 .net *"_ivl_8", 0 0, L_0x561b2834fe30;  1 drivers
v0x561b28141670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28141760_0 .net "preset", 0 0, L_0x7fcde0581e38;  alias, 1 drivers
v0x561b28141820_0 .net "q", 0 0, L_0x561b2834fc90;  alias, 1 drivers
v0x561b281418e0_0 .net "q_bar", 0 0, L_0x561b2834fea0;  alias, 1 drivers
v0x561b281419a0_0 .net "reset", 0 0, L_0x561b283501e0;  1 drivers
v0x561b28141af0_0 .net "set", 0 0, L_0x561b28350060;  1 drivers
S_0x561b28142420 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28140a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28350890 .functor AND 1, L_0x561b2834fc90, L_0x561b28350c10, C4<1>, C4<1>;
L_0x561b28350900 .functor NOT 1, L_0x561b28350890, C4<0>, C4<0>, C4<0>;
L_0x561b28350a10 .functor AND 1, L_0x561b2834fea0, L_0x561b28350c10, C4<1>, C4<1>;
L_0x561b28350ad0 .functor NOT 1, L_0x561b28350a10, C4<0>, C4<0>, C4<0>;
v0x561b28143330_0 .net *"_ivl_0", 0 0, L_0x561b28350890;  1 drivers
v0x561b28143430_0 .net *"_ivl_4", 0 0, L_0x561b28350a10;  1 drivers
v0x561b28143510_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281435b0_0 .net "enable", 0 0, L_0x561b28350c10;  1 drivers
v0x561b28143650_0 .net "preset", 0 0, L_0x7fcde0581e38;  alias, 1 drivers
v0x561b281436f0_0 .net "q", 0 0, L_0x561b28350510;  alias, 1 drivers
v0x561b28143790_0 .net "q_bar", 0 0, L_0x561b28350750;  alias, 1 drivers
v0x561b28143830_0 .net "reset", 0 0, L_0x561b2834fea0;  alias, 1 drivers
v0x561b28143920_0 .net "set", 0 0, L_0x561b2834fc90;  alias, 1 drivers
S_0x561b28142680 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28142420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283503e0 .functor AND 1, L_0x561b28350900, L_0x7fcde0581e38, C4<1>, C4<1>;
L_0x561b28350450 .functor AND 1, L_0x561b283503e0, L_0x561b28350750, C4<1>, C4<1>;
L_0x561b28350510 .functor NOT 1, L_0x561b28350450, C4<0>, C4<0>, C4<0>;
L_0x561b283505d0 .functor AND 1, L_0x561b28350ad0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28350690 .functor AND 1, L_0x561b283505d0, L_0x561b28350510, C4<1>, C4<1>;
L_0x561b28350750 .functor NOT 1, L_0x561b28350690, C4<0>, C4<0>, C4<0>;
v0x561b28142940_0 .net *"_ivl_0", 0 0, L_0x561b283503e0;  1 drivers
v0x561b28142a40_0 .net *"_ivl_2", 0 0, L_0x561b28350450;  1 drivers
v0x561b28142b20_0 .net *"_ivl_6", 0 0, L_0x561b283505d0;  1 drivers
v0x561b28142be0_0 .net *"_ivl_8", 0 0, L_0x561b28350690;  1 drivers
v0x561b28142cc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28142db0_0 .net "preset", 0 0, L_0x7fcde0581e38;  alias, 1 drivers
v0x561b28142ea0_0 .net "q", 0 0, L_0x561b28350510;  alias, 1 drivers
v0x561b28142f60_0 .net "q_bar", 0 0, L_0x561b28350750;  alias, 1 drivers
v0x561b28143020_0 .net "reset", 0 0, L_0x561b28350ad0;  1 drivers
v0x561b28143170_0 .net "set", 0 0, L_0x561b28350900;  1 drivers
S_0x561b28144ca0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283522b0 .functor AND 1, L_0x561b28355fd0, L_0x561b28355810, C4<1>, C4<1>;
L_0x561b28352340 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b283523b0 .functor AND 1, L_0x561b28352340, L_0x561b28351b40, C4<1>, C4<1>;
L_0x561b28352470 .functor OR 1, L_0x561b283522b0, L_0x561b283523b0, C4<0>, C4<0>;
o0x7fcde061bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281485d0_0 name=_ivl_0
v0x561b281486d0_0 .net *"_ivl_4", 0 0, L_0x561b283522b0;  1 drivers
v0x561b281487b0_0 .net *"_ivl_6", 0 0, L_0x561b28352340;  1 drivers
v0x561b28148870_0 .net *"_ivl_8", 0 0, L_0x561b283523b0;  1 drivers
v0x561b28148950_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28148a40_0 .net "data", 0 0, L_0x561b28355810;  1 drivers
v0x561b28148b00_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b28148ba0_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b28148c40_0 .net "out", 0 0, L_0x561b28350fc0;  1 drivers
v0x561b28148d90_0 .net "q", 0 0, L_0x561b28351b40;  1 drivers
v0x561b28148e30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28350fc0 .functor MUXZ 1, o0x7fcde061bc68, L_0x561b28351b40, L_0x561b283561d0, C4<>;
S_0x561b28144ef0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28144ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28351930 .functor NOT 1, L_0x561b28352470, C4<0>, C4<0>, C4<0>;
L_0x561b28352240 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28147f00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28147fc0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28148080_0 .net "d", 0 0, L_0x561b28352470;  1 drivers
v0x561b28148120_0 .net "master_q", 0 0, L_0x561b28351260;  1 drivers
v0x561b281481c0_0 .net "master_q_bar", 0 0, L_0x561b28351490;  1 drivers
L_0x7fcde0581e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281482b0_0 .net "preset", 0 0, L_0x7fcde0581e80;  1 drivers
v0x561b281483e0_0 .net "q", 0 0, L_0x561b28351b40;  alias, 1 drivers
v0x561b28148480_0 .net "q_bar", 0 0, L_0x561b28351d80;  1 drivers
S_0x561b28145180 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28144ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28351590 .functor AND 1, L_0x561b28352470, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28351650 .functor NOT 1, L_0x561b28351590, C4<0>, C4<0>, C4<0>;
L_0x561b28351760 .functor AND 1, L_0x561b28351930, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283517f0 .functor NOT 1, L_0x561b28351760, C4<0>, C4<0>, C4<0>;
v0x561b281460c0_0 .net *"_ivl_0", 0 0, L_0x561b28351590;  1 drivers
v0x561b281461c0_0 .net *"_ivl_4", 0 0, L_0x561b28351760;  1 drivers
v0x561b281462a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28146340_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281463e0_0 .net "preset", 0 0, L_0x7fcde0581e80;  alias, 1 drivers
v0x561b28146480_0 .net "q", 0 0, L_0x561b28351260;  alias, 1 drivers
v0x561b28146520_0 .net "q_bar", 0 0, L_0x561b28351490;  alias, 1 drivers
v0x561b281465c0_0 .net "reset", 0 0, L_0x561b28351930;  1 drivers
v0x561b28146660_0 .net "set", 0 0, L_0x561b28352470;  alias, 1 drivers
S_0x561b28145420 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28145180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283510f0 .functor AND 1, L_0x561b28351650, L_0x7fcde0581e80, C4<1>, C4<1>;
L_0x561b28351160 .functor AND 1, L_0x561b283510f0, L_0x561b28351490, C4<1>, C4<1>;
L_0x561b28351260 .functor NOT 1, L_0x561b28351160, C4<0>, C4<0>, C4<0>;
L_0x561b28351360 .functor AND 1, L_0x561b283517f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28351420 .functor AND 1, L_0x561b28351360, L_0x561b28351260, C4<1>, C4<1>;
L_0x561b28351490 .functor NOT 1, L_0x561b28351420, C4<0>, C4<0>, C4<0>;
v0x561b28145700_0 .net *"_ivl_0", 0 0, L_0x561b283510f0;  1 drivers
v0x561b28145800_0 .net *"_ivl_2", 0 0, L_0x561b28351160;  1 drivers
v0x561b281458e0_0 .net *"_ivl_6", 0 0, L_0x561b28351360;  1 drivers
v0x561b281459a0_0 .net *"_ivl_8", 0 0, L_0x561b28351420;  1 drivers
v0x561b28145a80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28145b70_0 .net "preset", 0 0, L_0x7fcde0581e80;  alias, 1 drivers
v0x561b28145c30_0 .net "q", 0 0, L_0x561b28351260;  alias, 1 drivers
v0x561b28145cf0_0 .net "q_bar", 0 0, L_0x561b28351490;  alias, 1 drivers
v0x561b28145db0_0 .net "reset", 0 0, L_0x561b283517f0;  1 drivers
v0x561b28145f00_0 .net "set", 0 0, L_0x561b28351650;  1 drivers
S_0x561b28146830 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28144ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28351ec0 .functor AND 1, L_0x561b28351260, L_0x561b28352240, C4<1>, C4<1>;
L_0x561b28351f30 .functor NOT 1, L_0x561b28351ec0, C4<0>, C4<0>, C4<0>;
L_0x561b28352040 .functor AND 1, L_0x561b28351490, L_0x561b28352240, C4<1>, C4<1>;
L_0x561b28352100 .functor NOT 1, L_0x561b28352040, C4<0>, C4<0>, C4<0>;
v0x561b28147740_0 .net *"_ivl_0", 0 0, L_0x561b28351ec0;  1 drivers
v0x561b28147840_0 .net *"_ivl_4", 0 0, L_0x561b28352040;  1 drivers
v0x561b28147920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281479c0_0 .net "enable", 0 0, L_0x561b28352240;  1 drivers
v0x561b28147a60_0 .net "preset", 0 0, L_0x7fcde0581e80;  alias, 1 drivers
v0x561b28147b00_0 .net "q", 0 0, L_0x561b28351b40;  alias, 1 drivers
v0x561b28147ba0_0 .net "q_bar", 0 0, L_0x561b28351d80;  alias, 1 drivers
v0x561b28147c40_0 .net "reset", 0 0, L_0x561b28351490;  alias, 1 drivers
v0x561b28147d30_0 .net "set", 0 0, L_0x561b28351260;  alias, 1 drivers
S_0x561b28146a90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28146830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283519f0 .functor AND 1, L_0x561b28351f30, L_0x7fcde0581e80, C4<1>, C4<1>;
L_0x561b28351a80 .functor AND 1, L_0x561b283519f0, L_0x561b28351d80, C4<1>, C4<1>;
L_0x561b28351b40 .functor NOT 1, L_0x561b28351a80, C4<0>, C4<0>, C4<0>;
L_0x561b28351c00 .functor AND 1, L_0x561b28352100, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28351cc0 .functor AND 1, L_0x561b28351c00, L_0x561b28351b40, C4<1>, C4<1>;
L_0x561b28351d80 .functor NOT 1, L_0x561b28351cc0, C4<0>, C4<0>, C4<0>;
v0x561b28146d50_0 .net *"_ivl_0", 0 0, L_0x561b283519f0;  1 drivers
v0x561b28146e50_0 .net *"_ivl_2", 0 0, L_0x561b28351a80;  1 drivers
v0x561b28146f30_0 .net *"_ivl_6", 0 0, L_0x561b28351c00;  1 drivers
v0x561b28146ff0_0 .net *"_ivl_8", 0 0, L_0x561b28351cc0;  1 drivers
v0x561b281470d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281471c0_0 .net "preset", 0 0, L_0x7fcde0581e80;  alias, 1 drivers
v0x561b281472b0_0 .net "q", 0 0, L_0x561b28351b40;  alias, 1 drivers
v0x561b28147370_0 .net "q_bar", 0 0, L_0x561b28351d80;  alias, 1 drivers
v0x561b28147430_0 .net "reset", 0 0, L_0x561b28352100;  1 drivers
v0x561b28147580_0 .net "set", 0 0, L_0x561b28351f30;  1 drivers
S_0x561b28148f90 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283538e0 .functor AND 1, L_0x561b28355fd0, L_0x561b28355940, C4<1>, C4<1>;
L_0x561b28353970 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b283539e0 .functor AND 1, L_0x561b28353970, L_0x561b28353170, C4<1>, C4<1>;
L_0x561b28353aa0 .functor OR 1, L_0x561b283538e0, L_0x561b283539e0, C4<0>, C4<0>;
o0x7fcde061c928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2814c990_0 name=_ivl_0
v0x561b2814ca90_0 .net *"_ivl_4", 0 0, L_0x561b283538e0;  1 drivers
v0x561b2814cb70_0 .net *"_ivl_6", 0 0, L_0x561b28353970;  1 drivers
v0x561b2814cc30_0 .net *"_ivl_8", 0 0, L_0x561b283539e0;  1 drivers
v0x561b2814cd10_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2814ce00_0 .net "data", 0 0, L_0x561b28355940;  1 drivers
v0x561b2814cec0_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b2814cf60_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b2814d000_0 .net "out", 0 0, L_0x561b283525f0;  1 drivers
v0x561b2814d150_0 .net "q", 0 0, L_0x561b28353170;  1 drivers
v0x561b2814d1f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283525f0 .functor MUXZ 1, o0x7fcde061c928, L_0x561b28353170, L_0x561b283561d0, C4<>;
S_0x561b281491e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28148f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28352f60 .functor NOT 1, L_0x561b28353aa0, C4<0>, C4<0>, C4<0>;
L_0x561b28353870 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2814c2c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814c380_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2814c440_0 .net "d", 0 0, L_0x561b28353aa0;  1 drivers
v0x561b2814c4e0_0 .net "master_q", 0 0, L_0x561b28352890;  1 drivers
v0x561b2814c580_0 .net "master_q_bar", 0 0, L_0x561b28352ac0;  1 drivers
L_0x7fcde0581ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2814c670_0 .net "preset", 0 0, L_0x7fcde0581ec8;  1 drivers
v0x561b2814c7a0_0 .net "q", 0 0, L_0x561b28353170;  alias, 1 drivers
v0x561b2814c840_0 .net "q_bar", 0 0, L_0x561b283533b0;  1 drivers
S_0x561b281494c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281491e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28352bc0 .functor AND 1, L_0x561b28353aa0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28352c80 .functor NOT 1, L_0x561b28352bc0, C4<0>, C4<0>, C4<0>;
L_0x561b28352d90 .functor AND 1, L_0x561b28352f60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28352e20 .functor NOT 1, L_0x561b28352d90, C4<0>, C4<0>, C4<0>;
v0x561b2814a450_0 .net *"_ivl_0", 0 0, L_0x561b28352bc0;  1 drivers
v0x561b2814a550_0 .net *"_ivl_4", 0 0, L_0x561b28352d90;  1 drivers
v0x561b2814a630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814a6d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2814a770_0 .net "preset", 0 0, L_0x7fcde0581ec8;  alias, 1 drivers
v0x561b2814a810_0 .net "q", 0 0, L_0x561b28352890;  alias, 1 drivers
v0x561b2814a8b0_0 .net "q_bar", 0 0, L_0x561b28352ac0;  alias, 1 drivers
v0x561b2814a950_0 .net "reset", 0 0, L_0x561b28352f60;  1 drivers
v0x561b2814a9f0_0 .net "set", 0 0, L_0x561b28353aa0;  alias, 1 drivers
S_0x561b281497b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281494c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28352720 .functor AND 1, L_0x561b28352c80, L_0x7fcde0581ec8, C4<1>, C4<1>;
L_0x561b28352790 .functor AND 1, L_0x561b28352720, L_0x561b28352ac0, C4<1>, C4<1>;
L_0x561b28352890 .functor NOT 1, L_0x561b28352790, C4<0>, C4<0>, C4<0>;
L_0x561b28352990 .functor AND 1, L_0x561b28352e20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28352a50 .functor AND 1, L_0x561b28352990, L_0x561b28352890, C4<1>, C4<1>;
L_0x561b28352ac0 .functor NOT 1, L_0x561b28352a50, C4<0>, C4<0>, C4<0>;
v0x561b28149a90_0 .net *"_ivl_0", 0 0, L_0x561b28352720;  1 drivers
v0x561b28149b90_0 .net *"_ivl_2", 0 0, L_0x561b28352790;  1 drivers
v0x561b28149c70_0 .net *"_ivl_6", 0 0, L_0x561b28352990;  1 drivers
v0x561b28149d30_0 .net *"_ivl_8", 0 0, L_0x561b28352a50;  1 drivers
v0x561b28149e10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28149f00_0 .net "preset", 0 0, L_0x7fcde0581ec8;  alias, 1 drivers
v0x561b28149fc0_0 .net "q", 0 0, L_0x561b28352890;  alias, 1 drivers
v0x561b2814a080_0 .net "q_bar", 0 0, L_0x561b28352ac0;  alias, 1 drivers
v0x561b2814a140_0 .net "reset", 0 0, L_0x561b28352e20;  1 drivers
v0x561b2814a290_0 .net "set", 0 0, L_0x561b28352c80;  1 drivers
S_0x561b2814abc0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281491e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283534f0 .functor AND 1, L_0x561b28352890, L_0x561b28353870, C4<1>, C4<1>;
L_0x561b28353560 .functor NOT 1, L_0x561b283534f0, C4<0>, C4<0>, C4<0>;
L_0x561b28353670 .functor AND 1, L_0x561b28352ac0, L_0x561b28353870, C4<1>, C4<1>;
L_0x561b28353730 .functor NOT 1, L_0x561b28353670, C4<0>, C4<0>, C4<0>;
v0x561b2814bb00_0 .net *"_ivl_0", 0 0, L_0x561b283534f0;  1 drivers
v0x561b2814bc00_0 .net *"_ivl_4", 0 0, L_0x561b28353670;  1 drivers
v0x561b2814bce0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814bd80_0 .net "enable", 0 0, L_0x561b28353870;  1 drivers
v0x561b2814be20_0 .net "preset", 0 0, L_0x7fcde0581ec8;  alias, 1 drivers
v0x561b2814bec0_0 .net "q", 0 0, L_0x561b28353170;  alias, 1 drivers
v0x561b2814bf60_0 .net "q_bar", 0 0, L_0x561b283533b0;  alias, 1 drivers
v0x561b2814c000_0 .net "reset", 0 0, L_0x561b28352ac0;  alias, 1 drivers
v0x561b2814c0f0_0 .net "set", 0 0, L_0x561b28352890;  alias, 1 drivers
S_0x561b2814ae20 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2814abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28353020 .functor AND 1, L_0x561b28353560, L_0x7fcde0581ec8, C4<1>, C4<1>;
L_0x561b283530b0 .functor AND 1, L_0x561b28353020, L_0x561b283533b0, C4<1>, C4<1>;
L_0x561b28353170 .functor NOT 1, L_0x561b283530b0, C4<0>, C4<0>, C4<0>;
L_0x561b28353230 .functor AND 1, L_0x561b28353730, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283532f0 .functor AND 1, L_0x561b28353230, L_0x561b28353170, C4<1>, C4<1>;
L_0x561b283533b0 .functor NOT 1, L_0x561b283532f0, C4<0>, C4<0>, C4<0>;
v0x561b2814b0e0_0 .net *"_ivl_0", 0 0, L_0x561b28353020;  1 drivers
v0x561b2814b1e0_0 .net *"_ivl_2", 0 0, L_0x561b283530b0;  1 drivers
v0x561b2814b2c0_0 .net *"_ivl_6", 0 0, L_0x561b28353230;  1 drivers
v0x561b2814b3b0_0 .net *"_ivl_8", 0 0, L_0x561b283532f0;  1 drivers
v0x561b2814b490_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814b580_0 .net "preset", 0 0, L_0x7fcde0581ec8;  alias, 1 drivers
v0x561b2814b670_0 .net "q", 0 0, L_0x561b28353170;  alias, 1 drivers
v0x561b2814b730_0 .net "q_bar", 0 0, L_0x561b283533b0;  alias, 1 drivers
v0x561b2814b7f0_0 .net "reset", 0 0, L_0x561b28353730;  1 drivers
v0x561b2814b940_0 .net "set", 0 0, L_0x561b28353560;  1 drivers
S_0x561b2814d350 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b2812f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28355020 .functor AND 1, L_0x561b28355fd0, L_0x561b28355a30, C4<1>, C4<1>;
L_0x561b283550b0 .functor NOT 1, L_0x561b28355fd0, C4<0>, C4<0>, C4<0>;
L_0x561b28355120 .functor AND 1, L_0x561b283550b0, L_0x561b283548b0, C4<1>, C4<1>;
L_0x561b283551e0 .functor OR 1, L_0x561b28355020, L_0x561b28355120, C4<0>, C4<0>;
o0x7fcde061d5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28150d50_0 name=_ivl_0
v0x561b28150e50_0 .net *"_ivl_4", 0 0, L_0x561b28355020;  1 drivers
v0x561b28150f30_0 .net *"_ivl_6", 0 0, L_0x561b283550b0;  1 drivers
v0x561b28150ff0_0 .net *"_ivl_8", 0 0, L_0x561b28355120;  1 drivers
v0x561b281510d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281511c0_0 .net "data", 0 0, L_0x561b28355a30;  1 drivers
v0x561b28151280_0 .net "enable_in", 0 0, L_0x561b28355fd0;  alias, 1 drivers
v0x561b28151320_0 .net "enable_out", 0 0, L_0x561b283561d0;  alias, 1 drivers
v0x561b281513c0_0 .net "out", 0 0, L_0x561b28353c20;  1 drivers
v0x561b28151510_0 .net "q", 0 0, L_0x561b283548b0;  1 drivers
v0x561b281515b0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28353c20 .functor MUXZ 1, o0x7fcde061d5e8, L_0x561b283548b0, L_0x561b283561d0, C4<>;
S_0x561b2814d5a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2814d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283546a0 .functor NOT 1, L_0x561b283551e0, C4<0>, C4<0>, C4<0>;
L_0x561b28354fb0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28150680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28150740_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28150800_0 .net "d", 0 0, L_0x561b283551e0;  1 drivers
v0x561b281508a0_0 .net "master_q", 0 0, L_0x561b28353fd0;  1 drivers
v0x561b28150940_0 .net "master_q_bar", 0 0, L_0x561b28354200;  1 drivers
L_0x7fcde0581f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28150a30_0 .net "preset", 0 0, L_0x7fcde0581f10;  1 drivers
v0x561b28150b60_0 .net "q", 0 0, L_0x561b283548b0;  alias, 1 drivers
v0x561b28150c00_0 .net "q_bar", 0 0, L_0x561b28354af0;  1 drivers
S_0x561b2814d880 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2814d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28354300 .functor AND 1, L_0x561b283551e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283543c0 .functor NOT 1, L_0x561b28354300, C4<0>, C4<0>, C4<0>;
L_0x561b283544d0 .functor AND 1, L_0x561b283546a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28354560 .functor NOT 1, L_0x561b283544d0, C4<0>, C4<0>, C4<0>;
v0x561b2814e810_0 .net *"_ivl_0", 0 0, L_0x561b28354300;  1 drivers
v0x561b2814e910_0 .net *"_ivl_4", 0 0, L_0x561b283544d0;  1 drivers
v0x561b2814e9f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814ea90_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2814eb30_0 .net "preset", 0 0, L_0x7fcde0581f10;  alias, 1 drivers
v0x561b2814ebd0_0 .net "q", 0 0, L_0x561b28353fd0;  alias, 1 drivers
v0x561b2814ec70_0 .net "q_bar", 0 0, L_0x561b28354200;  alias, 1 drivers
v0x561b2814ed10_0 .net "reset", 0 0, L_0x561b283546a0;  1 drivers
v0x561b2814edb0_0 .net "set", 0 0, L_0x561b283551e0;  alias, 1 drivers
S_0x561b2814db70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2814d880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28151b70 .functor AND 1, L_0x561b283543c0, L_0x7fcde0581f10, C4<1>, C4<1>;
L_0x561b28353ed0 .functor AND 1, L_0x561b28151b70, L_0x561b28354200, C4<1>, C4<1>;
L_0x561b28353fd0 .functor NOT 1, L_0x561b28353ed0, C4<0>, C4<0>, C4<0>;
L_0x561b283540d0 .functor AND 1, L_0x561b28354560, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28354190 .functor AND 1, L_0x561b283540d0, L_0x561b28353fd0, C4<1>, C4<1>;
L_0x561b28354200 .functor NOT 1, L_0x561b28354190, C4<0>, C4<0>, C4<0>;
v0x561b2814de50_0 .net *"_ivl_0", 0 0, L_0x561b28151b70;  1 drivers
v0x561b2814df50_0 .net *"_ivl_2", 0 0, L_0x561b28353ed0;  1 drivers
v0x561b2814e030_0 .net *"_ivl_6", 0 0, L_0x561b283540d0;  1 drivers
v0x561b2814e0f0_0 .net *"_ivl_8", 0 0, L_0x561b28354190;  1 drivers
v0x561b2814e1d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814e2c0_0 .net "preset", 0 0, L_0x7fcde0581f10;  alias, 1 drivers
v0x561b2814e380_0 .net "q", 0 0, L_0x561b28353fd0;  alias, 1 drivers
v0x561b2814e440_0 .net "q_bar", 0 0, L_0x561b28354200;  alias, 1 drivers
v0x561b2814e500_0 .net "reset", 0 0, L_0x561b28354560;  1 drivers
v0x561b2814e650_0 .net "set", 0 0, L_0x561b283543c0;  1 drivers
S_0x561b2814ef80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2814d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28354c30 .functor AND 1, L_0x561b28353fd0, L_0x561b28354fb0, C4<1>, C4<1>;
L_0x561b28354ca0 .functor NOT 1, L_0x561b28354c30, C4<0>, C4<0>, C4<0>;
L_0x561b28354db0 .functor AND 1, L_0x561b28354200, L_0x561b28354fb0, C4<1>, C4<1>;
L_0x561b28354e70 .functor NOT 1, L_0x561b28354db0, C4<0>, C4<0>, C4<0>;
v0x561b2814fec0_0 .net *"_ivl_0", 0 0, L_0x561b28354c30;  1 drivers
v0x561b2814ffc0_0 .net *"_ivl_4", 0 0, L_0x561b28354db0;  1 drivers
v0x561b281500a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28150140_0 .net "enable", 0 0, L_0x561b28354fb0;  1 drivers
v0x561b281501e0_0 .net "preset", 0 0, L_0x7fcde0581f10;  alias, 1 drivers
v0x561b28150280_0 .net "q", 0 0, L_0x561b283548b0;  alias, 1 drivers
v0x561b28150320_0 .net "q_bar", 0 0, L_0x561b28354af0;  alias, 1 drivers
v0x561b281503c0_0 .net "reset", 0 0, L_0x561b28354200;  alias, 1 drivers
v0x561b281504b0_0 .net "set", 0 0, L_0x561b28353fd0;  alias, 1 drivers
S_0x561b2814f1e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2814ef80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28354760 .functor AND 1, L_0x561b28354ca0, L_0x7fcde0581f10, C4<1>, C4<1>;
L_0x561b283547f0 .functor AND 1, L_0x561b28354760, L_0x561b28354af0, C4<1>, C4<1>;
L_0x561b283548b0 .functor NOT 1, L_0x561b283547f0, C4<0>, C4<0>, C4<0>;
L_0x561b28354970 .functor AND 1, L_0x561b28354e70, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28354a30 .functor AND 1, L_0x561b28354970, L_0x561b283548b0, C4<1>, C4<1>;
L_0x561b28354af0 .functor NOT 1, L_0x561b28354a30, C4<0>, C4<0>, C4<0>;
v0x561b2814f4a0_0 .net *"_ivl_0", 0 0, L_0x561b28354760;  1 drivers
v0x561b2814f5a0_0 .net *"_ivl_2", 0 0, L_0x561b283547f0;  1 drivers
v0x561b2814f680_0 .net *"_ivl_6", 0 0, L_0x561b28354970;  1 drivers
v0x561b2814f770_0 .net *"_ivl_8", 0 0, L_0x561b28354a30;  1 drivers
v0x561b2814f850_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2814f940_0 .net "preset", 0 0, L_0x7fcde0581f10;  alias, 1 drivers
v0x561b2814fa30_0 .net "q", 0 0, L_0x561b283548b0;  alias, 1 drivers
v0x561b2814faf0_0 .net "q_bar", 0 0, L_0x561b28354af0;  alias, 1 drivers
v0x561b2814fbb0_0 .net "reset", 0 0, L_0x561b28354e70;  1 drivers
v0x561b2814fd00_0 .net "set", 0 0, L_0x561b28354ca0;  1 drivers
S_0x561b28151df0 .scope module, "mem4" "byte_register" 12 39, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b28173f70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28174030_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b281740f0_0 .net "enable_in", 0 0, L_0x561b28361f50;  1 drivers
v0x561b281742a0_0 .net "enable_out", 0 0, L_0x561b28362160;  1 drivers
v0x561b28174450_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b281744f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283612e0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b283613d0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b283614c0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b283615b0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b283616a0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28361790 .part v0x561b28256fd0_0, 5, 1;
L_0x561b283618c0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b283619b0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28361af0_0_0 .concat [ 1 1 1 1], L_0x561b283562e0, L_0x561b28357700, L_0x561b28358bb0, L_0x561b2835a1e0;
LS_0x561b28361af0_0_4 .concat [ 1 1 1 1], L_0x561b2835b910, L_0x561b2835cf40, L_0x561b2835e570, L_0x561b2835fba0;
L_0x561b28361af0 .concat [ 4 4 0 0], LS_0x561b28361af0_0_0, LS_0x561b28361af0_0_4;
S_0x561b281520c0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28357410 .functor AND 1, L_0x561b28361f50, L_0x561b283612e0, C4<1>, C4<1>;
L_0x561b28357480 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b283574f0 .functor AND 1, L_0x561b28357480, L_0x561b28356d60, C4<1>, C4<1>;
L_0x561b283575b0 .functor OR 1, L_0x561b28357410, L_0x561b283574f0, C4<0>, C4<0>;
o0x7fcde061e3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28155a20_0 name=_ivl_0
v0x561b28155b20_0 .net *"_ivl_4", 0 0, L_0x561b28357410;  1 drivers
v0x561b28155c00_0 .net *"_ivl_6", 0 0, L_0x561b28357480;  1 drivers
v0x561b28155cc0_0 .net *"_ivl_8", 0 0, L_0x561b283574f0;  1 drivers
v0x561b28155da0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28155e90_0 .net "data", 0 0, L_0x561b283612e0;  1 drivers
v0x561b28155f50_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b28156010_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b281560d0_0 .net "out", 0 0, L_0x561b283562e0;  1 drivers
v0x561b28156220_0 .net "q", 0 0, L_0x561b28356d60;  1 drivers
v0x561b281562c0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283562e0 .functor MUXZ 1, o0x7fcde061e3c8, L_0x561b28356d60, L_0x561b28362160, C4<>;
S_0x561b281523c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281520c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28356b70 .functor NOT 1, L_0x561b283575b0, C4<0>, C4<0>, C4<0>;
L_0x561b283573a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28155350_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28155410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281554d0_0 .net "d", 0 0, L_0x561b283575b0;  1 drivers
v0x561b28155570_0 .net "master_q", 0 0, L_0x561b28356580;  1 drivers
v0x561b28155610_0 .net "master_q_bar", 0 0, L_0x561b28356760;  1 drivers
L_0x7fcde0581fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28155700_0 .net "preset", 0 0, L_0x7fcde0581fe8;  1 drivers
v0x561b28155830_0 .net "q", 0 0, L_0x561b28356d60;  alias, 1 drivers
v0x561b281558d0_0 .net "q_bar", 0 0, L_0x561b28356f50;  1 drivers
S_0x561b281526a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281523c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28356820 .functor AND 1, L_0x561b283575b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283568e0 .functor NOT 1, L_0x561b28356820, C4<0>, C4<0>, C4<0>;
L_0x561b283569f0 .functor AND 1, L_0x561b28356b70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28356a60 .functor NOT 1, L_0x561b283569f0, C4<0>, C4<0>, C4<0>;
v0x561b281535a0_0 .net *"_ivl_0", 0 0, L_0x561b28356820;  1 drivers
v0x561b281536a0_0 .net *"_ivl_4", 0 0, L_0x561b283569f0;  1 drivers
v0x561b28153780_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28153820_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281538c0_0 .net "preset", 0 0, L_0x7fcde0581fe8;  alias, 1 drivers
v0x561b28153960_0 .net "q", 0 0, L_0x561b28356580;  alias, 1 drivers
v0x561b28153a00_0 .net "q_bar", 0 0, L_0x561b28356760;  alias, 1 drivers
v0x561b28153aa0_0 .net "reset", 0 0, L_0x561b28356b70;  1 drivers
v0x561b28153b40_0 .net "set", 0 0, L_0x561b283575b0;  alias, 1 drivers
S_0x561b28152990 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281526a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28356410 .functor AND 1, L_0x561b283568e0, L_0x7fcde0581fe8, C4<1>, C4<1>;
L_0x561b28356480 .functor AND 1, L_0x561b28356410, L_0x561b28356760, C4<1>, C4<1>;
L_0x561b28356580 .functor NOT 1, L_0x561b28356480, C4<0>, C4<0>, C4<0>;
L_0x561b28356680 .functor AND 1, L_0x561b28356a60, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283566f0 .functor AND 1, L_0x561b28356680, L_0x561b28356580, C4<1>, C4<1>;
L_0x561b28356760 .functor NOT 1, L_0x561b283566f0, C4<0>, C4<0>, C4<0>;
v0x561b28152c70_0 .net *"_ivl_0", 0 0, L_0x561b28356410;  1 drivers
v0x561b28152d70_0 .net *"_ivl_2", 0 0, L_0x561b28356480;  1 drivers
v0x561b28152e50_0 .net *"_ivl_6", 0 0, L_0x561b28356680;  1 drivers
v0x561b28152f10_0 .net *"_ivl_8", 0 0, L_0x561b283566f0;  1 drivers
v0x561b28152ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281530e0_0 .net "preset", 0 0, L_0x7fcde0581fe8;  alias, 1 drivers
v0x561b281531a0_0 .net "q", 0 0, L_0x561b28356580;  alias, 1 drivers
v0x561b28153260_0 .net "q_bar", 0 0, L_0x561b28356760;  alias, 1 drivers
v0x561b28153320_0 .net "reset", 0 0, L_0x561b28356a60;  1 drivers
v0x561b281533e0_0 .net "set", 0 0, L_0x561b283568e0;  1 drivers
S_0x561b28153c80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281523c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28357050 .functor AND 1, L_0x561b28356580, L_0x561b283573a0, C4<1>, C4<1>;
L_0x561b283570c0 .functor NOT 1, L_0x561b28357050, C4<0>, C4<0>, C4<0>;
L_0x561b283571d0 .functor AND 1, L_0x561b28356760, L_0x561b283573a0, C4<1>, C4<1>;
L_0x561b28357290 .functor NOT 1, L_0x561b283571d0, C4<0>, C4<0>, C4<0>;
v0x561b28154b90_0 .net *"_ivl_0", 0 0, L_0x561b28357050;  1 drivers
v0x561b28154c90_0 .net *"_ivl_4", 0 0, L_0x561b283571d0;  1 drivers
v0x561b28154d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28154e10_0 .net "enable", 0 0, L_0x561b283573a0;  1 drivers
v0x561b28154eb0_0 .net "preset", 0 0, L_0x7fcde0581fe8;  alias, 1 drivers
v0x561b28154f50_0 .net "q", 0 0, L_0x561b28356d60;  alias, 1 drivers
v0x561b28154ff0_0 .net "q_bar", 0 0, L_0x561b28356f50;  alias, 1 drivers
v0x561b28155090_0 .net "reset", 0 0, L_0x561b28356760;  alias, 1 drivers
v0x561b28155180_0 .net "set", 0 0, L_0x561b28356580;  alias, 1 drivers
S_0x561b28153ee0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28153c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28356c30 .functor AND 1, L_0x561b283570c0, L_0x7fcde0581fe8, C4<1>, C4<1>;
L_0x561b28356ca0 .functor AND 1, L_0x561b28356c30, L_0x561b28356f50, C4<1>, C4<1>;
L_0x561b28356d60 .functor NOT 1, L_0x561b28356ca0, C4<0>, C4<0>, C4<0>;
L_0x561b28356e20 .functor AND 1, L_0x561b28357290, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28356e90 .functor AND 1, L_0x561b28356e20, L_0x561b28356d60, C4<1>, C4<1>;
L_0x561b28356f50 .functor NOT 1, L_0x561b28356e90, C4<0>, C4<0>, C4<0>;
v0x561b281541a0_0 .net *"_ivl_0", 0 0, L_0x561b28356c30;  1 drivers
v0x561b281542a0_0 .net *"_ivl_2", 0 0, L_0x561b28356ca0;  1 drivers
v0x561b28154380_0 .net *"_ivl_6", 0 0, L_0x561b28356e20;  1 drivers
v0x561b28154440_0 .net *"_ivl_8", 0 0, L_0x561b28356e90;  1 drivers
v0x561b28154520_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28154610_0 .net "preset", 0 0, L_0x7fcde0581fe8;  alias, 1 drivers
v0x561b28154700_0 .net "q", 0 0, L_0x561b28356d60;  alias, 1 drivers
v0x561b281547c0_0 .net "q_bar", 0 0, L_0x561b28356f50;  alias, 1 drivers
v0x561b28154880_0 .net "reset", 0 0, L_0x561b28357290;  1 drivers
v0x561b281549d0_0 .net "set", 0 0, L_0x561b283570c0;  1 drivers
S_0x561b28156420 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28358870 .functor AND 1, L_0x561b28361f50, L_0x561b283613d0, C4<1>, C4<1>;
L_0x561b28358900 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b28358970 .functor AND 1, L_0x561b28358900, L_0x561b28358180, C4<1>, C4<1>;
L_0x561b28358a30 .functor OR 1, L_0x561b28358870, L_0x561b28358970, C4<0>, C4<0>;
o0x7fcde061f0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28159e20_0 name=_ivl_0
v0x561b28159f20_0 .net *"_ivl_4", 0 0, L_0x561b28358870;  1 drivers
v0x561b2815a000_0 .net *"_ivl_6", 0 0, L_0x561b28358900;  1 drivers
v0x561b2815a0c0_0 .net *"_ivl_8", 0 0, L_0x561b28358970;  1 drivers
v0x561b2815a1a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2815a290_0 .net "data", 0 0, L_0x561b283613d0;  1 drivers
v0x561b2815a350_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b2815a3f0_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b2815a490_0 .net "out", 0 0, L_0x561b28357700;  1 drivers
v0x561b2815a5c0_0 .net "q", 0 0, L_0x561b28358180;  1 drivers
v0x561b2815a660_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28357700 .functor MUXZ 1, o0x7fcde061f0e8, L_0x561b28358180, L_0x561b28362160, C4<>;
S_0x561b28156690 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28156420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28357f90 .functor NOT 1, L_0x561b28358a30, C4<0>, C4<0>, C4<0>;
L_0x561b28358800 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28159750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28159810_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281598d0_0 .net "d", 0 0, L_0x561b28358a30;  1 drivers
v0x561b28159970_0 .net "master_q", 0 0, L_0x561b283579a0;  1 drivers
v0x561b28159a10_0 .net "master_q_bar", 0 0, L_0x561b28357b80;  1 drivers
L_0x7fcde0582030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28159b00_0 .net "preset", 0 0, L_0x7fcde0582030;  1 drivers
v0x561b28159c30_0 .net "q", 0 0, L_0x561b28358180;  alias, 1 drivers
v0x561b28159cd0_0 .net "q_bar", 0 0, L_0x561b28358370;  1 drivers
S_0x561b28156950 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28156690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28357c40 .functor AND 1, L_0x561b28358a30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28357d00 .functor NOT 1, L_0x561b28357c40, C4<0>, C4<0>, C4<0>;
L_0x561b28357e10 .functor AND 1, L_0x561b28357f90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28357e80 .functor NOT 1, L_0x561b28357e10, C4<0>, C4<0>, C4<0>;
v0x561b281578e0_0 .net *"_ivl_0", 0 0, L_0x561b28357c40;  1 drivers
v0x561b281579e0_0 .net *"_ivl_4", 0 0, L_0x561b28357e10;  1 drivers
v0x561b28157ac0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28157b60_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28157c00_0 .net "preset", 0 0, L_0x7fcde0582030;  alias, 1 drivers
v0x561b28157ca0_0 .net "q", 0 0, L_0x561b283579a0;  alias, 1 drivers
v0x561b28157d40_0 .net "q_bar", 0 0, L_0x561b28357b80;  alias, 1 drivers
v0x561b28157de0_0 .net "reset", 0 0, L_0x561b28357f90;  1 drivers
v0x561b28157e80_0 .net "set", 0 0, L_0x561b28358a30;  alias, 1 drivers
S_0x561b28156c40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28156950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28357830 .functor AND 1, L_0x561b28357d00, L_0x7fcde0582030, C4<1>, C4<1>;
L_0x561b283578a0 .functor AND 1, L_0x561b28357830, L_0x561b28357b80, C4<1>, C4<1>;
L_0x561b283579a0 .functor NOT 1, L_0x561b283578a0, C4<0>, C4<0>, C4<0>;
L_0x561b28357aa0 .functor AND 1, L_0x561b28357e80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28357b10 .functor AND 1, L_0x561b28357aa0, L_0x561b283579a0, C4<1>, C4<1>;
L_0x561b28357b80 .functor NOT 1, L_0x561b28357b10, C4<0>, C4<0>, C4<0>;
v0x561b28156f20_0 .net *"_ivl_0", 0 0, L_0x561b28357830;  1 drivers
v0x561b28157020_0 .net *"_ivl_2", 0 0, L_0x561b283578a0;  1 drivers
v0x561b28157100_0 .net *"_ivl_6", 0 0, L_0x561b28357aa0;  1 drivers
v0x561b281571c0_0 .net *"_ivl_8", 0 0, L_0x561b28357b10;  1 drivers
v0x561b281572a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28157390_0 .net "preset", 0 0, L_0x7fcde0582030;  alias, 1 drivers
v0x561b28157450_0 .net "q", 0 0, L_0x561b283579a0;  alias, 1 drivers
v0x561b28157510_0 .net "q_bar", 0 0, L_0x561b28357b80;  alias, 1 drivers
v0x561b281575d0_0 .net "reset", 0 0, L_0x561b28357e80;  1 drivers
v0x561b28157720_0 .net "set", 0 0, L_0x561b28357d00;  1 drivers
S_0x561b28158050 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28156690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283584b0 .functor AND 1, L_0x561b283579a0, L_0x561b28358800, C4<1>, C4<1>;
L_0x561b28358520 .functor NOT 1, L_0x561b283584b0, C4<0>, C4<0>, C4<0>;
L_0x561b28358630 .functor AND 1, L_0x561b28357b80, L_0x561b28358800, C4<1>, C4<1>;
L_0x561b283586f0 .functor NOT 1, L_0x561b28358630, C4<0>, C4<0>, C4<0>;
v0x561b28158f90_0 .net *"_ivl_0", 0 0, L_0x561b283584b0;  1 drivers
v0x561b28159090_0 .net *"_ivl_4", 0 0, L_0x561b28358630;  1 drivers
v0x561b28159170_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28159210_0 .net "enable", 0 0, L_0x561b28358800;  1 drivers
v0x561b281592b0_0 .net "preset", 0 0, L_0x7fcde0582030;  alias, 1 drivers
v0x561b28159350_0 .net "q", 0 0, L_0x561b28358180;  alias, 1 drivers
v0x561b281593f0_0 .net "q_bar", 0 0, L_0x561b28358370;  alias, 1 drivers
v0x561b28159490_0 .net "reset", 0 0, L_0x561b28357b80;  alias, 1 drivers
v0x561b28159580_0 .net "set", 0 0, L_0x561b283579a0;  alias, 1 drivers
S_0x561b281582b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28158050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28358050 .functor AND 1, L_0x561b28358520, L_0x7fcde0582030, C4<1>, C4<1>;
L_0x561b283580c0 .functor AND 1, L_0x561b28358050, L_0x561b28358370, C4<1>, C4<1>;
L_0x561b28358180 .functor NOT 1, L_0x561b283580c0, C4<0>, C4<0>, C4<0>;
L_0x561b28358240 .functor AND 1, L_0x561b283586f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283582b0 .functor AND 1, L_0x561b28358240, L_0x561b28358180, C4<1>, C4<1>;
L_0x561b28358370 .functor NOT 1, L_0x561b283582b0, C4<0>, C4<0>, C4<0>;
v0x561b28158570_0 .net *"_ivl_0", 0 0, L_0x561b28358050;  1 drivers
v0x561b28158670_0 .net *"_ivl_2", 0 0, L_0x561b283580c0;  1 drivers
v0x561b28158750_0 .net *"_ivl_6", 0 0, L_0x561b28358240;  1 drivers
v0x561b28158840_0 .net *"_ivl_8", 0 0, L_0x561b283582b0;  1 drivers
v0x561b28158920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28158a10_0 .net "preset", 0 0, L_0x7fcde0582030;  alias, 1 drivers
v0x561b28158b00_0 .net "q", 0 0, L_0x561b28358180;  alias, 1 drivers
v0x561b28158bc0_0 .net "q_bar", 0 0, L_0x561b28358370;  alias, 1 drivers
v0x561b28158c80_0 .net "reset", 0 0, L_0x561b283586f0;  1 drivers
v0x561b28158dd0_0 .net "set", 0 0, L_0x561b28358520;  1 drivers
S_0x561b2815a7a0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28359ea0 .functor AND 1, L_0x561b28361f50, L_0x561b283614c0, C4<1>, C4<1>;
L_0x561b28359f30 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b28359fa0 .functor AND 1, L_0x561b28359f30, L_0x561b28359730, C4<1>, C4<1>;
L_0x561b2835a060 .functor OR 1, L_0x561b28359ea0, L_0x561b28359fa0, C4<0>, C4<0>;
o0x7fcde061fda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2815e210_0 name=_ivl_0
v0x561b2815e310_0 .net *"_ivl_4", 0 0, L_0x561b28359ea0;  1 drivers
v0x561b2815e3f0_0 .net *"_ivl_6", 0 0, L_0x561b28359f30;  1 drivers
v0x561b2815e4b0_0 .net *"_ivl_8", 0 0, L_0x561b28359fa0;  1 drivers
v0x561b2815e590_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2815e680_0 .net "data", 0 0, L_0x561b283614c0;  1 drivers
v0x561b2815e740_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b2815e830_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b2815e920_0 .net "out", 0 0, L_0x561b28358bb0;  1 drivers
v0x561b2815ea70_0 .net "q", 0 0, L_0x561b28359730;  1 drivers
v0x561b2815eb10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28358bb0 .functor MUXZ 1, o0x7fcde061fda8, L_0x561b28359730, L_0x561b28362160, C4<>;
S_0x561b2815a9f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2815a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28359520 .functor NOT 1, L_0x561b2835a060, C4<0>, C4<0>, C4<0>;
L_0x561b28359e30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2815db40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815dc00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2815dcc0_0 .net "d", 0 0, L_0x561b2835a060;  1 drivers
v0x561b2815dd60_0 .net "master_q", 0 0, L_0x561b28358e50;  1 drivers
v0x561b2815de00_0 .net "master_q_bar", 0 0, L_0x561b28359080;  1 drivers
L_0x7fcde0582078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2815def0_0 .net "preset", 0 0, L_0x7fcde0582078;  1 drivers
v0x561b2815e020_0 .net "q", 0 0, L_0x561b28359730;  alias, 1 drivers
v0x561b2815e0c0_0 .net "q_bar", 0 0, L_0x561b28359970;  1 drivers
S_0x561b2815acb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2815a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28359180 .functor AND 1, L_0x561b2835a060, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28359240 .functor NOT 1, L_0x561b28359180, C4<0>, C4<0>, C4<0>;
L_0x561b28359350 .functor AND 1, L_0x561b28359520, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283593e0 .functor NOT 1, L_0x561b28359350, C4<0>, C4<0>, C4<0>;
v0x561b2815bc70_0 .net *"_ivl_0", 0 0, L_0x561b28359180;  1 drivers
v0x561b2815bd70_0 .net *"_ivl_4", 0 0, L_0x561b28359350;  1 drivers
v0x561b2815be50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815bef0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2815bf90_0 .net "preset", 0 0, L_0x7fcde0582078;  alias, 1 drivers
v0x561b2815c030_0 .net "q", 0 0, L_0x561b28358e50;  alias, 1 drivers
v0x561b2815c100_0 .net "q_bar", 0 0, L_0x561b28359080;  alias, 1 drivers
v0x561b2815c1d0_0 .net "reset", 0 0, L_0x561b28359520;  1 drivers
v0x561b2815c270_0 .net "set", 0 0, L_0x561b2835a060;  alias, 1 drivers
S_0x561b2815afa0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2815acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28358ce0 .functor AND 1, L_0x561b28359240, L_0x7fcde0582078, C4<1>, C4<1>;
L_0x561b28358d50 .functor AND 1, L_0x561b28358ce0, L_0x561b28359080, C4<1>, C4<1>;
L_0x561b28358e50 .functor NOT 1, L_0x561b28358d50, C4<0>, C4<0>, C4<0>;
L_0x561b28358f50 .functor AND 1, L_0x561b283593e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28359010 .functor AND 1, L_0x561b28358f50, L_0x561b28358e50, C4<1>, C4<1>;
L_0x561b28359080 .functor NOT 1, L_0x561b28359010, C4<0>, C4<0>, C4<0>;
v0x561b2815b280_0 .net *"_ivl_0", 0 0, L_0x561b28358ce0;  1 drivers
v0x561b2815b380_0 .net *"_ivl_2", 0 0, L_0x561b28358d50;  1 drivers
v0x561b2815b460_0 .net *"_ivl_6", 0 0, L_0x561b28358f50;  1 drivers
v0x561b2815b550_0 .net *"_ivl_8", 0 0, L_0x561b28359010;  1 drivers
v0x561b2815b630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815b720_0 .net "preset", 0 0, L_0x7fcde0582078;  alias, 1 drivers
v0x561b2815b7e0_0 .net "q", 0 0, L_0x561b28358e50;  alias, 1 drivers
v0x561b2815b8a0_0 .net "q_bar", 0 0, L_0x561b28359080;  alias, 1 drivers
v0x561b2815b960_0 .net "reset", 0 0, L_0x561b283593e0;  1 drivers
v0x561b2815bab0_0 .net "set", 0 0, L_0x561b28359240;  1 drivers
S_0x561b2815c440 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2815a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28359ab0 .functor AND 1, L_0x561b28358e50, L_0x561b28359e30, C4<1>, C4<1>;
L_0x561b28359b20 .functor NOT 1, L_0x561b28359ab0, C4<0>, C4<0>, C4<0>;
L_0x561b28359c30 .functor AND 1, L_0x561b28359080, L_0x561b28359e30, C4<1>, C4<1>;
L_0x561b28359cf0 .functor NOT 1, L_0x561b28359c30, C4<0>, C4<0>, C4<0>;
v0x561b2815d380_0 .net *"_ivl_0", 0 0, L_0x561b28359ab0;  1 drivers
v0x561b2815d480_0 .net *"_ivl_4", 0 0, L_0x561b28359c30;  1 drivers
v0x561b2815d560_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815d600_0 .net "enable", 0 0, L_0x561b28359e30;  1 drivers
v0x561b2815d6a0_0 .net "preset", 0 0, L_0x7fcde0582078;  alias, 1 drivers
v0x561b2815d740_0 .net "q", 0 0, L_0x561b28359730;  alias, 1 drivers
v0x561b2815d7e0_0 .net "q_bar", 0 0, L_0x561b28359970;  alias, 1 drivers
v0x561b2815d880_0 .net "reset", 0 0, L_0x561b28359080;  alias, 1 drivers
v0x561b2815d970_0 .net "set", 0 0, L_0x561b28358e50;  alias, 1 drivers
S_0x561b2815c6a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2815c440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283595e0 .functor AND 1, L_0x561b28359b20, L_0x7fcde0582078, C4<1>, C4<1>;
L_0x561b28359670 .functor AND 1, L_0x561b283595e0, L_0x561b28359970, C4<1>, C4<1>;
L_0x561b28359730 .functor NOT 1, L_0x561b28359670, C4<0>, C4<0>, C4<0>;
L_0x561b283597f0 .functor AND 1, L_0x561b28359cf0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283598b0 .functor AND 1, L_0x561b283597f0, L_0x561b28359730, C4<1>, C4<1>;
L_0x561b28359970 .functor NOT 1, L_0x561b283598b0, C4<0>, C4<0>, C4<0>;
v0x561b2815c960_0 .net *"_ivl_0", 0 0, L_0x561b283595e0;  1 drivers
v0x561b2815ca60_0 .net *"_ivl_2", 0 0, L_0x561b28359670;  1 drivers
v0x561b2815cb40_0 .net *"_ivl_6", 0 0, L_0x561b283597f0;  1 drivers
v0x561b2815cc30_0 .net *"_ivl_8", 0 0, L_0x561b283598b0;  1 drivers
v0x561b2815cd10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815ce00_0 .net "preset", 0 0, L_0x7fcde0582078;  alias, 1 drivers
v0x561b2815cef0_0 .net "q", 0 0, L_0x561b28359730;  alias, 1 drivers
v0x561b2815cfb0_0 .net "q_bar", 0 0, L_0x561b28359970;  alias, 1 drivers
v0x561b2815d070_0 .net "reset", 0 0, L_0x561b28359cf0;  1 drivers
v0x561b2815d1c0_0 .net "set", 0 0, L_0x561b28359b20;  1 drivers
S_0x561b2815ec70 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2835b4d0 .functor AND 1, L_0x561b28361f50, L_0x561b283615b0, C4<1>, C4<1>;
L_0x561b2835b560 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b28174190 .functor AND 1, L_0x561b2835b560, L_0x561b2835ad60, C4<1>, C4<1>;
L_0x561b2835b7e0 .functor OR 1, L_0x561b2835b4d0, L_0x561b28174190, C4<0>, C4<0>;
o0x7fcde0620a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28162640_0 name=_ivl_0
v0x561b28162740_0 .net *"_ivl_4", 0 0, L_0x561b2835b4d0;  1 drivers
v0x561b28162820_0 .net *"_ivl_6", 0 0, L_0x561b2835b560;  1 drivers
v0x561b281628e0_0 .net *"_ivl_8", 0 0, L_0x561b28174190;  1 drivers
v0x561b281629c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28162ab0_0 .net "data", 0 0, L_0x561b283615b0;  1 drivers
v0x561b28162b70_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b28162c10_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b28162cb0_0 .net "out", 0 0, L_0x561b2835a1e0;  1 drivers
v0x561b28162e00_0 .net "q", 0 0, L_0x561b2835ad60;  1 drivers
v0x561b28162ea0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2835a1e0 .functor MUXZ 1, o0x7fcde0620a68, L_0x561b2835ad60, L_0x561b28362160, C4<>;
S_0x561b2815eec0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2815ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835ab50 .functor NOT 1, L_0x561b2835b7e0, C4<0>, C4<0>, C4<0>;
L_0x561b2835b460 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28161f70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28162030_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281620f0_0 .net "d", 0 0, L_0x561b2835b7e0;  1 drivers
v0x561b28162190_0 .net "master_q", 0 0, L_0x561b2835a480;  1 drivers
v0x561b28162230_0 .net "master_q_bar", 0 0, L_0x561b2835a6b0;  1 drivers
L_0x7fcde05820c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28162320_0 .net "preset", 0 0, L_0x7fcde05820c0;  1 drivers
v0x561b28162450_0 .net "q", 0 0, L_0x561b2835ad60;  alias, 1 drivers
v0x561b281624f0_0 .net "q_bar", 0 0, L_0x561b2835afa0;  1 drivers
S_0x561b2815f1a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2815eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835a7b0 .functor AND 1, L_0x561b2835b7e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835a870 .functor NOT 1, L_0x561b2835a7b0, C4<0>, C4<0>, C4<0>;
L_0x561b2835a980 .functor AND 1, L_0x561b2835ab50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835aa10 .functor NOT 1, L_0x561b2835a980, C4<0>, C4<0>, C4<0>;
v0x561b28160130_0 .net *"_ivl_0", 0 0, L_0x561b2835a7b0;  1 drivers
v0x561b28160230_0 .net *"_ivl_4", 0 0, L_0x561b2835a980;  1 drivers
v0x561b28160310_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281603b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28160450_0 .net "preset", 0 0, L_0x7fcde05820c0;  alias, 1 drivers
v0x561b281604f0_0 .net "q", 0 0, L_0x561b2835a480;  alias, 1 drivers
v0x561b28160590_0 .net "q_bar", 0 0, L_0x561b2835a6b0;  alias, 1 drivers
v0x561b28160630_0 .net "reset", 0 0, L_0x561b2835ab50;  1 drivers
v0x561b281606d0_0 .net "set", 0 0, L_0x561b2835b7e0;  alias, 1 drivers
S_0x561b2815f490 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2815f1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835a310 .functor AND 1, L_0x561b2835a870, L_0x7fcde05820c0, C4<1>, C4<1>;
L_0x561b2835a380 .functor AND 1, L_0x561b2835a310, L_0x561b2835a6b0, C4<1>, C4<1>;
L_0x561b2835a480 .functor NOT 1, L_0x561b2835a380, C4<0>, C4<0>, C4<0>;
L_0x561b2835a580 .functor AND 1, L_0x561b2835aa10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835a640 .functor AND 1, L_0x561b2835a580, L_0x561b2835a480, C4<1>, C4<1>;
L_0x561b2835a6b0 .functor NOT 1, L_0x561b2835a640, C4<0>, C4<0>, C4<0>;
v0x561b2815f770_0 .net *"_ivl_0", 0 0, L_0x561b2835a310;  1 drivers
v0x561b2815f870_0 .net *"_ivl_2", 0 0, L_0x561b2835a380;  1 drivers
v0x561b2815f950_0 .net *"_ivl_6", 0 0, L_0x561b2835a580;  1 drivers
v0x561b2815fa10_0 .net *"_ivl_8", 0 0, L_0x561b2835a640;  1 drivers
v0x561b2815faf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2815fbe0_0 .net "preset", 0 0, L_0x7fcde05820c0;  alias, 1 drivers
v0x561b2815fca0_0 .net "q", 0 0, L_0x561b2835a480;  alias, 1 drivers
v0x561b2815fd60_0 .net "q_bar", 0 0, L_0x561b2835a6b0;  alias, 1 drivers
v0x561b2815fe20_0 .net "reset", 0 0, L_0x561b2835aa10;  1 drivers
v0x561b2815ff70_0 .net "set", 0 0, L_0x561b2835a870;  1 drivers
S_0x561b281608a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2815eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835b0e0 .functor AND 1, L_0x561b2835a480, L_0x561b2835b460, C4<1>, C4<1>;
L_0x561b2835b150 .functor NOT 1, L_0x561b2835b0e0, C4<0>, C4<0>, C4<0>;
L_0x561b2835b260 .functor AND 1, L_0x561b2835a6b0, L_0x561b2835b460, C4<1>, C4<1>;
L_0x561b2835b320 .functor NOT 1, L_0x561b2835b260, C4<0>, C4<0>, C4<0>;
v0x561b281617b0_0 .net *"_ivl_0", 0 0, L_0x561b2835b0e0;  1 drivers
v0x561b281618b0_0 .net *"_ivl_4", 0 0, L_0x561b2835b260;  1 drivers
v0x561b28161990_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28161a30_0 .net "enable", 0 0, L_0x561b2835b460;  1 drivers
v0x561b28161ad0_0 .net "preset", 0 0, L_0x7fcde05820c0;  alias, 1 drivers
v0x561b28161b70_0 .net "q", 0 0, L_0x561b2835ad60;  alias, 1 drivers
v0x561b28161c10_0 .net "q_bar", 0 0, L_0x561b2835afa0;  alias, 1 drivers
v0x561b28161cb0_0 .net "reset", 0 0, L_0x561b2835a6b0;  alias, 1 drivers
v0x561b28161da0_0 .net "set", 0 0, L_0x561b2835a480;  alias, 1 drivers
S_0x561b28160b00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281608a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835ac10 .functor AND 1, L_0x561b2835b150, L_0x7fcde05820c0, C4<1>, C4<1>;
L_0x561b2835aca0 .functor AND 1, L_0x561b2835ac10, L_0x561b2835afa0, C4<1>, C4<1>;
L_0x561b2835ad60 .functor NOT 1, L_0x561b2835aca0, C4<0>, C4<0>, C4<0>;
L_0x561b2835ae20 .functor AND 1, L_0x561b2835b320, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835aee0 .functor AND 1, L_0x561b2835ae20, L_0x561b2835ad60, C4<1>, C4<1>;
L_0x561b2835afa0 .functor NOT 1, L_0x561b2835aee0, C4<0>, C4<0>, C4<0>;
v0x561b28160dc0_0 .net *"_ivl_0", 0 0, L_0x561b2835ac10;  1 drivers
v0x561b28160ec0_0 .net *"_ivl_2", 0 0, L_0x561b2835aca0;  1 drivers
v0x561b28160fa0_0 .net *"_ivl_6", 0 0, L_0x561b2835ae20;  1 drivers
v0x561b28161060_0 .net *"_ivl_8", 0 0, L_0x561b2835aee0;  1 drivers
v0x561b28161140_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28161230_0 .net "preset", 0 0, L_0x7fcde05820c0;  alias, 1 drivers
v0x561b28161320_0 .net "q", 0 0, L_0x561b2835ad60;  alias, 1 drivers
v0x561b281613e0_0 .net "q_bar", 0 0, L_0x561b2835afa0;  alias, 1 drivers
v0x561b281614a0_0 .net "reset", 0 0, L_0x561b2835b320;  1 drivers
v0x561b281615f0_0 .net "set", 0 0, L_0x561b2835b150;  1 drivers
S_0x561b28163000 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2835cc00 .functor AND 1, L_0x561b28361f50, L_0x561b283616a0, C4<1>, C4<1>;
L_0x561b2835cc90 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b2835cd00 .functor AND 1, L_0x561b2835cc90, L_0x561b2835c490, C4<1>, C4<1>;
L_0x561b2835cdc0 .functor OR 1, L_0x561b2835cc00, L_0x561b2835cd00, C4<0>, C4<0>;
o0x7fcde0621728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28166a20_0 name=_ivl_0
v0x561b28166b20_0 .net *"_ivl_4", 0 0, L_0x561b2835cc00;  1 drivers
v0x561b28166c00_0 .net *"_ivl_6", 0 0, L_0x561b2835cc90;  1 drivers
v0x561b28166cc0_0 .net *"_ivl_8", 0 0, L_0x561b2835cd00;  1 drivers
v0x561b28166da0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28166e90_0 .net "data", 0 0, L_0x561b283616a0;  1 drivers
v0x561b28166f50_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b28167080_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b281671b0_0 .net "out", 0 0, L_0x561b2835b910;  1 drivers
v0x561b28167300_0 .net "q", 0 0, L_0x561b2835c490;  1 drivers
v0x561b281673a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2835b910 .functor MUXZ 1, o0x7fcde0621728, L_0x561b2835c490, L_0x561b28362160, C4<>;
S_0x561b281632a0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28163000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835c280 .functor NOT 1, L_0x561b2835cdc0, C4<0>, C4<0>, C4<0>;
L_0x561b2835cb90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28166350_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28166410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281664d0_0 .net "d", 0 0, L_0x561b2835cdc0;  1 drivers
v0x561b28166570_0 .net "master_q", 0 0, L_0x561b2835bbb0;  1 drivers
v0x561b28166610_0 .net "master_q_bar", 0 0, L_0x561b2835bde0;  1 drivers
L_0x7fcde0582108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28166700_0 .net "preset", 0 0, L_0x7fcde0582108;  1 drivers
v0x561b28166830_0 .net "q", 0 0, L_0x561b2835c490;  alias, 1 drivers
v0x561b281668d0_0 .net "q_bar", 0 0, L_0x561b2835c6d0;  1 drivers
S_0x561b28163580 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281632a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835bee0 .functor AND 1, L_0x561b2835cdc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835bfa0 .functor NOT 1, L_0x561b2835bee0, C4<0>, C4<0>, C4<0>;
L_0x561b2835c0b0 .functor AND 1, L_0x561b2835c280, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835c140 .functor NOT 1, L_0x561b2835c0b0, C4<0>, C4<0>, C4<0>;
v0x561b28164510_0 .net *"_ivl_0", 0 0, L_0x561b2835bee0;  1 drivers
v0x561b28164610_0 .net *"_ivl_4", 0 0, L_0x561b2835c0b0;  1 drivers
v0x561b281646f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28164790_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28164830_0 .net "preset", 0 0, L_0x7fcde0582108;  alias, 1 drivers
v0x561b281648d0_0 .net "q", 0 0, L_0x561b2835bbb0;  alias, 1 drivers
v0x561b28164970_0 .net "q_bar", 0 0, L_0x561b2835bde0;  alias, 1 drivers
v0x561b28164a10_0 .net "reset", 0 0, L_0x561b2835c280;  1 drivers
v0x561b28164ab0_0 .net "set", 0 0, L_0x561b2835cdc0;  alias, 1 drivers
S_0x561b28163870 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28163580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835ba40 .functor AND 1, L_0x561b2835bfa0, L_0x7fcde0582108, C4<1>, C4<1>;
L_0x561b2835bab0 .functor AND 1, L_0x561b2835ba40, L_0x561b2835bde0, C4<1>, C4<1>;
L_0x561b2835bbb0 .functor NOT 1, L_0x561b2835bab0, C4<0>, C4<0>, C4<0>;
L_0x561b2835bcb0 .functor AND 1, L_0x561b2835c140, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835bd70 .functor AND 1, L_0x561b2835bcb0, L_0x561b2835bbb0, C4<1>, C4<1>;
L_0x561b2835bde0 .functor NOT 1, L_0x561b2835bd70, C4<0>, C4<0>, C4<0>;
v0x561b28163b50_0 .net *"_ivl_0", 0 0, L_0x561b2835ba40;  1 drivers
v0x561b28163c50_0 .net *"_ivl_2", 0 0, L_0x561b2835bab0;  1 drivers
v0x561b28163d30_0 .net *"_ivl_6", 0 0, L_0x561b2835bcb0;  1 drivers
v0x561b28163df0_0 .net *"_ivl_8", 0 0, L_0x561b2835bd70;  1 drivers
v0x561b28163ed0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28163fc0_0 .net "preset", 0 0, L_0x7fcde0582108;  alias, 1 drivers
v0x561b28164080_0 .net "q", 0 0, L_0x561b2835bbb0;  alias, 1 drivers
v0x561b28164140_0 .net "q_bar", 0 0, L_0x561b2835bde0;  alias, 1 drivers
v0x561b28164200_0 .net "reset", 0 0, L_0x561b2835c140;  1 drivers
v0x561b28164350_0 .net "set", 0 0, L_0x561b2835bfa0;  1 drivers
S_0x561b28164c80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281632a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835c810 .functor AND 1, L_0x561b2835bbb0, L_0x561b2835cb90, C4<1>, C4<1>;
L_0x561b2835c880 .functor NOT 1, L_0x561b2835c810, C4<0>, C4<0>, C4<0>;
L_0x561b2835c990 .functor AND 1, L_0x561b2835bde0, L_0x561b2835cb90, C4<1>, C4<1>;
L_0x561b2835ca50 .functor NOT 1, L_0x561b2835c990, C4<0>, C4<0>, C4<0>;
v0x561b28165b90_0 .net *"_ivl_0", 0 0, L_0x561b2835c810;  1 drivers
v0x561b28165c90_0 .net *"_ivl_4", 0 0, L_0x561b2835c990;  1 drivers
v0x561b28165d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28165e10_0 .net "enable", 0 0, L_0x561b2835cb90;  1 drivers
v0x561b28165eb0_0 .net "preset", 0 0, L_0x7fcde0582108;  alias, 1 drivers
v0x561b28165f50_0 .net "q", 0 0, L_0x561b2835c490;  alias, 1 drivers
v0x561b28165ff0_0 .net "q_bar", 0 0, L_0x561b2835c6d0;  alias, 1 drivers
v0x561b28166090_0 .net "reset", 0 0, L_0x561b2835bde0;  alias, 1 drivers
v0x561b28166180_0 .net "set", 0 0, L_0x561b2835bbb0;  alias, 1 drivers
S_0x561b28164ee0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28164c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835c340 .functor AND 1, L_0x561b2835c880, L_0x7fcde0582108, C4<1>, C4<1>;
L_0x561b2835c3d0 .functor AND 1, L_0x561b2835c340, L_0x561b2835c6d0, C4<1>, C4<1>;
L_0x561b2835c490 .functor NOT 1, L_0x561b2835c3d0, C4<0>, C4<0>, C4<0>;
L_0x561b2835c550 .functor AND 1, L_0x561b2835ca50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835c610 .functor AND 1, L_0x561b2835c550, L_0x561b2835c490, C4<1>, C4<1>;
L_0x561b2835c6d0 .functor NOT 1, L_0x561b2835c610, C4<0>, C4<0>, C4<0>;
v0x561b281651a0_0 .net *"_ivl_0", 0 0, L_0x561b2835c340;  1 drivers
v0x561b281652a0_0 .net *"_ivl_2", 0 0, L_0x561b2835c3d0;  1 drivers
v0x561b28165380_0 .net *"_ivl_6", 0 0, L_0x561b2835c550;  1 drivers
v0x561b28165440_0 .net *"_ivl_8", 0 0, L_0x561b2835c610;  1 drivers
v0x561b28165520_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28165610_0 .net "preset", 0 0, L_0x7fcde0582108;  alias, 1 drivers
v0x561b28165700_0 .net "q", 0 0, L_0x561b2835c490;  alias, 1 drivers
v0x561b281657c0_0 .net "q_bar", 0 0, L_0x561b2835c6d0;  alias, 1 drivers
v0x561b28165880_0 .net "reset", 0 0, L_0x561b2835ca50;  1 drivers
v0x561b281659d0_0 .net "set", 0 0, L_0x561b2835c880;  1 drivers
S_0x561b28167500 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2835e230 .functor AND 1, L_0x561b28361f50, L_0x561b28361790, C4<1>, C4<1>;
L_0x561b2835e2c0 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b2835e330 .functor AND 1, L_0x561b2835e2c0, L_0x561b2835dac0, C4<1>, C4<1>;
L_0x561b2835e3f0 .functor OR 1, L_0x561b2835e230, L_0x561b2835e330, C4<0>, C4<0>;
o0x7fcde06223e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2816ae30_0 name=_ivl_0
v0x561b2816af30_0 .net *"_ivl_4", 0 0, L_0x561b2835e230;  1 drivers
v0x561b2816b010_0 .net *"_ivl_6", 0 0, L_0x561b2835e2c0;  1 drivers
v0x561b2816b0d0_0 .net *"_ivl_8", 0 0, L_0x561b2835e330;  1 drivers
v0x561b2816b1b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2816b2a0_0 .net "data", 0 0, L_0x561b28361790;  1 drivers
v0x561b2816b360_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b2816b400_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b2816b4a0_0 .net "out", 0 0, L_0x561b2835cf40;  1 drivers
v0x561b2816b5f0_0 .net "q", 0 0, L_0x561b2835dac0;  1 drivers
v0x561b2816b690_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2835cf40 .functor MUXZ 1, o0x7fcde06223e8, L_0x561b2835dac0, L_0x561b28362160, C4<>;
S_0x561b28167750 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28167500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835d8b0 .functor NOT 1, L_0x561b2835e3f0, C4<0>, C4<0>, C4<0>;
L_0x561b2835e1c0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2816a760_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816a820_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2816a8e0_0 .net "d", 0 0, L_0x561b2835e3f0;  1 drivers
v0x561b2816a980_0 .net "master_q", 0 0, L_0x561b2835d1e0;  1 drivers
v0x561b2816aa20_0 .net "master_q_bar", 0 0, L_0x561b2835d410;  1 drivers
L_0x7fcde0582150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2816ab10_0 .net "preset", 0 0, L_0x7fcde0582150;  1 drivers
v0x561b2816ac40_0 .net "q", 0 0, L_0x561b2835dac0;  alias, 1 drivers
v0x561b2816ace0_0 .net "q_bar", 0 0, L_0x561b2835dd00;  1 drivers
S_0x561b281679e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28167750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835d510 .functor AND 1, L_0x561b2835e3f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835d5d0 .functor NOT 1, L_0x561b2835d510, C4<0>, C4<0>, C4<0>;
L_0x561b2835d6e0 .functor AND 1, L_0x561b2835d8b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835d770 .functor NOT 1, L_0x561b2835d6e0, C4<0>, C4<0>, C4<0>;
v0x561b28168920_0 .net *"_ivl_0", 0 0, L_0x561b2835d510;  1 drivers
v0x561b28168a20_0 .net *"_ivl_4", 0 0, L_0x561b2835d6e0;  1 drivers
v0x561b28168b00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28168ba0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28168c40_0 .net "preset", 0 0, L_0x7fcde0582150;  alias, 1 drivers
v0x561b28168ce0_0 .net "q", 0 0, L_0x561b2835d1e0;  alias, 1 drivers
v0x561b28168d80_0 .net "q_bar", 0 0, L_0x561b2835d410;  alias, 1 drivers
v0x561b28168e20_0 .net "reset", 0 0, L_0x561b2835d8b0;  1 drivers
v0x561b28168ec0_0 .net "set", 0 0, L_0x561b2835e3f0;  alias, 1 drivers
S_0x561b28167c80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281679e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835d070 .functor AND 1, L_0x561b2835d5d0, L_0x7fcde0582150, C4<1>, C4<1>;
L_0x561b2835d0e0 .functor AND 1, L_0x561b2835d070, L_0x561b2835d410, C4<1>, C4<1>;
L_0x561b2835d1e0 .functor NOT 1, L_0x561b2835d0e0, C4<0>, C4<0>, C4<0>;
L_0x561b2835d2e0 .functor AND 1, L_0x561b2835d770, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835d3a0 .functor AND 1, L_0x561b2835d2e0, L_0x561b2835d1e0, C4<1>, C4<1>;
L_0x561b2835d410 .functor NOT 1, L_0x561b2835d3a0, C4<0>, C4<0>, C4<0>;
v0x561b28167f60_0 .net *"_ivl_0", 0 0, L_0x561b2835d070;  1 drivers
v0x561b28168060_0 .net *"_ivl_2", 0 0, L_0x561b2835d0e0;  1 drivers
v0x561b28168140_0 .net *"_ivl_6", 0 0, L_0x561b2835d2e0;  1 drivers
v0x561b28168200_0 .net *"_ivl_8", 0 0, L_0x561b2835d3a0;  1 drivers
v0x561b281682e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281683d0_0 .net "preset", 0 0, L_0x7fcde0582150;  alias, 1 drivers
v0x561b28168490_0 .net "q", 0 0, L_0x561b2835d1e0;  alias, 1 drivers
v0x561b28168550_0 .net "q_bar", 0 0, L_0x561b2835d410;  alias, 1 drivers
v0x561b28168610_0 .net "reset", 0 0, L_0x561b2835d770;  1 drivers
v0x561b28168760_0 .net "set", 0 0, L_0x561b2835d5d0;  1 drivers
S_0x561b28169090 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28167750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835de40 .functor AND 1, L_0x561b2835d1e0, L_0x561b2835e1c0, C4<1>, C4<1>;
L_0x561b2835deb0 .functor NOT 1, L_0x561b2835de40, C4<0>, C4<0>, C4<0>;
L_0x561b2835dfc0 .functor AND 1, L_0x561b2835d410, L_0x561b2835e1c0, C4<1>, C4<1>;
L_0x561b2835e080 .functor NOT 1, L_0x561b2835dfc0, C4<0>, C4<0>, C4<0>;
v0x561b28169fa0_0 .net *"_ivl_0", 0 0, L_0x561b2835de40;  1 drivers
v0x561b2816a0a0_0 .net *"_ivl_4", 0 0, L_0x561b2835dfc0;  1 drivers
v0x561b2816a180_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816a220_0 .net "enable", 0 0, L_0x561b2835e1c0;  1 drivers
v0x561b2816a2c0_0 .net "preset", 0 0, L_0x7fcde0582150;  alias, 1 drivers
v0x561b2816a360_0 .net "q", 0 0, L_0x561b2835dac0;  alias, 1 drivers
v0x561b2816a400_0 .net "q_bar", 0 0, L_0x561b2835dd00;  alias, 1 drivers
v0x561b2816a4a0_0 .net "reset", 0 0, L_0x561b2835d410;  alias, 1 drivers
v0x561b2816a590_0 .net "set", 0 0, L_0x561b2835d1e0;  alias, 1 drivers
S_0x561b281692f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28169090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835d970 .functor AND 1, L_0x561b2835deb0, L_0x7fcde0582150, C4<1>, C4<1>;
L_0x561b2835da00 .functor AND 1, L_0x561b2835d970, L_0x561b2835dd00, C4<1>, C4<1>;
L_0x561b2835dac0 .functor NOT 1, L_0x561b2835da00, C4<0>, C4<0>, C4<0>;
L_0x561b2835db80 .functor AND 1, L_0x561b2835e080, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835dc40 .functor AND 1, L_0x561b2835db80, L_0x561b2835dac0, C4<1>, C4<1>;
L_0x561b2835dd00 .functor NOT 1, L_0x561b2835dc40, C4<0>, C4<0>, C4<0>;
v0x561b281695b0_0 .net *"_ivl_0", 0 0, L_0x561b2835d970;  1 drivers
v0x561b281696b0_0 .net *"_ivl_2", 0 0, L_0x561b2835da00;  1 drivers
v0x561b28169790_0 .net *"_ivl_6", 0 0, L_0x561b2835db80;  1 drivers
v0x561b28169850_0 .net *"_ivl_8", 0 0, L_0x561b2835dc40;  1 drivers
v0x561b28169930_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28169a20_0 .net "preset", 0 0, L_0x7fcde0582150;  alias, 1 drivers
v0x561b28169b10_0 .net "q", 0 0, L_0x561b2835dac0;  alias, 1 drivers
v0x561b28169bd0_0 .net "q_bar", 0 0, L_0x561b2835dd00;  alias, 1 drivers
v0x561b28169c90_0 .net "reset", 0 0, L_0x561b2835e080;  1 drivers
v0x561b28169de0_0 .net "set", 0 0, L_0x561b2835deb0;  1 drivers
S_0x561b2816b7f0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2835f860 .functor AND 1, L_0x561b28361f50, L_0x561b283618c0, C4<1>, C4<1>;
L_0x561b2835f8f0 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b2835f960 .functor AND 1, L_0x561b2835f8f0, L_0x561b2835f0f0, C4<1>, C4<1>;
L_0x561b2835fa20 .functor OR 1, L_0x561b2835f860, L_0x561b2835f960, C4<0>, C4<0>;
o0x7fcde06230a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2816f1f0_0 name=_ivl_0
v0x561b2816f2f0_0 .net *"_ivl_4", 0 0, L_0x561b2835f860;  1 drivers
v0x561b2816f3d0_0 .net *"_ivl_6", 0 0, L_0x561b2835f8f0;  1 drivers
v0x561b2816f490_0 .net *"_ivl_8", 0 0, L_0x561b2835f960;  1 drivers
v0x561b2816f570_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2816f660_0 .net "data", 0 0, L_0x561b283618c0;  1 drivers
v0x561b2816f720_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b2816f7c0_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b2816f860_0 .net "out", 0 0, L_0x561b2835e570;  1 drivers
v0x561b2816f9b0_0 .net "q", 0 0, L_0x561b2835f0f0;  1 drivers
v0x561b2816fa50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2835e570 .functor MUXZ 1, o0x7fcde06230a8, L_0x561b2835f0f0, L_0x561b28362160, C4<>;
S_0x561b2816ba40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2816b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835eee0 .functor NOT 1, L_0x561b2835fa20, C4<0>, C4<0>, C4<0>;
L_0x561b2835f7f0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2816eb20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816ebe0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2816eca0_0 .net "d", 0 0, L_0x561b2835fa20;  1 drivers
v0x561b2816ed40_0 .net "master_q", 0 0, L_0x561b2835e810;  1 drivers
v0x561b2816ede0_0 .net "master_q_bar", 0 0, L_0x561b2835ea40;  1 drivers
L_0x7fcde0582198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2816eed0_0 .net "preset", 0 0, L_0x7fcde0582198;  1 drivers
v0x561b2816f000_0 .net "q", 0 0, L_0x561b2835f0f0;  alias, 1 drivers
v0x561b2816f0a0_0 .net "q_bar", 0 0, L_0x561b2835f330;  1 drivers
S_0x561b2816bd20 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2816ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835eb40 .functor AND 1, L_0x561b2835fa20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835ec00 .functor NOT 1, L_0x561b2835eb40, C4<0>, C4<0>, C4<0>;
L_0x561b2835ed10 .functor AND 1, L_0x561b2835eee0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2835eda0 .functor NOT 1, L_0x561b2835ed10, C4<0>, C4<0>, C4<0>;
v0x561b2816ccb0_0 .net *"_ivl_0", 0 0, L_0x561b2835eb40;  1 drivers
v0x561b2816cdb0_0 .net *"_ivl_4", 0 0, L_0x561b2835ed10;  1 drivers
v0x561b2816ce90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816cf30_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2816cfd0_0 .net "preset", 0 0, L_0x7fcde0582198;  alias, 1 drivers
v0x561b2816d070_0 .net "q", 0 0, L_0x561b2835e810;  alias, 1 drivers
v0x561b2816d110_0 .net "q_bar", 0 0, L_0x561b2835ea40;  alias, 1 drivers
v0x561b2816d1b0_0 .net "reset", 0 0, L_0x561b2835eee0;  1 drivers
v0x561b2816d250_0 .net "set", 0 0, L_0x561b2835fa20;  alias, 1 drivers
S_0x561b2816c010 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2816bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835e6a0 .functor AND 1, L_0x561b2835ec00, L_0x7fcde0582198, C4<1>, C4<1>;
L_0x561b2835e710 .functor AND 1, L_0x561b2835e6a0, L_0x561b2835ea40, C4<1>, C4<1>;
L_0x561b2835e810 .functor NOT 1, L_0x561b2835e710, C4<0>, C4<0>, C4<0>;
L_0x561b2835e910 .functor AND 1, L_0x561b2835eda0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835e9d0 .functor AND 1, L_0x561b2835e910, L_0x561b2835e810, C4<1>, C4<1>;
L_0x561b2835ea40 .functor NOT 1, L_0x561b2835e9d0, C4<0>, C4<0>, C4<0>;
v0x561b2816c2f0_0 .net *"_ivl_0", 0 0, L_0x561b2835e6a0;  1 drivers
v0x561b2816c3f0_0 .net *"_ivl_2", 0 0, L_0x561b2835e710;  1 drivers
v0x561b2816c4d0_0 .net *"_ivl_6", 0 0, L_0x561b2835e910;  1 drivers
v0x561b2816c590_0 .net *"_ivl_8", 0 0, L_0x561b2835e9d0;  1 drivers
v0x561b2816c670_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816c760_0 .net "preset", 0 0, L_0x7fcde0582198;  alias, 1 drivers
v0x561b2816c820_0 .net "q", 0 0, L_0x561b2835e810;  alias, 1 drivers
v0x561b2816c8e0_0 .net "q_bar", 0 0, L_0x561b2835ea40;  alias, 1 drivers
v0x561b2816c9a0_0 .net "reset", 0 0, L_0x561b2835eda0;  1 drivers
v0x561b2816caf0_0 .net "set", 0 0, L_0x561b2835ec00;  1 drivers
S_0x561b2816d420 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2816ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2835f470 .functor AND 1, L_0x561b2835e810, L_0x561b2835f7f0, C4<1>, C4<1>;
L_0x561b2835f4e0 .functor NOT 1, L_0x561b2835f470, C4<0>, C4<0>, C4<0>;
L_0x561b2835f5f0 .functor AND 1, L_0x561b2835ea40, L_0x561b2835f7f0, C4<1>, C4<1>;
L_0x561b2835f6b0 .functor NOT 1, L_0x561b2835f5f0, C4<0>, C4<0>, C4<0>;
v0x561b2816e360_0 .net *"_ivl_0", 0 0, L_0x561b2835f470;  1 drivers
v0x561b2816e460_0 .net *"_ivl_4", 0 0, L_0x561b2835f5f0;  1 drivers
v0x561b2816e540_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816e5e0_0 .net "enable", 0 0, L_0x561b2835f7f0;  1 drivers
v0x561b2816e680_0 .net "preset", 0 0, L_0x7fcde0582198;  alias, 1 drivers
v0x561b2816e720_0 .net "q", 0 0, L_0x561b2835f0f0;  alias, 1 drivers
v0x561b2816e7c0_0 .net "q_bar", 0 0, L_0x561b2835f330;  alias, 1 drivers
v0x561b2816e860_0 .net "reset", 0 0, L_0x561b2835ea40;  alias, 1 drivers
v0x561b2816e950_0 .net "set", 0 0, L_0x561b2835e810;  alias, 1 drivers
S_0x561b2816d680 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2816d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2835efa0 .functor AND 1, L_0x561b2835f4e0, L_0x7fcde0582198, C4<1>, C4<1>;
L_0x561b2835f030 .functor AND 1, L_0x561b2835efa0, L_0x561b2835f330, C4<1>, C4<1>;
L_0x561b2835f0f0 .functor NOT 1, L_0x561b2835f030, C4<0>, C4<0>, C4<0>;
L_0x561b2835f1b0 .functor AND 1, L_0x561b2835f6b0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2835f270 .functor AND 1, L_0x561b2835f1b0, L_0x561b2835f0f0, C4<1>, C4<1>;
L_0x561b2835f330 .functor NOT 1, L_0x561b2835f270, C4<0>, C4<0>, C4<0>;
v0x561b2816d940_0 .net *"_ivl_0", 0 0, L_0x561b2835efa0;  1 drivers
v0x561b2816da40_0 .net *"_ivl_2", 0 0, L_0x561b2835f030;  1 drivers
v0x561b2816db20_0 .net *"_ivl_6", 0 0, L_0x561b2835f1b0;  1 drivers
v0x561b2816dc10_0 .net *"_ivl_8", 0 0, L_0x561b2835f270;  1 drivers
v0x561b2816dcf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2816dde0_0 .net "preset", 0 0, L_0x7fcde0582198;  alias, 1 drivers
v0x561b2816ded0_0 .net "q", 0 0, L_0x561b2835f0f0;  alias, 1 drivers
v0x561b2816df90_0 .net "q_bar", 0 0, L_0x561b2835f330;  alias, 1 drivers
v0x561b2816e050_0 .net "reset", 0 0, L_0x561b2835f6b0;  1 drivers
v0x561b2816e1a0_0 .net "set", 0 0, L_0x561b2835f4e0;  1 drivers
S_0x561b2816fbb0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28151df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28360fa0 .functor AND 1, L_0x561b28361f50, L_0x561b283619b0, C4<1>, C4<1>;
L_0x561b28361030 .functor NOT 1, L_0x561b28361f50, C4<0>, C4<0>, C4<0>;
L_0x561b283610a0 .functor AND 1, L_0x561b28361030, L_0x561b28360830, C4<1>, C4<1>;
L_0x561b28361160 .functor OR 1, L_0x561b28360fa0, L_0x561b283610a0, C4<0>, C4<0>;
o0x7fcde0623d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281735b0_0 name=_ivl_0
v0x561b281736b0_0 .net *"_ivl_4", 0 0, L_0x561b28360fa0;  1 drivers
v0x561b28173790_0 .net *"_ivl_6", 0 0, L_0x561b28361030;  1 drivers
v0x561b28173850_0 .net *"_ivl_8", 0 0, L_0x561b283610a0;  1 drivers
v0x561b28173930_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28173a20_0 .net "data", 0 0, L_0x561b283619b0;  1 drivers
v0x561b28173ae0_0 .net "enable_in", 0 0, L_0x561b28361f50;  alias, 1 drivers
v0x561b28173b80_0 .net "enable_out", 0 0, L_0x561b28362160;  alias, 1 drivers
v0x561b28173c20_0 .net "out", 0 0, L_0x561b2835fba0;  1 drivers
v0x561b28173d70_0 .net "q", 0 0, L_0x561b28360830;  1 drivers
v0x561b28173e10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2835fba0 .functor MUXZ 1, o0x7fcde0623d68, L_0x561b28360830, L_0x561b28362160, C4<>;
S_0x561b2816fe00 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2816fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28360620 .functor NOT 1, L_0x561b28361160, C4<0>, C4<0>, C4<0>;
L_0x561b28360f30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28172ee0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28172fa0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28173060_0 .net "d", 0 0, L_0x561b28361160;  1 drivers
v0x561b28173100_0 .net "master_q", 0 0, L_0x561b2835ff50;  1 drivers
v0x561b281731a0_0 .net "master_q_bar", 0 0, L_0x561b28360180;  1 drivers
L_0x7fcde05821e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28173290_0 .net "preset", 0 0, L_0x7fcde05821e0;  1 drivers
v0x561b281733c0_0 .net "q", 0 0, L_0x561b28360830;  alias, 1 drivers
v0x561b28173460_0 .net "q_bar", 0 0, L_0x561b28360a70;  1 drivers
S_0x561b281700e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2816fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28360280 .functor AND 1, L_0x561b28361160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28360340 .functor NOT 1, L_0x561b28360280, C4<0>, C4<0>, C4<0>;
L_0x561b28360450 .functor AND 1, L_0x561b28360620, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283604e0 .functor NOT 1, L_0x561b28360450, C4<0>, C4<0>, C4<0>;
v0x561b28171070_0 .net *"_ivl_0", 0 0, L_0x561b28360280;  1 drivers
v0x561b28171170_0 .net *"_ivl_4", 0 0, L_0x561b28360450;  1 drivers
v0x561b28171250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281712f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28171390_0 .net "preset", 0 0, L_0x7fcde05821e0;  alias, 1 drivers
v0x561b28171430_0 .net "q", 0 0, L_0x561b2835ff50;  alias, 1 drivers
v0x561b281714d0_0 .net "q_bar", 0 0, L_0x561b28360180;  alias, 1 drivers
v0x561b28171570_0 .net "reset", 0 0, L_0x561b28360620;  1 drivers
v0x561b28171610_0 .net "set", 0 0, L_0x561b28361160;  alias, 1 drivers
S_0x561b281703d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281700e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b281743d0 .functor AND 1, L_0x561b28360340, L_0x7fcde05821e0, C4<1>, C4<1>;
L_0x561b2835fe50 .functor AND 1, L_0x561b281743d0, L_0x561b28360180, C4<1>, C4<1>;
L_0x561b2835ff50 .functor NOT 1, L_0x561b2835fe50, C4<0>, C4<0>, C4<0>;
L_0x561b28360050 .functor AND 1, L_0x561b283604e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28360110 .functor AND 1, L_0x561b28360050, L_0x561b2835ff50, C4<1>, C4<1>;
L_0x561b28360180 .functor NOT 1, L_0x561b28360110, C4<0>, C4<0>, C4<0>;
v0x561b281706b0_0 .net *"_ivl_0", 0 0, L_0x561b281743d0;  1 drivers
v0x561b281707b0_0 .net *"_ivl_2", 0 0, L_0x561b2835fe50;  1 drivers
v0x561b28170890_0 .net *"_ivl_6", 0 0, L_0x561b28360050;  1 drivers
v0x561b28170950_0 .net *"_ivl_8", 0 0, L_0x561b28360110;  1 drivers
v0x561b28170a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28170b20_0 .net "preset", 0 0, L_0x7fcde05821e0;  alias, 1 drivers
v0x561b28170be0_0 .net "q", 0 0, L_0x561b2835ff50;  alias, 1 drivers
v0x561b28170ca0_0 .net "q_bar", 0 0, L_0x561b28360180;  alias, 1 drivers
v0x561b28170d60_0 .net "reset", 0 0, L_0x561b283604e0;  1 drivers
v0x561b28170eb0_0 .net "set", 0 0, L_0x561b28360340;  1 drivers
S_0x561b281717e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2816fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28360bb0 .functor AND 1, L_0x561b2835ff50, L_0x561b28360f30, C4<1>, C4<1>;
L_0x561b28360c20 .functor NOT 1, L_0x561b28360bb0, C4<0>, C4<0>, C4<0>;
L_0x561b28360d30 .functor AND 1, L_0x561b28360180, L_0x561b28360f30, C4<1>, C4<1>;
L_0x561b28360df0 .functor NOT 1, L_0x561b28360d30, C4<0>, C4<0>, C4<0>;
v0x561b28172720_0 .net *"_ivl_0", 0 0, L_0x561b28360bb0;  1 drivers
v0x561b28172820_0 .net *"_ivl_4", 0 0, L_0x561b28360d30;  1 drivers
v0x561b28172900_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281729a0_0 .net "enable", 0 0, L_0x561b28360f30;  1 drivers
v0x561b28172a40_0 .net "preset", 0 0, L_0x7fcde05821e0;  alias, 1 drivers
v0x561b28172ae0_0 .net "q", 0 0, L_0x561b28360830;  alias, 1 drivers
v0x561b28172b80_0 .net "q_bar", 0 0, L_0x561b28360a70;  alias, 1 drivers
v0x561b28172c20_0 .net "reset", 0 0, L_0x561b28360180;  alias, 1 drivers
v0x561b28172d10_0 .net "set", 0 0, L_0x561b2835ff50;  alias, 1 drivers
S_0x561b28171a40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281717e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283606e0 .functor AND 1, L_0x561b28360c20, L_0x7fcde05821e0, C4<1>, C4<1>;
L_0x561b28360770 .functor AND 1, L_0x561b283606e0, L_0x561b28360a70, C4<1>, C4<1>;
L_0x561b28360830 .functor NOT 1, L_0x561b28360770, C4<0>, C4<0>, C4<0>;
L_0x561b283608f0 .functor AND 1, L_0x561b28360df0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283609b0 .functor AND 1, L_0x561b283608f0, L_0x561b28360830, C4<1>, C4<1>;
L_0x561b28360a70 .functor NOT 1, L_0x561b283609b0, C4<0>, C4<0>, C4<0>;
v0x561b28171d00_0 .net *"_ivl_0", 0 0, L_0x561b283606e0;  1 drivers
v0x561b28171e00_0 .net *"_ivl_2", 0 0, L_0x561b28360770;  1 drivers
v0x561b28171ee0_0 .net *"_ivl_6", 0 0, L_0x561b283608f0;  1 drivers
v0x561b28171fd0_0 .net *"_ivl_8", 0 0, L_0x561b283609b0;  1 drivers
v0x561b281720b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281721a0_0 .net "preset", 0 0, L_0x7fcde05821e0;  alias, 1 drivers
v0x561b28172290_0 .net "q", 0 0, L_0x561b28360830;  alias, 1 drivers
v0x561b28172350_0 .net "q_bar", 0 0, L_0x561b28360a70;  alias, 1 drivers
v0x561b28172410_0 .net "reset", 0 0, L_0x561b28360df0;  1 drivers
v0x561b28172560_0 .net "set", 0 0, L_0x561b28360c20;  1 drivers
S_0x561b28174650 .scope module, "mem5" "byte_register" 12 48, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b281b67b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b6870_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b281b6930_0 .net "enable_in", 0 0, L_0x561b2836e660;  1 drivers
v0x561b281b6ae0_0 .net "enable_out", 0 0, L_0x561b2836e880;  1 drivers
v0x561b281b6c90_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b281b6d30_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2836d1f0 .part v0x561b28256fd0_0, 0, 1;
L_0x561b282dc1f0 .part v0x561b28256fd0_0, 1, 1;
L_0x561b282dc2e0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b282dc3d0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b282dc4c0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b282dc5b0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b282dc6e0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b282dc7d0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b282dc910_0_0 .concat [ 1 1 1 1], L_0x561b28362230, L_0x561b283636a0, L_0x561b28364be0, L_0x561b28366120;
LS_0x561b282dc910_0_4 .concat [ 1 1 1 1], L_0x561b28367820, L_0x561b28368e50, L_0x561b2836a480, L_0x561b2836bab0;
L_0x561b282dc910 .concat [ 4 4 0 0], LS_0x561b282dc910_0_0, LS_0x561b282dc910_0_4;
S_0x561b281748d0 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28363390 .functor AND 1, L_0x561b2836e660, L_0x561b2836d1f0, C4<1>, C4<1>;
L_0x561b28363420 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b28363490 .functor AND 1, L_0x561b28363420, L_0x561b28362c80, C4<1>, C4<1>;
L_0x561b28363550 .functor OR 1, L_0x561b28363390, L_0x561b28363490, C4<0>, C4<0>;
o0x7fcde0624b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28178260_0 name=_ivl_0
v0x561b28178360_0 .net *"_ivl_4", 0 0, L_0x561b28363390;  1 drivers
v0x561b28178440_0 .net *"_ivl_6", 0 0, L_0x561b28363420;  1 drivers
v0x561b28178500_0 .net *"_ivl_8", 0 0, L_0x561b28363490;  1 drivers
v0x561b281785e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281786d0_0 .net "data", 0 0, L_0x561b2836d1f0;  1 drivers
v0x561b28178790_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b28178850_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b28178910_0 .net "out", 0 0, L_0x561b28362230;  1 drivers
v0x561b28178a60_0 .net "q", 0 0, L_0x561b28362c80;  1 drivers
v0x561b28178b00_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28362230 .functor MUXZ 1, o0x7fcde0624b48, L_0x561b28362c80, L_0x561b2836e880, C4<>;
S_0x561b28174bd0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281748d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28362a70 .functor NOT 1, L_0x561b28363550, C4<0>, C4<0>, C4<0>;
L_0x561b28363320 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28177b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28177c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28177d10_0 .net "d", 0 0, L_0x561b28363550;  1 drivers
v0x561b28177db0_0 .net "master_q", 0 0, L_0x561b283624d0;  1 drivers
v0x561b28177e50_0 .net "master_q_bar", 0 0, L_0x561b283626b0;  1 drivers
L_0x7fcde05822b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28177f40_0 .net "preset", 0 0, L_0x7fcde05822b8;  1 drivers
v0x561b28178070_0 .net "q", 0 0, L_0x561b28362c80;  alias, 1 drivers
v0x561b28178110_0 .net "q_bar", 0 0, L_0x561b28362e90;  1 drivers
S_0x561b28174eb0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28174bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28362720 .functor AND 1, L_0x561b28363550, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283627e0 .functor NOT 1, L_0x561b28362720, C4<0>, C4<0>, C4<0>;
L_0x561b283628f0 .functor AND 1, L_0x561b28362a70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28362960 .functor NOT 1, L_0x561b283628f0, C4<0>, C4<0>, C4<0>;
v0x561b28175db0_0 .net *"_ivl_0", 0 0, L_0x561b28362720;  1 drivers
v0x561b28175eb0_0 .net *"_ivl_4", 0 0, L_0x561b283628f0;  1 drivers
v0x561b28175f90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28176030_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281760d0_0 .net "preset", 0 0, L_0x7fcde05822b8;  alias, 1 drivers
v0x561b28176170_0 .net "q", 0 0, L_0x561b283624d0;  alias, 1 drivers
v0x561b28176210_0 .net "q_bar", 0 0, L_0x561b283626b0;  alias, 1 drivers
v0x561b281762b0_0 .net "reset", 0 0, L_0x561b28362a70;  1 drivers
v0x561b28176350_0 .net "set", 0 0, L_0x561b28363550;  alias, 1 drivers
S_0x561b281751a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28174eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28362360 .functor AND 1, L_0x561b283627e0, L_0x7fcde05822b8, C4<1>, C4<1>;
L_0x561b283623d0 .functor AND 1, L_0x561b28362360, L_0x561b283626b0, C4<1>, C4<1>;
L_0x561b283624d0 .functor NOT 1, L_0x561b283623d0, C4<0>, C4<0>, C4<0>;
L_0x561b283625d0 .functor AND 1, L_0x561b28362960, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28362640 .functor AND 1, L_0x561b283625d0, L_0x561b283624d0, C4<1>, C4<1>;
L_0x561b283626b0 .functor NOT 1, L_0x561b28362640, C4<0>, C4<0>, C4<0>;
v0x561b28175480_0 .net *"_ivl_0", 0 0, L_0x561b28362360;  1 drivers
v0x561b28175580_0 .net *"_ivl_2", 0 0, L_0x561b283623d0;  1 drivers
v0x561b28175660_0 .net *"_ivl_6", 0 0, L_0x561b283625d0;  1 drivers
v0x561b28175720_0 .net *"_ivl_8", 0 0, L_0x561b28362640;  1 drivers
v0x561b28175800_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281758f0_0 .net "preset", 0 0, L_0x7fcde05822b8;  alias, 1 drivers
v0x561b281759b0_0 .net "q", 0 0, L_0x561b283624d0;  alias, 1 drivers
v0x561b28175a70_0 .net "q_bar", 0 0, L_0x561b283626b0;  alias, 1 drivers
v0x561b28175b30_0 .net "reset", 0 0, L_0x561b28362960;  1 drivers
v0x561b28175bf0_0 .net "set", 0 0, L_0x561b283627e0;  1 drivers
S_0x561b28176490 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28174bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28362fd0 .functor AND 1, L_0x561b283624d0, L_0x561b28363320, C4<1>, C4<1>;
L_0x561b28363040 .functor NOT 1, L_0x561b28362fd0, C4<0>, C4<0>, C4<0>;
L_0x561b28363150 .functor AND 1, L_0x561b283626b0, L_0x561b28363320, C4<1>, C4<1>;
L_0x561b28363210 .functor NOT 1, L_0x561b28363150, C4<0>, C4<0>, C4<0>;
v0x561b281773d0_0 .net *"_ivl_0", 0 0, L_0x561b28362fd0;  1 drivers
v0x561b281774d0_0 .net *"_ivl_4", 0 0, L_0x561b28363150;  1 drivers
v0x561b281775b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28177650_0 .net "enable", 0 0, L_0x561b28363320;  1 drivers
v0x561b281776f0_0 .net "preset", 0 0, L_0x7fcde05822b8;  alias, 1 drivers
v0x561b28177790_0 .net "q", 0 0, L_0x561b28362c80;  alias, 1 drivers
v0x561b28177830_0 .net "q_bar", 0 0, L_0x561b28362e90;  alias, 1 drivers
v0x561b281778d0_0 .net "reset", 0 0, L_0x561b283626b0;  alias, 1 drivers
v0x561b281779c0_0 .net "set", 0 0, L_0x561b283624d0;  alias, 1 drivers
S_0x561b281766f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28176490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28362b30 .functor AND 1, L_0x561b28363040, L_0x7fcde05822b8, C4<1>, C4<1>;
L_0x561b28362bc0 .functor AND 1, L_0x561b28362b30, L_0x561b28362e90, C4<1>, C4<1>;
L_0x561b28362c80 .functor NOT 1, L_0x561b28362bc0, C4<0>, C4<0>, C4<0>;
L_0x561b28362d40 .functor AND 1, L_0x561b28363210, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28362dd0 .functor AND 1, L_0x561b28362d40, L_0x561b28362c80, C4<1>, C4<1>;
L_0x561b28362e90 .functor NOT 1, L_0x561b28362dd0, C4<0>, C4<0>, C4<0>;
v0x561b281769b0_0 .net *"_ivl_0", 0 0, L_0x561b28362b30;  1 drivers
v0x561b28176ab0_0 .net *"_ivl_2", 0 0, L_0x561b28362bc0;  1 drivers
v0x561b28176b90_0 .net *"_ivl_6", 0 0, L_0x561b28362d40;  1 drivers
v0x561b28176c80_0 .net *"_ivl_8", 0 0, L_0x561b28362dd0;  1 drivers
v0x561b28176d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28176e50_0 .net "preset", 0 0, L_0x7fcde05822b8;  alias, 1 drivers
v0x561b28176f40_0 .net "q", 0 0, L_0x561b28362c80;  alias, 1 drivers
v0x561b28177000_0 .net "q_bar", 0 0, L_0x561b28362e90;  alias, 1 drivers
v0x561b281770c0_0 .net "reset", 0 0, L_0x561b28363210;  1 drivers
v0x561b28177210_0 .net "set", 0 0, L_0x561b28363040;  1 drivers
S_0x561b28178c60 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283648d0 .functor AND 1, L_0x561b2836e660, L_0x561b282dc1f0, C4<1>, C4<1>;
L_0x561b28364960 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b283649d0 .functor AND 1, L_0x561b28364960, L_0x561b283641c0, C4<1>, C4<1>;
L_0x561b28364a90 .functor OR 1, L_0x561b283648d0, L_0x561b283649d0, C4<0>, C4<0>;
o0x7fcde0625868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2817c660_0 name=_ivl_0
v0x561b2817c760_0 .net *"_ivl_4", 0 0, L_0x561b283648d0;  1 drivers
v0x561b2817c840_0 .net *"_ivl_6", 0 0, L_0x561b28364960;  1 drivers
v0x561b2817c900_0 .net *"_ivl_8", 0 0, L_0x561b283649d0;  1 drivers
v0x561b2817c9e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2817cad0_0 .net "data", 0 0, L_0x561b282dc1f0;  1 drivers
v0x561b2817cb90_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b2817cc30_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b2817ccd0_0 .net "out", 0 0, L_0x561b283636a0;  1 drivers
v0x561b2817ce00_0 .net "q", 0 0, L_0x561b283641c0;  1 drivers
v0x561b2817cea0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283636a0 .functor MUXZ 1, o0x7fcde0625868, L_0x561b283641c0, L_0x561b2836e880, C4<>;
S_0x561b28178ed0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28178c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28363fb0 .functor NOT 1, L_0x561b28364a90, C4<0>, C4<0>, C4<0>;
L_0x561b28364860 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2817bf90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817c050_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2817c110_0 .net "d", 0 0, L_0x561b28364a90;  1 drivers
v0x561b2817c1b0_0 .net "master_q", 0 0, L_0x561b28363940;  1 drivers
v0x561b2817c250_0 .net "master_q_bar", 0 0, L_0x561b28363b40;  1 drivers
L_0x7fcde0582300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2817c340_0 .net "preset", 0 0, L_0x7fcde0582300;  1 drivers
v0x561b2817c470_0 .net "q", 0 0, L_0x561b283641c0;  alias, 1 drivers
v0x561b2817c510_0 .net "q_bar", 0 0, L_0x561b283643d0;  1 drivers
S_0x561b28179190 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28178ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28363c40 .functor AND 1, L_0x561b28364a90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28363d00 .functor NOT 1, L_0x561b28363c40, C4<0>, C4<0>, C4<0>;
L_0x561b28363e10 .functor AND 1, L_0x561b28363fb0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28363ea0 .functor NOT 1, L_0x561b28363e10, C4<0>, C4<0>, C4<0>;
v0x561b2817a120_0 .net *"_ivl_0", 0 0, L_0x561b28363c40;  1 drivers
v0x561b2817a220_0 .net *"_ivl_4", 0 0, L_0x561b28363e10;  1 drivers
v0x561b2817a300_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817a3a0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2817a440_0 .net "preset", 0 0, L_0x7fcde0582300;  alias, 1 drivers
v0x561b2817a4e0_0 .net "q", 0 0, L_0x561b28363940;  alias, 1 drivers
v0x561b2817a580_0 .net "q_bar", 0 0, L_0x561b28363b40;  alias, 1 drivers
v0x561b2817a620_0 .net "reset", 0 0, L_0x561b28363fb0;  1 drivers
v0x561b2817a6c0_0 .net "set", 0 0, L_0x561b28364a90;  alias, 1 drivers
S_0x561b28179480 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28179190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283637d0 .functor AND 1, L_0x561b28363d00, L_0x7fcde0582300, C4<1>, C4<1>;
L_0x561b28363840 .functor AND 1, L_0x561b283637d0, L_0x561b28363b40, C4<1>, C4<1>;
L_0x561b28363940 .functor NOT 1, L_0x561b28363840, C4<0>, C4<0>, C4<0>;
L_0x561b28363a40 .functor AND 1, L_0x561b28363ea0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28363ad0 .functor AND 1, L_0x561b28363a40, L_0x561b28363940, C4<1>, C4<1>;
L_0x561b28363b40 .functor NOT 1, L_0x561b28363ad0, C4<0>, C4<0>, C4<0>;
v0x561b28179760_0 .net *"_ivl_0", 0 0, L_0x561b283637d0;  1 drivers
v0x561b28179860_0 .net *"_ivl_2", 0 0, L_0x561b28363840;  1 drivers
v0x561b28179940_0 .net *"_ivl_6", 0 0, L_0x561b28363a40;  1 drivers
v0x561b28179a00_0 .net *"_ivl_8", 0 0, L_0x561b28363ad0;  1 drivers
v0x561b28179ae0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28179bd0_0 .net "preset", 0 0, L_0x7fcde0582300;  alias, 1 drivers
v0x561b28179c90_0 .net "q", 0 0, L_0x561b28363940;  alias, 1 drivers
v0x561b28179d50_0 .net "q_bar", 0 0, L_0x561b28363b40;  alias, 1 drivers
v0x561b28179e10_0 .net "reset", 0 0, L_0x561b28363ea0;  1 drivers
v0x561b28179f60_0 .net "set", 0 0, L_0x561b28363d00;  1 drivers
S_0x561b2817a890 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28178ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28364510 .functor AND 1, L_0x561b28363940, L_0x561b28364860, C4<1>, C4<1>;
L_0x561b28364580 .functor NOT 1, L_0x561b28364510, C4<0>, C4<0>, C4<0>;
L_0x561b28364690 .functor AND 1, L_0x561b28363b40, L_0x561b28364860, C4<1>, C4<1>;
L_0x561b28364750 .functor NOT 1, L_0x561b28364690, C4<0>, C4<0>, C4<0>;
v0x561b2817b7d0_0 .net *"_ivl_0", 0 0, L_0x561b28364510;  1 drivers
v0x561b2817b8d0_0 .net *"_ivl_4", 0 0, L_0x561b28364690;  1 drivers
v0x561b2817b9b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817ba50_0 .net "enable", 0 0, L_0x561b28364860;  1 drivers
v0x561b2817baf0_0 .net "preset", 0 0, L_0x7fcde0582300;  alias, 1 drivers
v0x561b2817bb90_0 .net "q", 0 0, L_0x561b283641c0;  alias, 1 drivers
v0x561b2817bc30_0 .net "q_bar", 0 0, L_0x561b283643d0;  alias, 1 drivers
v0x561b2817bcd0_0 .net "reset", 0 0, L_0x561b28363b40;  alias, 1 drivers
v0x561b2817bdc0_0 .net "set", 0 0, L_0x561b28363940;  alias, 1 drivers
S_0x561b2817aaf0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2817a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28364070 .functor AND 1, L_0x561b28364580, L_0x7fcde0582300, C4<1>, C4<1>;
L_0x561b28364100 .functor AND 1, L_0x561b28364070, L_0x561b283643d0, C4<1>, C4<1>;
L_0x561b283641c0 .functor NOT 1, L_0x561b28364100, C4<0>, C4<0>, C4<0>;
L_0x561b28364280 .functor AND 1, L_0x561b28364750, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28364310 .functor AND 1, L_0x561b28364280, L_0x561b283641c0, C4<1>, C4<1>;
L_0x561b283643d0 .functor NOT 1, L_0x561b28364310, C4<0>, C4<0>, C4<0>;
v0x561b2817adb0_0 .net *"_ivl_0", 0 0, L_0x561b28364070;  1 drivers
v0x561b2817aeb0_0 .net *"_ivl_2", 0 0, L_0x561b28364100;  1 drivers
v0x561b2817af90_0 .net *"_ivl_6", 0 0, L_0x561b28364280;  1 drivers
v0x561b2817b080_0 .net *"_ivl_8", 0 0, L_0x561b28364310;  1 drivers
v0x561b2817b160_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817b250_0 .net "preset", 0 0, L_0x7fcde0582300;  alias, 1 drivers
v0x561b2817b340_0 .net "q", 0 0, L_0x561b283641c0;  alias, 1 drivers
v0x561b2817b400_0 .net "q_bar", 0 0, L_0x561b283643d0;  alias, 1 drivers
v0x561b2817b4c0_0 .net "reset", 0 0, L_0x561b28364750;  1 drivers
v0x561b2817b610_0 .net "set", 0 0, L_0x561b28364580;  1 drivers
S_0x561b2817cfe0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28365e10 .functor AND 1, L_0x561b2836e660, L_0x561b282dc2e0, C4<1>, C4<1>;
L_0x561b28365ea0 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b28365f10 .functor AND 1, L_0x561b28365ea0, L_0x561b28365700, C4<1>, C4<1>;
L_0x561b28365fd0 .functor OR 1, L_0x561b28365e10, L_0x561b28365f10, C4<0>, C4<0>;
o0x7fcde0626528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28180a50_0 name=_ivl_0
v0x561b28180b50_0 .net *"_ivl_4", 0 0, L_0x561b28365e10;  1 drivers
v0x561b28180c30_0 .net *"_ivl_6", 0 0, L_0x561b28365ea0;  1 drivers
v0x561b28180cf0_0 .net *"_ivl_8", 0 0, L_0x561b28365f10;  1 drivers
v0x561b28180dd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28180ec0_0 .net "data", 0 0, L_0x561b282dc2e0;  1 drivers
v0x561b28180f80_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b28181070_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b28181160_0 .net "out", 0 0, L_0x561b28364be0;  1 drivers
v0x561b281812b0_0 .net "q", 0 0, L_0x561b28365700;  1 drivers
v0x561b28181350_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28364be0 .functor MUXZ 1, o0x7fcde0626528, L_0x561b28365700, L_0x561b2836e880, C4<>;
S_0x561b2817d230 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2817cfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283654f0 .functor NOT 1, L_0x561b28365fd0, C4<0>, C4<0>, C4<0>;
L_0x561b28365da0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28180380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28180440_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28180500_0 .net "d", 0 0, L_0x561b28365fd0;  1 drivers
v0x561b281805a0_0 .net "master_q", 0 0, L_0x561b28364e80;  1 drivers
v0x561b28180640_0 .net "master_q_bar", 0 0, L_0x561b28365080;  1 drivers
L_0x7fcde0582348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28180730_0 .net "preset", 0 0, L_0x7fcde0582348;  1 drivers
v0x561b28180860_0 .net "q", 0 0, L_0x561b28365700;  alias, 1 drivers
v0x561b28180900_0 .net "q_bar", 0 0, L_0x561b28365910;  1 drivers
S_0x561b2817d4f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2817d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28365180 .functor AND 1, L_0x561b28365fd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28365240 .functor NOT 1, L_0x561b28365180, C4<0>, C4<0>, C4<0>;
L_0x561b28365350 .functor AND 1, L_0x561b283654f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283653e0 .functor NOT 1, L_0x561b28365350, C4<0>, C4<0>, C4<0>;
v0x561b2817e4b0_0 .net *"_ivl_0", 0 0, L_0x561b28365180;  1 drivers
v0x561b2817e5b0_0 .net *"_ivl_4", 0 0, L_0x561b28365350;  1 drivers
v0x561b2817e690_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817e730_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2817e7d0_0 .net "preset", 0 0, L_0x7fcde0582348;  alias, 1 drivers
v0x561b2817e870_0 .net "q", 0 0, L_0x561b28364e80;  alias, 1 drivers
v0x561b2817e940_0 .net "q_bar", 0 0, L_0x561b28365080;  alias, 1 drivers
v0x561b2817ea10_0 .net "reset", 0 0, L_0x561b283654f0;  1 drivers
v0x561b2817eab0_0 .net "set", 0 0, L_0x561b28365fd0;  alias, 1 drivers
S_0x561b2817d7e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2817d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28364d10 .functor AND 1, L_0x561b28365240, L_0x7fcde0582348, C4<1>, C4<1>;
L_0x561b28364d80 .functor AND 1, L_0x561b28364d10, L_0x561b28365080, C4<1>, C4<1>;
L_0x561b28364e80 .functor NOT 1, L_0x561b28364d80, C4<0>, C4<0>, C4<0>;
L_0x561b28364f80 .functor AND 1, L_0x561b283653e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28365010 .functor AND 1, L_0x561b28364f80, L_0x561b28364e80, C4<1>, C4<1>;
L_0x561b28365080 .functor NOT 1, L_0x561b28365010, C4<0>, C4<0>, C4<0>;
v0x561b2817dac0_0 .net *"_ivl_0", 0 0, L_0x561b28364d10;  1 drivers
v0x561b2817dbc0_0 .net *"_ivl_2", 0 0, L_0x561b28364d80;  1 drivers
v0x561b2817dca0_0 .net *"_ivl_6", 0 0, L_0x561b28364f80;  1 drivers
v0x561b2817dd90_0 .net *"_ivl_8", 0 0, L_0x561b28365010;  1 drivers
v0x561b2817de70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817df60_0 .net "preset", 0 0, L_0x7fcde0582348;  alias, 1 drivers
v0x561b2817e020_0 .net "q", 0 0, L_0x561b28364e80;  alias, 1 drivers
v0x561b2817e0e0_0 .net "q_bar", 0 0, L_0x561b28365080;  alias, 1 drivers
v0x561b2817e1a0_0 .net "reset", 0 0, L_0x561b283653e0;  1 drivers
v0x561b2817e2f0_0 .net "set", 0 0, L_0x561b28365240;  1 drivers
S_0x561b2817ec80 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2817d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28365a50 .functor AND 1, L_0x561b28364e80, L_0x561b28365da0, C4<1>, C4<1>;
L_0x561b28365ac0 .functor NOT 1, L_0x561b28365a50, C4<0>, C4<0>, C4<0>;
L_0x561b28365bd0 .functor AND 1, L_0x561b28365080, L_0x561b28365da0, C4<1>, C4<1>;
L_0x561b28365c90 .functor NOT 1, L_0x561b28365bd0, C4<0>, C4<0>, C4<0>;
v0x561b2817fbc0_0 .net *"_ivl_0", 0 0, L_0x561b28365a50;  1 drivers
v0x561b2817fcc0_0 .net *"_ivl_4", 0 0, L_0x561b28365bd0;  1 drivers
v0x561b2817fda0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817fe40_0 .net "enable", 0 0, L_0x561b28365da0;  1 drivers
v0x561b2817fee0_0 .net "preset", 0 0, L_0x7fcde0582348;  alias, 1 drivers
v0x561b2817ff80_0 .net "q", 0 0, L_0x561b28365700;  alias, 1 drivers
v0x561b28180020_0 .net "q_bar", 0 0, L_0x561b28365910;  alias, 1 drivers
v0x561b281800c0_0 .net "reset", 0 0, L_0x561b28365080;  alias, 1 drivers
v0x561b281801b0_0 .net "set", 0 0, L_0x561b28364e80;  alias, 1 drivers
S_0x561b2817eee0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2817ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283655b0 .functor AND 1, L_0x561b28365ac0, L_0x7fcde0582348, C4<1>, C4<1>;
L_0x561b28365640 .functor AND 1, L_0x561b283655b0, L_0x561b28365910, C4<1>, C4<1>;
L_0x561b28365700 .functor NOT 1, L_0x561b28365640, C4<0>, C4<0>, C4<0>;
L_0x561b283657c0 .functor AND 1, L_0x561b28365c90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28365850 .functor AND 1, L_0x561b283657c0, L_0x561b28365700, C4<1>, C4<1>;
L_0x561b28365910 .functor NOT 1, L_0x561b28365850, C4<0>, C4<0>, C4<0>;
v0x561b2817f1a0_0 .net *"_ivl_0", 0 0, L_0x561b283655b0;  1 drivers
v0x561b2817f2a0_0 .net *"_ivl_2", 0 0, L_0x561b28365640;  1 drivers
v0x561b2817f380_0 .net *"_ivl_6", 0 0, L_0x561b283657c0;  1 drivers
v0x561b2817f470_0 .net *"_ivl_8", 0 0, L_0x561b28365850;  1 drivers
v0x561b2817f550_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2817f640_0 .net "preset", 0 0, L_0x7fcde0582348;  alias, 1 drivers
v0x561b2817f730_0 .net "q", 0 0, L_0x561b28365700;  alias, 1 drivers
v0x561b2817f7f0_0 .net "q_bar", 0 0, L_0x561b28365910;  alias, 1 drivers
v0x561b2817f8b0_0 .net "reset", 0 0, L_0x561b28365c90;  1 drivers
v0x561b2817fa00_0 .net "set", 0 0, L_0x561b28365ac0;  1 drivers
S_0x561b281814b0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283673e0 .functor AND 1, L_0x561b2836e660, L_0x561b282dc3d0, C4<1>, C4<1>;
L_0x561b28367470 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b281b69d0 .functor AND 1, L_0x561b28367470, L_0x561b28366ca0, C4<1>, C4<1>;
L_0x561b283676f0 .functor OR 1, L_0x561b283673e0, L_0x561b281b69d0, C4<0>, C4<0>;
o0x7fcde06271e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28184e80_0 name=_ivl_0
v0x561b28184f80_0 .net *"_ivl_4", 0 0, L_0x561b283673e0;  1 drivers
v0x561b28185060_0 .net *"_ivl_6", 0 0, L_0x561b28367470;  1 drivers
v0x561b28185120_0 .net *"_ivl_8", 0 0, L_0x561b281b69d0;  1 drivers
v0x561b28185200_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281852f0_0 .net "data", 0 0, L_0x561b282dc3d0;  1 drivers
v0x561b281853b0_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b28185450_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b281854f0_0 .net "out", 0 0, L_0x561b28366120;  1 drivers
v0x561b28185640_0 .net "q", 0 0, L_0x561b28366ca0;  1 drivers
v0x561b281856e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28366120 .functor MUXZ 1, o0x7fcde06271e8, L_0x561b28366ca0, L_0x561b2836e880, C4<>;
S_0x561b28181700 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281814b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28366a90 .functor NOT 1, L_0x561b283676f0, C4<0>, C4<0>, C4<0>;
L_0x561b28367370 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281847b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28184870_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28184930_0 .net "d", 0 0, L_0x561b283676f0;  1 drivers
v0x561b281849d0_0 .net "master_q", 0 0, L_0x561b283663c0;  1 drivers
v0x561b28184a70_0 .net "master_q_bar", 0 0, L_0x561b283665f0;  1 drivers
L_0x7fcde0582390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28184b60_0 .net "preset", 0 0, L_0x7fcde0582390;  1 drivers
v0x561b28184c90_0 .net "q", 0 0, L_0x561b28366ca0;  alias, 1 drivers
v0x561b28184d30_0 .net "q_bar", 0 0, L_0x561b28366ee0;  1 drivers
S_0x561b281819e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28181700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283666f0 .functor AND 1, L_0x561b283676f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283667b0 .functor NOT 1, L_0x561b283666f0, C4<0>, C4<0>, C4<0>;
L_0x561b283668c0 .functor AND 1, L_0x561b28366a90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28366950 .functor NOT 1, L_0x561b283668c0, C4<0>, C4<0>, C4<0>;
v0x561b28182970_0 .net *"_ivl_0", 0 0, L_0x561b283666f0;  1 drivers
v0x561b28182a70_0 .net *"_ivl_4", 0 0, L_0x561b283668c0;  1 drivers
v0x561b28182b50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28182bf0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28182c90_0 .net "preset", 0 0, L_0x7fcde0582390;  alias, 1 drivers
v0x561b28182d30_0 .net "q", 0 0, L_0x561b283663c0;  alias, 1 drivers
v0x561b28182dd0_0 .net "q_bar", 0 0, L_0x561b283665f0;  alias, 1 drivers
v0x561b28182e70_0 .net "reset", 0 0, L_0x561b28366a90;  1 drivers
v0x561b28182f10_0 .net "set", 0 0, L_0x561b283676f0;  alias, 1 drivers
S_0x561b28181cd0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281819e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28366250 .functor AND 1, L_0x561b283667b0, L_0x7fcde0582390, C4<1>, C4<1>;
L_0x561b283662c0 .functor AND 1, L_0x561b28366250, L_0x561b283665f0, C4<1>, C4<1>;
L_0x561b283663c0 .functor NOT 1, L_0x561b283662c0, C4<0>, C4<0>, C4<0>;
L_0x561b283664c0 .functor AND 1, L_0x561b28366950, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28366580 .functor AND 1, L_0x561b283664c0, L_0x561b283663c0, C4<1>, C4<1>;
L_0x561b283665f0 .functor NOT 1, L_0x561b28366580, C4<0>, C4<0>, C4<0>;
v0x561b28181fb0_0 .net *"_ivl_0", 0 0, L_0x561b28366250;  1 drivers
v0x561b281820b0_0 .net *"_ivl_2", 0 0, L_0x561b283662c0;  1 drivers
v0x561b28182190_0 .net *"_ivl_6", 0 0, L_0x561b283664c0;  1 drivers
v0x561b28182250_0 .net *"_ivl_8", 0 0, L_0x561b28366580;  1 drivers
v0x561b28182330_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28182420_0 .net "preset", 0 0, L_0x7fcde0582390;  alias, 1 drivers
v0x561b281824e0_0 .net "q", 0 0, L_0x561b283663c0;  alias, 1 drivers
v0x561b281825a0_0 .net "q_bar", 0 0, L_0x561b283665f0;  alias, 1 drivers
v0x561b28182660_0 .net "reset", 0 0, L_0x561b28366950;  1 drivers
v0x561b281827b0_0 .net "set", 0 0, L_0x561b283667b0;  1 drivers
S_0x561b281830e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28181700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28367020 .functor AND 1, L_0x561b283663c0, L_0x561b28367370, C4<1>, C4<1>;
L_0x561b28367090 .functor NOT 1, L_0x561b28367020, C4<0>, C4<0>, C4<0>;
L_0x561b283671a0 .functor AND 1, L_0x561b283665f0, L_0x561b28367370, C4<1>, C4<1>;
L_0x561b28367260 .functor NOT 1, L_0x561b283671a0, C4<0>, C4<0>, C4<0>;
v0x561b28183ff0_0 .net *"_ivl_0", 0 0, L_0x561b28367020;  1 drivers
v0x561b281840f0_0 .net *"_ivl_4", 0 0, L_0x561b283671a0;  1 drivers
v0x561b281841d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28184270_0 .net "enable", 0 0, L_0x561b28367370;  1 drivers
v0x561b28184310_0 .net "preset", 0 0, L_0x7fcde0582390;  alias, 1 drivers
v0x561b281843b0_0 .net "q", 0 0, L_0x561b28366ca0;  alias, 1 drivers
v0x561b28184450_0 .net "q_bar", 0 0, L_0x561b28366ee0;  alias, 1 drivers
v0x561b281844f0_0 .net "reset", 0 0, L_0x561b283665f0;  alias, 1 drivers
v0x561b281845e0_0 .net "set", 0 0, L_0x561b283663c0;  alias, 1 drivers
S_0x561b28183340 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281830e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28366b50 .functor AND 1, L_0x561b28367090, L_0x7fcde0582390, C4<1>, C4<1>;
L_0x561b28366be0 .functor AND 1, L_0x561b28366b50, L_0x561b28366ee0, C4<1>, C4<1>;
L_0x561b28366ca0 .functor NOT 1, L_0x561b28366be0, C4<0>, C4<0>, C4<0>;
L_0x561b28366d60 .functor AND 1, L_0x561b28367260, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28366e20 .functor AND 1, L_0x561b28366d60, L_0x561b28366ca0, C4<1>, C4<1>;
L_0x561b28366ee0 .functor NOT 1, L_0x561b28366e20, C4<0>, C4<0>, C4<0>;
v0x561b28183600_0 .net *"_ivl_0", 0 0, L_0x561b28366b50;  1 drivers
v0x561b28183700_0 .net *"_ivl_2", 0 0, L_0x561b28366be0;  1 drivers
v0x561b281837e0_0 .net *"_ivl_6", 0 0, L_0x561b28366d60;  1 drivers
v0x561b281838a0_0 .net *"_ivl_8", 0 0, L_0x561b28366e20;  1 drivers
v0x561b28183980_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28183a70_0 .net "preset", 0 0, L_0x7fcde0582390;  alias, 1 drivers
v0x561b28183b60_0 .net "q", 0 0, L_0x561b28366ca0;  alias, 1 drivers
v0x561b28183c20_0 .net "q_bar", 0 0, L_0x561b28366ee0;  alias, 1 drivers
v0x561b28183ce0_0 .net "reset", 0 0, L_0x561b28367260;  1 drivers
v0x561b28183e30_0 .net "set", 0 0, L_0x561b28367090;  1 drivers
S_0x561b28185840 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28368b10 .functor AND 1, L_0x561b2836e660, L_0x561b282dc4c0, C4<1>, C4<1>;
L_0x561b28368ba0 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b28368c10 .functor AND 1, L_0x561b28368ba0, L_0x561b283683a0, C4<1>, C4<1>;
L_0x561b28368cd0 .functor OR 1, L_0x561b28368b10, L_0x561b28368c10, C4<0>, C4<0>;
o0x7fcde0627ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28189260_0 name=_ivl_0
v0x561b28189360_0 .net *"_ivl_4", 0 0, L_0x561b28368b10;  1 drivers
v0x561b28189440_0 .net *"_ivl_6", 0 0, L_0x561b28368ba0;  1 drivers
v0x561b28189500_0 .net *"_ivl_8", 0 0, L_0x561b28368c10;  1 drivers
v0x561b281895e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281896d0_0 .net "data", 0 0, L_0x561b282dc4c0;  1 drivers
v0x561b28189790_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b281898c0_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b281899f0_0 .net "out", 0 0, L_0x561b28367820;  1 drivers
v0x561b28189b40_0 .net "q", 0 0, L_0x561b283683a0;  1 drivers
v0x561b28189be0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28367820 .functor MUXZ 1, o0x7fcde0627ea8, L_0x561b283683a0, L_0x561b2836e880, C4<>;
S_0x561b28185ae0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28185840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28368190 .functor NOT 1, L_0x561b28368cd0, C4<0>, C4<0>, C4<0>;
L_0x561b28368aa0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28188b90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28188c50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28188d10_0 .net "d", 0 0, L_0x561b28368cd0;  1 drivers
v0x561b28188db0_0 .net "master_q", 0 0, L_0x561b28367ac0;  1 drivers
v0x561b28188e50_0 .net "master_q_bar", 0 0, L_0x561b28367cf0;  1 drivers
L_0x7fcde05823d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28188f40_0 .net "preset", 0 0, L_0x7fcde05823d8;  1 drivers
v0x561b28189070_0 .net "q", 0 0, L_0x561b283683a0;  alias, 1 drivers
v0x561b28189110_0 .net "q_bar", 0 0, L_0x561b283685e0;  1 drivers
S_0x561b28185dc0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28185ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28367df0 .functor AND 1, L_0x561b28368cd0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28367eb0 .functor NOT 1, L_0x561b28367df0, C4<0>, C4<0>, C4<0>;
L_0x561b28367fc0 .functor AND 1, L_0x561b28368190, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28368050 .functor NOT 1, L_0x561b28367fc0, C4<0>, C4<0>, C4<0>;
v0x561b28186d50_0 .net *"_ivl_0", 0 0, L_0x561b28367df0;  1 drivers
v0x561b28186e50_0 .net *"_ivl_4", 0 0, L_0x561b28367fc0;  1 drivers
v0x561b28186f30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28186fd0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28187070_0 .net "preset", 0 0, L_0x7fcde05823d8;  alias, 1 drivers
v0x561b28187110_0 .net "q", 0 0, L_0x561b28367ac0;  alias, 1 drivers
v0x561b281871b0_0 .net "q_bar", 0 0, L_0x561b28367cf0;  alias, 1 drivers
v0x561b28187250_0 .net "reset", 0 0, L_0x561b28368190;  1 drivers
v0x561b281872f0_0 .net "set", 0 0, L_0x561b28368cd0;  alias, 1 drivers
S_0x561b281860b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28185dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28367950 .functor AND 1, L_0x561b28367eb0, L_0x7fcde05823d8, C4<1>, C4<1>;
L_0x561b283679c0 .functor AND 1, L_0x561b28367950, L_0x561b28367cf0, C4<1>, C4<1>;
L_0x561b28367ac0 .functor NOT 1, L_0x561b283679c0, C4<0>, C4<0>, C4<0>;
L_0x561b28367bc0 .functor AND 1, L_0x561b28368050, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28367c80 .functor AND 1, L_0x561b28367bc0, L_0x561b28367ac0, C4<1>, C4<1>;
L_0x561b28367cf0 .functor NOT 1, L_0x561b28367c80, C4<0>, C4<0>, C4<0>;
v0x561b28186390_0 .net *"_ivl_0", 0 0, L_0x561b28367950;  1 drivers
v0x561b28186490_0 .net *"_ivl_2", 0 0, L_0x561b283679c0;  1 drivers
v0x561b28186570_0 .net *"_ivl_6", 0 0, L_0x561b28367bc0;  1 drivers
v0x561b28186630_0 .net *"_ivl_8", 0 0, L_0x561b28367c80;  1 drivers
v0x561b28186710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28186800_0 .net "preset", 0 0, L_0x7fcde05823d8;  alias, 1 drivers
v0x561b281868c0_0 .net "q", 0 0, L_0x561b28367ac0;  alias, 1 drivers
v0x561b28186980_0 .net "q_bar", 0 0, L_0x561b28367cf0;  alias, 1 drivers
v0x561b28186a40_0 .net "reset", 0 0, L_0x561b28368050;  1 drivers
v0x561b28186b90_0 .net "set", 0 0, L_0x561b28367eb0;  1 drivers
S_0x561b281874c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28185ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28368720 .functor AND 1, L_0x561b28367ac0, L_0x561b28368aa0, C4<1>, C4<1>;
L_0x561b28368790 .functor NOT 1, L_0x561b28368720, C4<0>, C4<0>, C4<0>;
L_0x561b283688a0 .functor AND 1, L_0x561b28367cf0, L_0x561b28368aa0, C4<1>, C4<1>;
L_0x561b28368960 .functor NOT 1, L_0x561b283688a0, C4<0>, C4<0>, C4<0>;
v0x561b281883d0_0 .net *"_ivl_0", 0 0, L_0x561b28368720;  1 drivers
v0x561b281884d0_0 .net *"_ivl_4", 0 0, L_0x561b283688a0;  1 drivers
v0x561b281885b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28188650_0 .net "enable", 0 0, L_0x561b28368aa0;  1 drivers
v0x561b281886f0_0 .net "preset", 0 0, L_0x7fcde05823d8;  alias, 1 drivers
v0x561b28188790_0 .net "q", 0 0, L_0x561b283683a0;  alias, 1 drivers
v0x561b28188830_0 .net "q_bar", 0 0, L_0x561b283685e0;  alias, 1 drivers
v0x561b281888d0_0 .net "reset", 0 0, L_0x561b28367cf0;  alias, 1 drivers
v0x561b281889c0_0 .net "set", 0 0, L_0x561b28367ac0;  alias, 1 drivers
S_0x561b28187720 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281874c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28368250 .functor AND 1, L_0x561b28368790, L_0x7fcde05823d8, C4<1>, C4<1>;
L_0x561b283682e0 .functor AND 1, L_0x561b28368250, L_0x561b283685e0, C4<1>, C4<1>;
L_0x561b283683a0 .functor NOT 1, L_0x561b283682e0, C4<0>, C4<0>, C4<0>;
L_0x561b28368460 .functor AND 1, L_0x561b28368960, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28368520 .functor AND 1, L_0x561b28368460, L_0x561b283683a0, C4<1>, C4<1>;
L_0x561b283685e0 .functor NOT 1, L_0x561b28368520, C4<0>, C4<0>, C4<0>;
v0x561b281879e0_0 .net *"_ivl_0", 0 0, L_0x561b28368250;  1 drivers
v0x561b28187ae0_0 .net *"_ivl_2", 0 0, L_0x561b283682e0;  1 drivers
v0x561b28187bc0_0 .net *"_ivl_6", 0 0, L_0x561b28368460;  1 drivers
v0x561b28187c80_0 .net *"_ivl_8", 0 0, L_0x561b28368520;  1 drivers
v0x561b28187d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28187e50_0 .net "preset", 0 0, L_0x7fcde05823d8;  alias, 1 drivers
v0x561b28187f40_0 .net "q", 0 0, L_0x561b283683a0;  alias, 1 drivers
v0x561b28188000_0 .net "q_bar", 0 0, L_0x561b283685e0;  alias, 1 drivers
v0x561b281880c0_0 .net "reset", 0 0, L_0x561b28368960;  1 drivers
v0x561b28188210_0 .net "set", 0 0, L_0x561b28368790;  1 drivers
S_0x561b28189d40 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2836a140 .functor AND 1, L_0x561b2836e660, L_0x561b282dc5b0, C4<1>, C4<1>;
L_0x561b2836a1d0 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b2836a240 .functor AND 1, L_0x561b2836a1d0, L_0x561b283699d0, C4<1>, C4<1>;
L_0x561b2836a300 .functor OR 1, L_0x561b2836a140, L_0x561b2836a240, C4<0>, C4<0>;
o0x7fcde0628b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2818d670_0 name=_ivl_0
v0x561b2818d770_0 .net *"_ivl_4", 0 0, L_0x561b2836a140;  1 drivers
v0x561b2818d850_0 .net *"_ivl_6", 0 0, L_0x561b2836a1d0;  1 drivers
v0x561b2818d910_0 .net *"_ivl_8", 0 0, L_0x561b2836a240;  1 drivers
v0x561b2818d9f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2818dae0_0 .net "data", 0 0, L_0x561b282dc5b0;  1 drivers
v0x561b2818dba0_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b2818dc40_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b2818dce0_0 .net "out", 0 0, L_0x561b28368e50;  1 drivers
v0x561b2818de30_0 .net "q", 0 0, L_0x561b283699d0;  1 drivers
v0x561b2818ded0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28368e50 .functor MUXZ 1, o0x7fcde0628b68, L_0x561b283699d0, L_0x561b2836e880, C4<>;
S_0x561b28189f90 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28189d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283697c0 .functor NOT 1, L_0x561b2836a300, C4<0>, C4<0>, C4<0>;
L_0x561b2836a0d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2818cfa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818d060_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2818d120_0 .net "d", 0 0, L_0x561b2836a300;  1 drivers
v0x561b2818d1c0_0 .net "master_q", 0 0, L_0x561b283690f0;  1 drivers
v0x561b2818d260_0 .net "master_q_bar", 0 0, L_0x561b28369320;  1 drivers
L_0x7fcde0582420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2818d350_0 .net "preset", 0 0, L_0x7fcde0582420;  1 drivers
v0x561b2818d480_0 .net "q", 0 0, L_0x561b283699d0;  alias, 1 drivers
v0x561b2818d520_0 .net "q_bar", 0 0, L_0x561b28369c10;  1 drivers
S_0x561b2818a220 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28189f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28369420 .functor AND 1, L_0x561b2836a300, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283694e0 .functor NOT 1, L_0x561b28369420, C4<0>, C4<0>, C4<0>;
L_0x561b283695f0 .functor AND 1, L_0x561b283697c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28369680 .functor NOT 1, L_0x561b283695f0, C4<0>, C4<0>, C4<0>;
v0x561b2818b160_0 .net *"_ivl_0", 0 0, L_0x561b28369420;  1 drivers
v0x561b2818b260_0 .net *"_ivl_4", 0 0, L_0x561b283695f0;  1 drivers
v0x561b2818b340_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818b3e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2818b480_0 .net "preset", 0 0, L_0x7fcde0582420;  alias, 1 drivers
v0x561b2818b520_0 .net "q", 0 0, L_0x561b283690f0;  alias, 1 drivers
v0x561b2818b5c0_0 .net "q_bar", 0 0, L_0x561b28369320;  alias, 1 drivers
v0x561b2818b660_0 .net "reset", 0 0, L_0x561b283697c0;  1 drivers
v0x561b2818b700_0 .net "set", 0 0, L_0x561b2836a300;  alias, 1 drivers
S_0x561b2818a4c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2818a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28368f80 .functor AND 1, L_0x561b283694e0, L_0x7fcde0582420, C4<1>, C4<1>;
L_0x561b28368ff0 .functor AND 1, L_0x561b28368f80, L_0x561b28369320, C4<1>, C4<1>;
L_0x561b283690f0 .functor NOT 1, L_0x561b28368ff0, C4<0>, C4<0>, C4<0>;
L_0x561b283691f0 .functor AND 1, L_0x561b28369680, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283692b0 .functor AND 1, L_0x561b283691f0, L_0x561b283690f0, C4<1>, C4<1>;
L_0x561b28369320 .functor NOT 1, L_0x561b283692b0, C4<0>, C4<0>, C4<0>;
v0x561b2818a7a0_0 .net *"_ivl_0", 0 0, L_0x561b28368f80;  1 drivers
v0x561b2818a8a0_0 .net *"_ivl_2", 0 0, L_0x561b28368ff0;  1 drivers
v0x561b2818a980_0 .net *"_ivl_6", 0 0, L_0x561b283691f0;  1 drivers
v0x561b2818aa40_0 .net *"_ivl_8", 0 0, L_0x561b283692b0;  1 drivers
v0x561b2818ab20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818ac10_0 .net "preset", 0 0, L_0x7fcde0582420;  alias, 1 drivers
v0x561b2818acd0_0 .net "q", 0 0, L_0x561b283690f0;  alias, 1 drivers
v0x561b2818ad90_0 .net "q_bar", 0 0, L_0x561b28369320;  alias, 1 drivers
v0x561b2818ae50_0 .net "reset", 0 0, L_0x561b28369680;  1 drivers
v0x561b2818afa0_0 .net "set", 0 0, L_0x561b283694e0;  1 drivers
S_0x561b2818b8d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28189f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28369d50 .functor AND 1, L_0x561b283690f0, L_0x561b2836a0d0, C4<1>, C4<1>;
L_0x561b28369dc0 .functor NOT 1, L_0x561b28369d50, C4<0>, C4<0>, C4<0>;
L_0x561b28369ed0 .functor AND 1, L_0x561b28369320, L_0x561b2836a0d0, C4<1>, C4<1>;
L_0x561b28369f90 .functor NOT 1, L_0x561b28369ed0, C4<0>, C4<0>, C4<0>;
v0x561b2818c7e0_0 .net *"_ivl_0", 0 0, L_0x561b28369d50;  1 drivers
v0x561b2818c8e0_0 .net *"_ivl_4", 0 0, L_0x561b28369ed0;  1 drivers
v0x561b2818c9c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818ca60_0 .net "enable", 0 0, L_0x561b2836a0d0;  1 drivers
v0x561b2818cb00_0 .net "preset", 0 0, L_0x7fcde0582420;  alias, 1 drivers
v0x561b2818cba0_0 .net "q", 0 0, L_0x561b283699d0;  alias, 1 drivers
v0x561b2818cc40_0 .net "q_bar", 0 0, L_0x561b28369c10;  alias, 1 drivers
v0x561b2818cce0_0 .net "reset", 0 0, L_0x561b28369320;  alias, 1 drivers
v0x561b2818cdd0_0 .net "set", 0 0, L_0x561b283690f0;  alias, 1 drivers
S_0x561b2818bb30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2818b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28369880 .functor AND 1, L_0x561b28369dc0, L_0x7fcde0582420, C4<1>, C4<1>;
L_0x561b28369910 .functor AND 1, L_0x561b28369880, L_0x561b28369c10, C4<1>, C4<1>;
L_0x561b283699d0 .functor NOT 1, L_0x561b28369910, C4<0>, C4<0>, C4<0>;
L_0x561b28369a90 .functor AND 1, L_0x561b28369f90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28369b50 .functor AND 1, L_0x561b28369a90, L_0x561b283699d0, C4<1>, C4<1>;
L_0x561b28369c10 .functor NOT 1, L_0x561b28369b50, C4<0>, C4<0>, C4<0>;
v0x561b2818bdf0_0 .net *"_ivl_0", 0 0, L_0x561b28369880;  1 drivers
v0x561b2818bef0_0 .net *"_ivl_2", 0 0, L_0x561b28369910;  1 drivers
v0x561b2818bfd0_0 .net *"_ivl_6", 0 0, L_0x561b28369a90;  1 drivers
v0x561b2818c090_0 .net *"_ivl_8", 0 0, L_0x561b28369b50;  1 drivers
v0x561b2818c170_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818c260_0 .net "preset", 0 0, L_0x7fcde0582420;  alias, 1 drivers
v0x561b2818c350_0 .net "q", 0 0, L_0x561b283699d0;  alias, 1 drivers
v0x561b2818c410_0 .net "q_bar", 0 0, L_0x561b28369c10;  alias, 1 drivers
v0x561b2818c4d0_0 .net "reset", 0 0, L_0x561b28369f90;  1 drivers
v0x561b2818c620_0 .net "set", 0 0, L_0x561b28369dc0;  1 drivers
S_0x561b2818e030 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2836b770 .functor AND 1, L_0x561b2836e660, L_0x561b282dc6e0, C4<1>, C4<1>;
L_0x561b2836b800 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b2836b870 .functor AND 1, L_0x561b2836b800, L_0x561b2836b000, C4<1>, C4<1>;
L_0x561b2836b930 .functor OR 1, L_0x561b2836b770, L_0x561b2836b870, C4<0>, C4<0>;
o0x7fcde05c8828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281b1a30_0 name=_ivl_0
v0x561b281b1b30_0 .net *"_ivl_4", 0 0, L_0x561b2836b770;  1 drivers
v0x561b281b1c10_0 .net *"_ivl_6", 0 0, L_0x561b2836b800;  1 drivers
v0x561b281b1cd0_0 .net *"_ivl_8", 0 0, L_0x561b2836b870;  1 drivers
v0x561b281b1db0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b1ea0_0 .net "data", 0 0, L_0x561b282dc6e0;  1 drivers
v0x561b281b1f60_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b281b2000_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b281b20a0_0 .net "out", 0 0, L_0x561b2836a480;  1 drivers
v0x561b281b21f0_0 .net "q", 0 0, L_0x561b2836b000;  1 drivers
v0x561b281b2290_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2836a480 .functor MUXZ 1, o0x7fcde05c8828, L_0x561b2836b000, L_0x561b2836e880, C4<>;
S_0x561b2818e280 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2818e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836adf0 .functor NOT 1, L_0x561b2836b930, C4<0>, C4<0>, C4<0>;
L_0x561b2836b700 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281b1360_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b1420_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b14e0_0 .net "d", 0 0, L_0x561b2836b930;  1 drivers
v0x561b281b1580_0 .net "master_q", 0 0, L_0x561b2836a720;  1 drivers
v0x561b281b1620_0 .net "master_q_bar", 0 0, L_0x561b2836a950;  1 drivers
L_0x7fcde0582468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281b1710_0 .net "preset", 0 0, L_0x7fcde0582468;  1 drivers
v0x561b281b1840_0 .net "q", 0 0, L_0x561b2836b000;  alias, 1 drivers
v0x561b281b18e0_0 .net "q_bar", 0 0, L_0x561b2836b240;  1 drivers
S_0x561b2818e560 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2818e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836aa50 .functor AND 1, L_0x561b2836b930, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836ab10 .functor NOT 1, L_0x561b2836aa50, C4<0>, C4<0>, C4<0>;
L_0x561b2836ac20 .functor AND 1, L_0x561b2836adf0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836acb0 .functor NOT 1, L_0x561b2836ac20, C4<0>, C4<0>, C4<0>;
v0x561b281af4f0_0 .net *"_ivl_0", 0 0, L_0x561b2836aa50;  1 drivers
v0x561b281af5f0_0 .net *"_ivl_4", 0 0, L_0x561b2836ac20;  1 drivers
v0x561b281af6d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281af770_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281af810_0 .net "preset", 0 0, L_0x7fcde0582468;  alias, 1 drivers
v0x561b281af8b0_0 .net "q", 0 0, L_0x561b2836a720;  alias, 1 drivers
v0x561b281af950_0 .net "q_bar", 0 0, L_0x561b2836a950;  alias, 1 drivers
v0x561b281af9f0_0 .net "reset", 0 0, L_0x561b2836adf0;  1 drivers
v0x561b281afa90_0 .net "set", 0 0, L_0x561b2836b930;  alias, 1 drivers
S_0x561b2818e850 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2818e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836a5b0 .functor AND 1, L_0x561b2836ab10, L_0x7fcde0582468, C4<1>, C4<1>;
L_0x561b2836a620 .functor AND 1, L_0x561b2836a5b0, L_0x561b2836a950, C4<1>, C4<1>;
L_0x561b2836a720 .functor NOT 1, L_0x561b2836a620, C4<0>, C4<0>, C4<0>;
L_0x561b2836a820 .functor AND 1, L_0x561b2836acb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836a8e0 .functor AND 1, L_0x561b2836a820, L_0x561b2836a720, C4<1>, C4<1>;
L_0x561b2836a950 .functor NOT 1, L_0x561b2836a8e0, C4<0>, C4<0>, C4<0>;
v0x561b2818eb30_0 .net *"_ivl_0", 0 0, L_0x561b2836a5b0;  1 drivers
v0x561b2818ec30_0 .net *"_ivl_2", 0 0, L_0x561b2836a620;  1 drivers
v0x561b2818ed10_0 .net *"_ivl_6", 0 0, L_0x561b2836a820;  1 drivers
v0x561b2818edd0_0 .net *"_ivl_8", 0 0, L_0x561b2836a8e0;  1 drivers
v0x561b2818eeb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2818efa0_0 .net "preset", 0 0, L_0x7fcde0582468;  alias, 1 drivers
v0x561b2818f060_0 .net "q", 0 0, L_0x561b2836a720;  alias, 1 drivers
v0x561b2818f120_0 .net "q_bar", 0 0, L_0x561b2836a950;  alias, 1 drivers
v0x561b2818f1e0_0 .net "reset", 0 0, L_0x561b2836acb0;  1 drivers
v0x561b2818f330_0 .net "set", 0 0, L_0x561b2836ab10;  1 drivers
S_0x561b281afc60 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2818e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836b380 .functor AND 1, L_0x561b2836a720, L_0x561b2836b700, C4<1>, C4<1>;
L_0x561b2836b3f0 .functor NOT 1, L_0x561b2836b380, C4<0>, C4<0>, C4<0>;
L_0x561b2836b500 .functor AND 1, L_0x561b2836a950, L_0x561b2836b700, C4<1>, C4<1>;
L_0x561b2836b5c0 .functor NOT 1, L_0x561b2836b500, C4<0>, C4<0>, C4<0>;
v0x561b281b0ba0_0 .net *"_ivl_0", 0 0, L_0x561b2836b380;  1 drivers
v0x561b281b0ca0_0 .net *"_ivl_4", 0 0, L_0x561b2836b500;  1 drivers
v0x561b281b0d80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b0e20_0 .net "enable", 0 0, L_0x561b2836b700;  1 drivers
v0x561b281b0ec0_0 .net "preset", 0 0, L_0x7fcde0582468;  alias, 1 drivers
v0x561b281b0f60_0 .net "q", 0 0, L_0x561b2836b000;  alias, 1 drivers
v0x561b281b1000_0 .net "q_bar", 0 0, L_0x561b2836b240;  alias, 1 drivers
v0x561b281b10a0_0 .net "reset", 0 0, L_0x561b2836a950;  alias, 1 drivers
v0x561b281b1190_0 .net "set", 0 0, L_0x561b2836a720;  alias, 1 drivers
S_0x561b281afec0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281afc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836aeb0 .functor AND 1, L_0x561b2836b3f0, L_0x7fcde0582468, C4<1>, C4<1>;
L_0x561b2836af40 .functor AND 1, L_0x561b2836aeb0, L_0x561b2836b240, C4<1>, C4<1>;
L_0x561b2836b000 .functor NOT 1, L_0x561b2836af40, C4<0>, C4<0>, C4<0>;
L_0x561b2836b0c0 .functor AND 1, L_0x561b2836b5c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836b180 .functor AND 1, L_0x561b2836b0c0, L_0x561b2836b000, C4<1>, C4<1>;
L_0x561b2836b240 .functor NOT 1, L_0x561b2836b180, C4<0>, C4<0>, C4<0>;
v0x561b281b0180_0 .net *"_ivl_0", 0 0, L_0x561b2836aeb0;  1 drivers
v0x561b281b0280_0 .net *"_ivl_2", 0 0, L_0x561b2836af40;  1 drivers
v0x561b281b0360_0 .net *"_ivl_6", 0 0, L_0x561b2836b0c0;  1 drivers
v0x561b281b0450_0 .net *"_ivl_8", 0 0, L_0x561b2836b180;  1 drivers
v0x561b281b0530_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b0620_0 .net "preset", 0 0, L_0x7fcde0582468;  alias, 1 drivers
v0x561b281b0710_0 .net "q", 0 0, L_0x561b2836b000;  alias, 1 drivers
v0x561b281b07d0_0 .net "q_bar", 0 0, L_0x561b2836b240;  alias, 1 drivers
v0x561b281b0890_0 .net "reset", 0 0, L_0x561b2836b5c0;  1 drivers
v0x561b281b09e0_0 .net "set", 0 0, L_0x561b2836b3f0;  1 drivers
S_0x561b281b23f0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28174650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2836ceb0 .functor AND 1, L_0x561b2836e660, L_0x561b282dc7d0, C4<1>, C4<1>;
L_0x561b2836cf40 .functor NOT 1, L_0x561b2836e660, C4<0>, C4<0>, C4<0>;
L_0x561b2836cfb0 .functor AND 1, L_0x561b2836cf40, L_0x561b2836c740, C4<1>, C4<1>;
L_0x561b2836d070 .functor OR 1, L_0x561b2836ceb0, L_0x561b2836cfb0, C4<0>, C4<0>;
o0x7fcde05c94e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281b5df0_0 name=_ivl_0
v0x561b281b5ef0_0 .net *"_ivl_4", 0 0, L_0x561b2836ceb0;  1 drivers
v0x561b281b5fd0_0 .net *"_ivl_6", 0 0, L_0x561b2836cf40;  1 drivers
v0x561b281b6090_0 .net *"_ivl_8", 0 0, L_0x561b2836cfb0;  1 drivers
v0x561b281b6170_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b6260_0 .net "data", 0 0, L_0x561b282dc7d0;  1 drivers
v0x561b281b6320_0 .net "enable_in", 0 0, L_0x561b2836e660;  alias, 1 drivers
v0x561b281b63c0_0 .net "enable_out", 0 0, L_0x561b2836e880;  alias, 1 drivers
v0x561b281b6460_0 .net "out", 0 0, L_0x561b2836bab0;  1 drivers
v0x561b281b65b0_0 .net "q", 0 0, L_0x561b2836c740;  1 drivers
v0x561b281b6650_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2836bab0 .functor MUXZ 1, o0x7fcde05c94e8, L_0x561b2836c740, L_0x561b2836e880, C4<>;
S_0x561b281b2640 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281b23f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836c530 .functor NOT 1, L_0x561b2836d070, C4<0>, C4<0>, C4<0>;
L_0x561b2836ce40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281b5720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b57e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b58a0_0 .net "d", 0 0, L_0x561b2836d070;  1 drivers
v0x561b281b5940_0 .net "master_q", 0 0, L_0x561b2836be60;  1 drivers
v0x561b281b59e0_0 .net "master_q_bar", 0 0, L_0x561b2836c090;  1 drivers
L_0x7fcde05824b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281b5ad0_0 .net "preset", 0 0, L_0x7fcde05824b0;  1 drivers
v0x561b281b5c00_0 .net "q", 0 0, L_0x561b2836c740;  alias, 1 drivers
v0x561b281b5ca0_0 .net "q_bar", 0 0, L_0x561b2836c980;  1 drivers
S_0x561b281b2920 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281b2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836c190 .functor AND 1, L_0x561b2836d070, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836c250 .functor NOT 1, L_0x561b2836c190, C4<0>, C4<0>, C4<0>;
L_0x561b2836c360 .functor AND 1, L_0x561b2836c530, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836c3f0 .functor NOT 1, L_0x561b2836c360, C4<0>, C4<0>, C4<0>;
v0x561b281b38b0_0 .net *"_ivl_0", 0 0, L_0x561b2836c190;  1 drivers
v0x561b281b39b0_0 .net *"_ivl_4", 0 0, L_0x561b2836c360;  1 drivers
v0x561b281b3a90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b3b30_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b3bd0_0 .net "preset", 0 0, L_0x7fcde05824b0;  alias, 1 drivers
v0x561b281b3c70_0 .net "q", 0 0, L_0x561b2836be60;  alias, 1 drivers
v0x561b281b3d10_0 .net "q_bar", 0 0, L_0x561b2836c090;  alias, 1 drivers
v0x561b281b3db0_0 .net "reset", 0 0, L_0x561b2836c530;  1 drivers
v0x561b281b3e50_0 .net "set", 0 0, L_0x561b2836d070;  alias, 1 drivers
S_0x561b281b2c10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281b2920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b281b6c10 .functor AND 1, L_0x561b2836c250, L_0x7fcde05824b0, C4<1>, C4<1>;
L_0x561b2836bd60 .functor AND 1, L_0x561b281b6c10, L_0x561b2836c090, C4<1>, C4<1>;
L_0x561b2836be60 .functor NOT 1, L_0x561b2836bd60, C4<0>, C4<0>, C4<0>;
L_0x561b2836bf60 .functor AND 1, L_0x561b2836c3f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836c020 .functor AND 1, L_0x561b2836bf60, L_0x561b2836be60, C4<1>, C4<1>;
L_0x561b2836c090 .functor NOT 1, L_0x561b2836c020, C4<0>, C4<0>, C4<0>;
v0x561b281b2ef0_0 .net *"_ivl_0", 0 0, L_0x561b281b6c10;  1 drivers
v0x561b281b2ff0_0 .net *"_ivl_2", 0 0, L_0x561b2836bd60;  1 drivers
v0x561b281b30d0_0 .net *"_ivl_6", 0 0, L_0x561b2836bf60;  1 drivers
v0x561b281b3190_0 .net *"_ivl_8", 0 0, L_0x561b2836c020;  1 drivers
v0x561b281b3270_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b3360_0 .net "preset", 0 0, L_0x7fcde05824b0;  alias, 1 drivers
v0x561b281b3420_0 .net "q", 0 0, L_0x561b2836be60;  alias, 1 drivers
v0x561b281b34e0_0 .net "q_bar", 0 0, L_0x561b2836c090;  alias, 1 drivers
v0x561b281b35a0_0 .net "reset", 0 0, L_0x561b2836c3f0;  1 drivers
v0x561b281b36f0_0 .net "set", 0 0, L_0x561b2836c250;  1 drivers
S_0x561b281b4020 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281b2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836cac0 .functor AND 1, L_0x561b2836be60, L_0x561b2836ce40, C4<1>, C4<1>;
L_0x561b2836cb30 .functor NOT 1, L_0x561b2836cac0, C4<0>, C4<0>, C4<0>;
L_0x561b2836cc40 .functor AND 1, L_0x561b2836c090, L_0x561b2836ce40, C4<1>, C4<1>;
L_0x561b2836cd00 .functor NOT 1, L_0x561b2836cc40, C4<0>, C4<0>, C4<0>;
v0x561b281b4f60_0 .net *"_ivl_0", 0 0, L_0x561b2836cac0;  1 drivers
v0x561b281b5060_0 .net *"_ivl_4", 0 0, L_0x561b2836cc40;  1 drivers
v0x561b281b5140_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b51e0_0 .net "enable", 0 0, L_0x561b2836ce40;  1 drivers
v0x561b281b5280_0 .net "preset", 0 0, L_0x7fcde05824b0;  alias, 1 drivers
v0x561b281b5320_0 .net "q", 0 0, L_0x561b2836c740;  alias, 1 drivers
v0x561b281b53c0_0 .net "q_bar", 0 0, L_0x561b2836c980;  alias, 1 drivers
v0x561b281b5460_0 .net "reset", 0 0, L_0x561b2836c090;  alias, 1 drivers
v0x561b281b5550_0 .net "set", 0 0, L_0x561b2836be60;  alias, 1 drivers
S_0x561b281b4280 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281b4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836c5f0 .functor AND 1, L_0x561b2836cb30, L_0x7fcde05824b0, C4<1>, C4<1>;
L_0x561b2836c680 .functor AND 1, L_0x561b2836c5f0, L_0x561b2836c980, C4<1>, C4<1>;
L_0x561b2836c740 .functor NOT 1, L_0x561b2836c680, C4<0>, C4<0>, C4<0>;
L_0x561b2836c800 .functor AND 1, L_0x561b2836cd00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836c8c0 .functor AND 1, L_0x561b2836c800, L_0x561b2836c740, C4<1>, C4<1>;
L_0x561b2836c980 .functor NOT 1, L_0x561b2836c8c0, C4<0>, C4<0>, C4<0>;
v0x561b281b4540_0 .net *"_ivl_0", 0 0, L_0x561b2836c5f0;  1 drivers
v0x561b281b4640_0 .net *"_ivl_2", 0 0, L_0x561b2836c680;  1 drivers
v0x561b281b4720_0 .net *"_ivl_6", 0 0, L_0x561b2836c800;  1 drivers
v0x561b281b4810_0 .net *"_ivl_8", 0 0, L_0x561b2836c8c0;  1 drivers
v0x561b281b48f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b49e0_0 .net "preset", 0 0, L_0x7fcde05824b0;  alias, 1 drivers
v0x561b281b4ad0_0 .net "q", 0 0, L_0x561b2836c740;  alias, 1 drivers
v0x561b281b4b90_0 .net "q_bar", 0 0, L_0x561b2836c980;  alias, 1 drivers
v0x561b281b4c50_0 .net "reset", 0 0, L_0x561b2836cd00;  1 drivers
v0x561b281b4da0_0 .net "set", 0 0, L_0x561b2836cb30;  1 drivers
S_0x561b281b6e90 .scope module, "mem6" "byte_register" 12 57, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b281d8ff0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d90b0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b281d9170_0 .net "enable_in", 0 0, L_0x561b27f98b00;  1 drivers
v0x561b281d9320_0 .net "enable_out", 0 0, L_0x561b2836e810;  1 drivers
v0x561b281d94d0_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b281d9570_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28379910 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28379a00 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28379af0 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28379be0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28379cd0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28379dc0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28379ef0 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28379fe0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b2837a120_0_0 .concat [ 1 1 1 1], L_0x561b2836e9b0, L_0x561b2836fe70, L_0x561b283713b0, L_0x561b283728f0;
LS_0x561b2837a120_0_4 .concat [ 1 1 1 1], L_0x561b28373ff0, L_0x561b28375620, L_0x561b28376c50, L_0x561b283781a0;
L_0x561b2837a120 .concat [ 4 4 0 0], LS_0x561b2837a120_0_0, LS_0x561b2837a120_0_4;
S_0x561b281b7110 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2836fb60 .functor AND 1, L_0x561b27f98b00, L_0x561b28379910, C4<1>, C4<1>;
L_0x561b2836fbf0 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b2836fc60 .functor AND 1, L_0x561b2836fbf0, L_0x561b2836f450, C4<1>, C4<1>;
L_0x561b2836fd20 .functor OR 1, L_0x561b2836fb60, L_0x561b2836fc60, C4<0>, C4<0>;
o0x7fcde05ca2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281baaa0_0 name=_ivl_0
v0x561b281baba0_0 .net *"_ivl_4", 0 0, L_0x561b2836fb60;  1 drivers
v0x561b281bac80_0 .net *"_ivl_6", 0 0, L_0x561b2836fbf0;  1 drivers
v0x561b281bad40_0 .net *"_ivl_8", 0 0, L_0x561b2836fc60;  1 drivers
v0x561b281bae20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281baf10_0 .net "data", 0 0, L_0x561b28379910;  1 drivers
v0x561b281bafd0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281bb090_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281bb150_0 .net "out", 0 0, L_0x561b2836e9b0;  1 drivers
v0x561b281bb2a0_0 .net "q", 0 0, L_0x561b2836f450;  1 drivers
v0x561b281bb340_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2836e9b0 .functor MUXZ 1, o0x7fcde05ca2c8, L_0x561b2836f450, L_0x561b2836e810, C4<>;
S_0x561b281b7410 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281b7110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836f240 .functor NOT 1, L_0x561b2836fd20, C4<0>, C4<0>, C4<0>;
L_0x561b2836faf0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281ba3d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ba490_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281ba550_0 .net "d", 0 0, L_0x561b2836fd20;  1 drivers
v0x561b281ba5f0_0 .net "master_q", 0 0, L_0x561b2836ec50;  1 drivers
v0x561b281ba690_0 .net "master_q_bar", 0 0, L_0x561b2836ee30;  1 drivers
L_0x7fcde0582588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281ba780_0 .net "preset", 0 0, L_0x7fcde0582588;  1 drivers
v0x561b281ba8b0_0 .net "q", 0 0, L_0x561b2836f450;  alias, 1 drivers
v0x561b281ba950_0 .net "q_bar", 0 0, L_0x561b2836f660;  1 drivers
S_0x561b281b76f0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281b7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836eef0 .functor AND 1, L_0x561b2836fd20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836efb0 .functor NOT 1, L_0x561b2836eef0, C4<0>, C4<0>, C4<0>;
L_0x561b2836f0c0 .functor AND 1, L_0x561b2836f240, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2836f130 .functor NOT 1, L_0x561b2836f0c0, C4<0>, C4<0>, C4<0>;
v0x561b281b85f0_0 .net *"_ivl_0", 0 0, L_0x561b2836eef0;  1 drivers
v0x561b281b86f0_0 .net *"_ivl_4", 0 0, L_0x561b2836f0c0;  1 drivers
v0x561b281b87d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b8870_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281b8910_0 .net "preset", 0 0, L_0x7fcde0582588;  alias, 1 drivers
v0x561b281b89b0_0 .net "q", 0 0, L_0x561b2836ec50;  alias, 1 drivers
v0x561b281b8a50_0 .net "q_bar", 0 0, L_0x561b2836ee30;  alias, 1 drivers
v0x561b281b8af0_0 .net "reset", 0 0, L_0x561b2836f240;  1 drivers
v0x561b281b8b90_0 .net "set", 0 0, L_0x561b2836fd20;  alias, 1 drivers
S_0x561b281b79e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281b76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836eae0 .functor AND 1, L_0x561b2836efb0, L_0x7fcde0582588, C4<1>, C4<1>;
L_0x561b2836eb50 .functor AND 1, L_0x561b2836eae0, L_0x561b2836ee30, C4<1>, C4<1>;
L_0x561b2836ec50 .functor NOT 1, L_0x561b2836eb50, C4<0>, C4<0>, C4<0>;
L_0x561b2836ed50 .functor AND 1, L_0x561b2836f130, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836edc0 .functor AND 1, L_0x561b2836ed50, L_0x561b2836ec50, C4<1>, C4<1>;
L_0x561b2836ee30 .functor NOT 1, L_0x561b2836edc0, C4<0>, C4<0>, C4<0>;
v0x561b281b7cc0_0 .net *"_ivl_0", 0 0, L_0x561b2836eae0;  1 drivers
v0x561b281b7dc0_0 .net *"_ivl_2", 0 0, L_0x561b2836eb50;  1 drivers
v0x561b281b7ea0_0 .net *"_ivl_6", 0 0, L_0x561b2836ed50;  1 drivers
v0x561b281b7f60_0 .net *"_ivl_8", 0 0, L_0x561b2836edc0;  1 drivers
v0x561b281b8040_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b8130_0 .net "preset", 0 0, L_0x7fcde0582588;  alias, 1 drivers
v0x561b281b81f0_0 .net "q", 0 0, L_0x561b2836ec50;  alias, 1 drivers
v0x561b281b82b0_0 .net "q_bar", 0 0, L_0x561b2836ee30;  alias, 1 drivers
v0x561b281b8370_0 .net "reset", 0 0, L_0x561b2836f130;  1 drivers
v0x561b281b8430_0 .net "set", 0 0, L_0x561b2836efb0;  1 drivers
S_0x561b281b8cd0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281b7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2836f7a0 .functor AND 1, L_0x561b2836ec50, L_0x561b2836faf0, C4<1>, C4<1>;
L_0x561b2836f810 .functor NOT 1, L_0x561b2836f7a0, C4<0>, C4<0>, C4<0>;
L_0x561b2836f920 .functor AND 1, L_0x561b2836ee30, L_0x561b2836faf0, C4<1>, C4<1>;
L_0x561b2836f9e0 .functor NOT 1, L_0x561b2836f920, C4<0>, C4<0>, C4<0>;
v0x561b281b9c10_0 .net *"_ivl_0", 0 0, L_0x561b2836f7a0;  1 drivers
v0x561b281b9d10_0 .net *"_ivl_4", 0 0, L_0x561b2836f920;  1 drivers
v0x561b281b9df0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b9e90_0 .net "enable", 0 0, L_0x561b2836faf0;  1 drivers
v0x561b281b9f30_0 .net "preset", 0 0, L_0x7fcde0582588;  alias, 1 drivers
v0x561b281b9fd0_0 .net "q", 0 0, L_0x561b2836f450;  alias, 1 drivers
v0x561b281ba070_0 .net "q_bar", 0 0, L_0x561b2836f660;  alias, 1 drivers
v0x561b281ba110_0 .net "reset", 0 0, L_0x561b2836ee30;  alias, 1 drivers
v0x561b281ba200_0 .net "set", 0 0, L_0x561b2836ec50;  alias, 1 drivers
S_0x561b281b8f30 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281b8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836f300 .functor AND 1, L_0x561b2836f810, L_0x7fcde0582588, C4<1>, C4<1>;
L_0x561b2836f390 .functor AND 1, L_0x561b2836f300, L_0x561b2836f660, C4<1>, C4<1>;
L_0x561b2836f450 .functor NOT 1, L_0x561b2836f390, C4<0>, C4<0>, C4<0>;
L_0x561b2836f510 .functor AND 1, L_0x561b2836f9e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2836f5a0 .functor AND 1, L_0x561b2836f510, L_0x561b2836f450, C4<1>, C4<1>;
L_0x561b2836f660 .functor NOT 1, L_0x561b2836f5a0, C4<0>, C4<0>, C4<0>;
v0x561b281b91f0_0 .net *"_ivl_0", 0 0, L_0x561b2836f300;  1 drivers
v0x561b281b92f0_0 .net *"_ivl_2", 0 0, L_0x561b2836f390;  1 drivers
v0x561b281b93d0_0 .net *"_ivl_6", 0 0, L_0x561b2836f510;  1 drivers
v0x561b281b94c0_0 .net *"_ivl_8", 0 0, L_0x561b2836f5a0;  1 drivers
v0x561b281b95a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281b9690_0 .net "preset", 0 0, L_0x7fcde0582588;  alias, 1 drivers
v0x561b281b9780_0 .net "q", 0 0, L_0x561b2836f450;  alias, 1 drivers
v0x561b281b9840_0 .net "q_bar", 0 0, L_0x561b2836f660;  alias, 1 drivers
v0x561b281b9900_0 .net "reset", 0 0, L_0x561b2836f9e0;  1 drivers
v0x561b281b9a50_0 .net "set", 0 0, L_0x561b2836f810;  1 drivers
S_0x561b281bb4a0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283710a0 .functor AND 1, L_0x561b27f98b00, L_0x561b28379a00, C4<1>, C4<1>;
L_0x561b28371130 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b283711a0 .functor AND 1, L_0x561b28371130, L_0x561b28370990, C4<1>, C4<1>;
L_0x561b28371260 .functor OR 1, L_0x561b283710a0, L_0x561b283711a0, C4<0>, C4<0>;
o0x7fcde05cafe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281beea0_0 name=_ivl_0
v0x561b281befa0_0 .net *"_ivl_4", 0 0, L_0x561b283710a0;  1 drivers
v0x561b281bf080_0 .net *"_ivl_6", 0 0, L_0x561b28371130;  1 drivers
v0x561b281bf140_0 .net *"_ivl_8", 0 0, L_0x561b283711a0;  1 drivers
v0x561b281bf220_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281bf310_0 .net "data", 0 0, L_0x561b28379a00;  1 drivers
v0x561b281bf3d0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281bf470_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281bf510_0 .net "out", 0 0, L_0x561b2836fe70;  1 drivers
v0x561b281bf640_0 .net "q", 0 0, L_0x561b28370990;  1 drivers
v0x561b281bf6e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2836fe70 .functor MUXZ 1, o0x7fcde05cafe8, L_0x561b28370990, L_0x561b2836e810, C4<>;
S_0x561b281bb710 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281bb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28370780 .functor NOT 1, L_0x561b28371260, C4<0>, C4<0>, C4<0>;
L_0x561b28371030 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281be7d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281be890_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281be950_0 .net "d", 0 0, L_0x561b28371260;  1 drivers
v0x561b281be9f0_0 .net "master_q", 0 0, L_0x561b28370110;  1 drivers
v0x561b281bea90_0 .net "master_q_bar", 0 0, L_0x561b28370310;  1 drivers
L_0x7fcde05825d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281beb80_0 .net "preset", 0 0, L_0x7fcde05825d0;  1 drivers
v0x561b281becb0_0 .net "q", 0 0, L_0x561b28370990;  alias, 1 drivers
v0x561b281bed50_0 .net "q_bar", 0 0, L_0x561b28370ba0;  1 drivers
S_0x561b281bb9d0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281bb710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28370410 .functor AND 1, L_0x561b28371260, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283704d0 .functor NOT 1, L_0x561b28370410, C4<0>, C4<0>, C4<0>;
L_0x561b283705e0 .functor AND 1, L_0x561b28370780, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28370670 .functor NOT 1, L_0x561b283705e0, C4<0>, C4<0>, C4<0>;
v0x561b281bc960_0 .net *"_ivl_0", 0 0, L_0x561b28370410;  1 drivers
v0x561b281bca60_0 .net *"_ivl_4", 0 0, L_0x561b283705e0;  1 drivers
v0x561b281bcb40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281bcbe0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281bcc80_0 .net "preset", 0 0, L_0x7fcde05825d0;  alias, 1 drivers
v0x561b281bcd20_0 .net "q", 0 0, L_0x561b28370110;  alias, 1 drivers
v0x561b281bcdc0_0 .net "q_bar", 0 0, L_0x561b28370310;  alias, 1 drivers
v0x561b281bce60_0 .net "reset", 0 0, L_0x561b28370780;  1 drivers
v0x561b281bcf00_0 .net "set", 0 0, L_0x561b28371260;  alias, 1 drivers
S_0x561b281bbcc0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281bb9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836ffa0 .functor AND 1, L_0x561b283704d0, L_0x7fcde05825d0, C4<1>, C4<1>;
L_0x561b28370010 .functor AND 1, L_0x561b2836ffa0, L_0x561b28370310, C4<1>, C4<1>;
L_0x561b28370110 .functor NOT 1, L_0x561b28370010, C4<0>, C4<0>, C4<0>;
L_0x561b28370210 .functor AND 1, L_0x561b28370670, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283702a0 .functor AND 1, L_0x561b28370210, L_0x561b28370110, C4<1>, C4<1>;
L_0x561b28370310 .functor NOT 1, L_0x561b283702a0, C4<0>, C4<0>, C4<0>;
v0x561b281bbfa0_0 .net *"_ivl_0", 0 0, L_0x561b2836ffa0;  1 drivers
v0x561b281bc0a0_0 .net *"_ivl_2", 0 0, L_0x561b28370010;  1 drivers
v0x561b281bc180_0 .net *"_ivl_6", 0 0, L_0x561b28370210;  1 drivers
v0x561b281bc240_0 .net *"_ivl_8", 0 0, L_0x561b283702a0;  1 drivers
v0x561b281bc320_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281bc410_0 .net "preset", 0 0, L_0x7fcde05825d0;  alias, 1 drivers
v0x561b281bc4d0_0 .net "q", 0 0, L_0x561b28370110;  alias, 1 drivers
v0x561b281bc590_0 .net "q_bar", 0 0, L_0x561b28370310;  alias, 1 drivers
v0x561b281bc650_0 .net "reset", 0 0, L_0x561b28370670;  1 drivers
v0x561b281bc7a0_0 .net "set", 0 0, L_0x561b283704d0;  1 drivers
S_0x561b281bd0d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281bb710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28370ce0 .functor AND 1, L_0x561b28370110, L_0x561b28371030, C4<1>, C4<1>;
L_0x561b28370d50 .functor NOT 1, L_0x561b28370ce0, C4<0>, C4<0>, C4<0>;
L_0x561b28370e60 .functor AND 1, L_0x561b28370310, L_0x561b28371030, C4<1>, C4<1>;
L_0x561b28370f20 .functor NOT 1, L_0x561b28370e60, C4<0>, C4<0>, C4<0>;
v0x561b281be010_0 .net *"_ivl_0", 0 0, L_0x561b28370ce0;  1 drivers
v0x561b281be110_0 .net *"_ivl_4", 0 0, L_0x561b28370e60;  1 drivers
v0x561b281be1f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281be290_0 .net "enable", 0 0, L_0x561b28371030;  1 drivers
v0x561b281be330_0 .net "preset", 0 0, L_0x7fcde05825d0;  alias, 1 drivers
v0x561b281be3d0_0 .net "q", 0 0, L_0x561b28370990;  alias, 1 drivers
v0x561b281be470_0 .net "q_bar", 0 0, L_0x561b28370ba0;  alias, 1 drivers
v0x561b281be510_0 .net "reset", 0 0, L_0x561b28370310;  alias, 1 drivers
v0x561b281be600_0 .net "set", 0 0, L_0x561b28370110;  alias, 1 drivers
S_0x561b281bd330 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281bd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28370840 .functor AND 1, L_0x561b28370d50, L_0x7fcde05825d0, C4<1>, C4<1>;
L_0x561b283708d0 .functor AND 1, L_0x561b28370840, L_0x561b28370ba0, C4<1>, C4<1>;
L_0x561b28370990 .functor NOT 1, L_0x561b283708d0, C4<0>, C4<0>, C4<0>;
L_0x561b28370a50 .functor AND 1, L_0x561b28370f20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28370ae0 .functor AND 1, L_0x561b28370a50, L_0x561b28370990, C4<1>, C4<1>;
L_0x561b28370ba0 .functor NOT 1, L_0x561b28370ae0, C4<0>, C4<0>, C4<0>;
v0x561b281bd5f0_0 .net *"_ivl_0", 0 0, L_0x561b28370840;  1 drivers
v0x561b281bd6f0_0 .net *"_ivl_2", 0 0, L_0x561b283708d0;  1 drivers
v0x561b281bd7d0_0 .net *"_ivl_6", 0 0, L_0x561b28370a50;  1 drivers
v0x561b281bd8c0_0 .net *"_ivl_8", 0 0, L_0x561b28370ae0;  1 drivers
v0x561b281bd9a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281bda90_0 .net "preset", 0 0, L_0x7fcde05825d0;  alias, 1 drivers
v0x561b281bdb80_0 .net "q", 0 0, L_0x561b28370990;  alias, 1 drivers
v0x561b281bdc40_0 .net "q_bar", 0 0, L_0x561b28370ba0;  alias, 1 drivers
v0x561b281bdd00_0 .net "reset", 0 0, L_0x561b28370f20;  1 drivers
v0x561b281bde50_0 .net "set", 0 0, L_0x561b28370d50;  1 drivers
S_0x561b281bf820 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283725e0 .functor AND 1, L_0x561b27f98b00, L_0x561b28379af0, C4<1>, C4<1>;
L_0x561b28372670 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b283726e0 .functor AND 1, L_0x561b28372670, L_0x561b28371ed0, C4<1>, C4<1>;
L_0x561b283727a0 .functor OR 1, L_0x561b283725e0, L_0x561b283726e0, C4<0>, C4<0>;
o0x7fcde05cbca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281c3290_0 name=_ivl_0
v0x561b281c3390_0 .net *"_ivl_4", 0 0, L_0x561b283725e0;  1 drivers
v0x561b281c3470_0 .net *"_ivl_6", 0 0, L_0x561b28372670;  1 drivers
v0x561b281c3530_0 .net *"_ivl_8", 0 0, L_0x561b283726e0;  1 drivers
v0x561b281c3610_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c3700_0 .net "data", 0 0, L_0x561b28379af0;  1 drivers
v0x561b281c37c0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281c38b0_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281c39a0_0 .net "out", 0 0, L_0x561b283713b0;  1 drivers
v0x561b281c3af0_0 .net "q", 0 0, L_0x561b28371ed0;  1 drivers
v0x561b281c3b90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283713b0 .functor MUXZ 1, o0x7fcde05cbca8, L_0x561b28371ed0, L_0x561b2836e810, C4<>;
S_0x561b281bfa70 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281bf820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28371cc0 .functor NOT 1, L_0x561b283727a0, C4<0>, C4<0>, C4<0>;
L_0x561b28372570 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281c2bc0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c2c80_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c2d40_0 .net "d", 0 0, L_0x561b283727a0;  1 drivers
v0x561b281c2de0_0 .net "master_q", 0 0, L_0x561b28371650;  1 drivers
v0x561b281c2e80_0 .net "master_q_bar", 0 0, L_0x561b28371850;  1 drivers
L_0x7fcde0582618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281c2f70_0 .net "preset", 0 0, L_0x7fcde0582618;  1 drivers
v0x561b281c30a0_0 .net "q", 0 0, L_0x561b28371ed0;  alias, 1 drivers
v0x561b281c3140_0 .net "q_bar", 0 0, L_0x561b283720e0;  1 drivers
S_0x561b281bfd30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281bfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28371950 .functor AND 1, L_0x561b283727a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28371a10 .functor NOT 1, L_0x561b28371950, C4<0>, C4<0>, C4<0>;
L_0x561b28371b20 .functor AND 1, L_0x561b28371cc0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28371bb0 .functor NOT 1, L_0x561b28371b20, C4<0>, C4<0>, C4<0>;
v0x561b281c0cf0_0 .net *"_ivl_0", 0 0, L_0x561b28371950;  1 drivers
v0x561b281c0df0_0 .net *"_ivl_4", 0 0, L_0x561b28371b20;  1 drivers
v0x561b281c0ed0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c0f70_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c1010_0 .net "preset", 0 0, L_0x7fcde0582618;  alias, 1 drivers
v0x561b281c10b0_0 .net "q", 0 0, L_0x561b28371650;  alias, 1 drivers
v0x561b281c1180_0 .net "q_bar", 0 0, L_0x561b28371850;  alias, 1 drivers
v0x561b281c1250_0 .net "reset", 0 0, L_0x561b28371cc0;  1 drivers
v0x561b281c12f0_0 .net "set", 0 0, L_0x561b283727a0;  alias, 1 drivers
S_0x561b281c0020 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281bfd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283714e0 .functor AND 1, L_0x561b28371a10, L_0x7fcde0582618, C4<1>, C4<1>;
L_0x561b28371550 .functor AND 1, L_0x561b283714e0, L_0x561b28371850, C4<1>, C4<1>;
L_0x561b28371650 .functor NOT 1, L_0x561b28371550, C4<0>, C4<0>, C4<0>;
L_0x561b28371750 .functor AND 1, L_0x561b28371bb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283717e0 .functor AND 1, L_0x561b28371750, L_0x561b28371650, C4<1>, C4<1>;
L_0x561b28371850 .functor NOT 1, L_0x561b283717e0, C4<0>, C4<0>, C4<0>;
v0x561b281c0300_0 .net *"_ivl_0", 0 0, L_0x561b283714e0;  1 drivers
v0x561b281c0400_0 .net *"_ivl_2", 0 0, L_0x561b28371550;  1 drivers
v0x561b281c04e0_0 .net *"_ivl_6", 0 0, L_0x561b28371750;  1 drivers
v0x561b281c05d0_0 .net *"_ivl_8", 0 0, L_0x561b283717e0;  1 drivers
v0x561b281c06b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c07a0_0 .net "preset", 0 0, L_0x7fcde0582618;  alias, 1 drivers
v0x561b281c0860_0 .net "q", 0 0, L_0x561b28371650;  alias, 1 drivers
v0x561b281c0920_0 .net "q_bar", 0 0, L_0x561b28371850;  alias, 1 drivers
v0x561b281c09e0_0 .net "reset", 0 0, L_0x561b28371bb0;  1 drivers
v0x561b281c0b30_0 .net "set", 0 0, L_0x561b28371a10;  1 drivers
S_0x561b281c14c0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281bfa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28372220 .functor AND 1, L_0x561b28371650, L_0x561b28372570, C4<1>, C4<1>;
L_0x561b28372290 .functor NOT 1, L_0x561b28372220, C4<0>, C4<0>, C4<0>;
L_0x561b283723a0 .functor AND 1, L_0x561b28371850, L_0x561b28372570, C4<1>, C4<1>;
L_0x561b28372460 .functor NOT 1, L_0x561b283723a0, C4<0>, C4<0>, C4<0>;
v0x561b281c2400_0 .net *"_ivl_0", 0 0, L_0x561b28372220;  1 drivers
v0x561b281c2500_0 .net *"_ivl_4", 0 0, L_0x561b283723a0;  1 drivers
v0x561b281c25e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c2680_0 .net "enable", 0 0, L_0x561b28372570;  1 drivers
v0x561b281c2720_0 .net "preset", 0 0, L_0x7fcde0582618;  alias, 1 drivers
v0x561b281c27c0_0 .net "q", 0 0, L_0x561b28371ed0;  alias, 1 drivers
v0x561b281c2860_0 .net "q_bar", 0 0, L_0x561b283720e0;  alias, 1 drivers
v0x561b281c2900_0 .net "reset", 0 0, L_0x561b28371850;  alias, 1 drivers
v0x561b281c29f0_0 .net "set", 0 0, L_0x561b28371650;  alias, 1 drivers
S_0x561b281c1720 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281c14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28371d80 .functor AND 1, L_0x561b28372290, L_0x7fcde0582618, C4<1>, C4<1>;
L_0x561b28371e10 .functor AND 1, L_0x561b28371d80, L_0x561b283720e0, C4<1>, C4<1>;
L_0x561b28371ed0 .functor NOT 1, L_0x561b28371e10, C4<0>, C4<0>, C4<0>;
L_0x561b28371f90 .functor AND 1, L_0x561b28372460, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28372020 .functor AND 1, L_0x561b28371f90, L_0x561b28371ed0, C4<1>, C4<1>;
L_0x561b283720e0 .functor NOT 1, L_0x561b28372020, C4<0>, C4<0>, C4<0>;
v0x561b281c19e0_0 .net *"_ivl_0", 0 0, L_0x561b28371d80;  1 drivers
v0x561b281c1ae0_0 .net *"_ivl_2", 0 0, L_0x561b28371e10;  1 drivers
v0x561b281c1bc0_0 .net *"_ivl_6", 0 0, L_0x561b28371f90;  1 drivers
v0x561b281c1cb0_0 .net *"_ivl_8", 0 0, L_0x561b28372020;  1 drivers
v0x561b281c1d90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c1e80_0 .net "preset", 0 0, L_0x7fcde0582618;  alias, 1 drivers
v0x561b281c1f70_0 .net "q", 0 0, L_0x561b28371ed0;  alias, 1 drivers
v0x561b281c2030_0 .net "q_bar", 0 0, L_0x561b283720e0;  alias, 1 drivers
v0x561b281c20f0_0 .net "reset", 0 0, L_0x561b28372460;  1 drivers
v0x561b281c2240_0 .net "set", 0 0, L_0x561b28372290;  1 drivers
S_0x561b281c3cf0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28373bb0 .functor AND 1, L_0x561b27f98b00, L_0x561b28379be0, C4<1>, C4<1>;
L_0x561b28373c40 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b281d9210 .functor AND 1, L_0x561b28373c40, L_0x561b28373470, C4<1>, C4<1>;
L_0x561b28373ec0 .functor OR 1, L_0x561b28373bb0, L_0x561b281d9210, C4<0>, C4<0>;
o0x7fcde05cc968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281c76c0_0 name=_ivl_0
v0x561b281c77c0_0 .net *"_ivl_4", 0 0, L_0x561b28373bb0;  1 drivers
v0x561b281c78a0_0 .net *"_ivl_6", 0 0, L_0x561b28373c40;  1 drivers
v0x561b281c7960_0 .net *"_ivl_8", 0 0, L_0x561b281d9210;  1 drivers
v0x561b281c7a40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c7b30_0 .net "data", 0 0, L_0x561b28379be0;  1 drivers
v0x561b281c7bf0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281c7c90_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281c7d30_0 .net "out", 0 0, L_0x561b283728f0;  1 drivers
v0x561b281c7e80_0 .net "q", 0 0, L_0x561b28373470;  1 drivers
v0x561b281c7f20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283728f0 .functor MUXZ 1, o0x7fcde05cc968, L_0x561b28373470, L_0x561b2836e810, C4<>;
S_0x561b281c3f40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281c3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28373260 .functor NOT 1, L_0x561b28373ec0, C4<0>, C4<0>, C4<0>;
L_0x561b28373b40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281c6ff0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c70b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c7170_0 .net "d", 0 0, L_0x561b28373ec0;  1 drivers
v0x561b281c7210_0 .net "master_q", 0 0, L_0x561b28372b90;  1 drivers
v0x561b281c72b0_0 .net "master_q_bar", 0 0, L_0x561b28372dc0;  1 drivers
L_0x7fcde0582660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281c73a0_0 .net "preset", 0 0, L_0x7fcde0582660;  1 drivers
v0x561b281c74d0_0 .net "q", 0 0, L_0x561b28373470;  alias, 1 drivers
v0x561b281c7570_0 .net "q_bar", 0 0, L_0x561b283736b0;  1 drivers
S_0x561b281c4220 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281c3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28372ec0 .functor AND 1, L_0x561b28373ec0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28372f80 .functor NOT 1, L_0x561b28372ec0, C4<0>, C4<0>, C4<0>;
L_0x561b28373090 .functor AND 1, L_0x561b28373260, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28373120 .functor NOT 1, L_0x561b28373090, C4<0>, C4<0>, C4<0>;
v0x561b281c51b0_0 .net *"_ivl_0", 0 0, L_0x561b28372ec0;  1 drivers
v0x561b281c52b0_0 .net *"_ivl_4", 0 0, L_0x561b28373090;  1 drivers
v0x561b281c5390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c5430_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c54d0_0 .net "preset", 0 0, L_0x7fcde0582660;  alias, 1 drivers
v0x561b281c5570_0 .net "q", 0 0, L_0x561b28372b90;  alias, 1 drivers
v0x561b281c5610_0 .net "q_bar", 0 0, L_0x561b28372dc0;  alias, 1 drivers
v0x561b281c56b0_0 .net "reset", 0 0, L_0x561b28373260;  1 drivers
v0x561b281c5750_0 .net "set", 0 0, L_0x561b28373ec0;  alias, 1 drivers
S_0x561b281c4510 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281c4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28372a20 .functor AND 1, L_0x561b28372f80, L_0x7fcde0582660, C4<1>, C4<1>;
L_0x561b28372a90 .functor AND 1, L_0x561b28372a20, L_0x561b28372dc0, C4<1>, C4<1>;
L_0x561b28372b90 .functor NOT 1, L_0x561b28372a90, C4<0>, C4<0>, C4<0>;
L_0x561b28372c90 .functor AND 1, L_0x561b28373120, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28372d50 .functor AND 1, L_0x561b28372c90, L_0x561b28372b90, C4<1>, C4<1>;
L_0x561b28372dc0 .functor NOT 1, L_0x561b28372d50, C4<0>, C4<0>, C4<0>;
v0x561b281c47f0_0 .net *"_ivl_0", 0 0, L_0x561b28372a20;  1 drivers
v0x561b281c48f0_0 .net *"_ivl_2", 0 0, L_0x561b28372a90;  1 drivers
v0x561b281c49d0_0 .net *"_ivl_6", 0 0, L_0x561b28372c90;  1 drivers
v0x561b281c4a90_0 .net *"_ivl_8", 0 0, L_0x561b28372d50;  1 drivers
v0x561b281c4b70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c4c60_0 .net "preset", 0 0, L_0x7fcde0582660;  alias, 1 drivers
v0x561b281c4d20_0 .net "q", 0 0, L_0x561b28372b90;  alias, 1 drivers
v0x561b281c4de0_0 .net "q_bar", 0 0, L_0x561b28372dc0;  alias, 1 drivers
v0x561b281c4ea0_0 .net "reset", 0 0, L_0x561b28373120;  1 drivers
v0x561b281c4ff0_0 .net "set", 0 0, L_0x561b28372f80;  1 drivers
S_0x561b281c5920 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281c3f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283737f0 .functor AND 1, L_0x561b28372b90, L_0x561b28373b40, C4<1>, C4<1>;
L_0x561b28373860 .functor NOT 1, L_0x561b283737f0, C4<0>, C4<0>, C4<0>;
L_0x561b28373970 .functor AND 1, L_0x561b28372dc0, L_0x561b28373b40, C4<1>, C4<1>;
L_0x561b28373a30 .functor NOT 1, L_0x561b28373970, C4<0>, C4<0>, C4<0>;
v0x561b281c6830_0 .net *"_ivl_0", 0 0, L_0x561b283737f0;  1 drivers
v0x561b281c6930_0 .net *"_ivl_4", 0 0, L_0x561b28373970;  1 drivers
v0x561b281c6a10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c6ab0_0 .net "enable", 0 0, L_0x561b28373b40;  1 drivers
v0x561b281c6b50_0 .net "preset", 0 0, L_0x7fcde0582660;  alias, 1 drivers
v0x561b281c6bf0_0 .net "q", 0 0, L_0x561b28373470;  alias, 1 drivers
v0x561b281c6c90_0 .net "q_bar", 0 0, L_0x561b283736b0;  alias, 1 drivers
v0x561b281c6d30_0 .net "reset", 0 0, L_0x561b28372dc0;  alias, 1 drivers
v0x561b281c6e20_0 .net "set", 0 0, L_0x561b28372b90;  alias, 1 drivers
S_0x561b281c5b80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281c5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28373320 .functor AND 1, L_0x561b28373860, L_0x7fcde0582660, C4<1>, C4<1>;
L_0x561b283733b0 .functor AND 1, L_0x561b28373320, L_0x561b283736b0, C4<1>, C4<1>;
L_0x561b28373470 .functor NOT 1, L_0x561b283733b0, C4<0>, C4<0>, C4<0>;
L_0x561b28373530 .functor AND 1, L_0x561b28373a30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283735f0 .functor AND 1, L_0x561b28373530, L_0x561b28373470, C4<1>, C4<1>;
L_0x561b283736b0 .functor NOT 1, L_0x561b283735f0, C4<0>, C4<0>, C4<0>;
v0x561b281c5e40_0 .net *"_ivl_0", 0 0, L_0x561b28373320;  1 drivers
v0x561b281c5f40_0 .net *"_ivl_2", 0 0, L_0x561b283733b0;  1 drivers
v0x561b281c6020_0 .net *"_ivl_6", 0 0, L_0x561b28373530;  1 drivers
v0x561b281c60e0_0 .net *"_ivl_8", 0 0, L_0x561b283735f0;  1 drivers
v0x561b281c61c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c62b0_0 .net "preset", 0 0, L_0x7fcde0582660;  alias, 1 drivers
v0x561b281c63a0_0 .net "q", 0 0, L_0x561b28373470;  alias, 1 drivers
v0x561b281c6460_0 .net "q_bar", 0 0, L_0x561b283736b0;  alias, 1 drivers
v0x561b281c6520_0 .net "reset", 0 0, L_0x561b28373a30;  1 drivers
v0x561b281c6670_0 .net "set", 0 0, L_0x561b28373860;  1 drivers
S_0x561b281c8080 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283752e0 .functor AND 1, L_0x561b27f98b00, L_0x561b28379cd0, C4<1>, C4<1>;
L_0x561b28375370 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b283753e0 .functor AND 1, L_0x561b28375370, L_0x561b28374b70, C4<1>, C4<1>;
L_0x561b283754a0 .functor OR 1, L_0x561b283752e0, L_0x561b283753e0, C4<0>, C4<0>;
o0x7fcde05cd628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281cbaa0_0 name=_ivl_0
v0x561b281cbba0_0 .net *"_ivl_4", 0 0, L_0x561b283752e0;  1 drivers
v0x561b281cbc80_0 .net *"_ivl_6", 0 0, L_0x561b28375370;  1 drivers
v0x561b281cbd40_0 .net *"_ivl_8", 0 0, L_0x561b283753e0;  1 drivers
v0x561b281cbe20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281cbf10_0 .net "data", 0 0, L_0x561b28379cd0;  1 drivers
v0x561b281cbfd0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281cc100_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281cc230_0 .net "out", 0 0, L_0x561b28373ff0;  1 drivers
v0x561b281cc380_0 .net "q", 0 0, L_0x561b28374b70;  1 drivers
v0x561b281cc420_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28373ff0 .functor MUXZ 1, o0x7fcde05cd628, L_0x561b28374b70, L_0x561b2836e810, C4<>;
S_0x561b281c8320 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281c8080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28374960 .functor NOT 1, L_0x561b283754a0, C4<0>, C4<0>, C4<0>;
L_0x561b28375270 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281cb3d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cb490_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281cb550_0 .net "d", 0 0, L_0x561b283754a0;  1 drivers
v0x561b281cb5f0_0 .net "master_q", 0 0, L_0x561b28374290;  1 drivers
v0x561b281cb690_0 .net "master_q_bar", 0 0, L_0x561b283744c0;  1 drivers
L_0x7fcde05826a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281cb780_0 .net "preset", 0 0, L_0x7fcde05826a8;  1 drivers
v0x561b281cb8b0_0 .net "q", 0 0, L_0x561b28374b70;  alias, 1 drivers
v0x561b281cb950_0 .net "q_bar", 0 0, L_0x561b28374db0;  1 drivers
S_0x561b281c8600 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281c8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283745c0 .functor AND 1, L_0x561b283754a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28374680 .functor NOT 1, L_0x561b283745c0, C4<0>, C4<0>, C4<0>;
L_0x561b28374790 .functor AND 1, L_0x561b28374960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28374820 .functor NOT 1, L_0x561b28374790, C4<0>, C4<0>, C4<0>;
v0x561b281c9590_0 .net *"_ivl_0", 0 0, L_0x561b283745c0;  1 drivers
v0x561b281c9690_0 .net *"_ivl_4", 0 0, L_0x561b28374790;  1 drivers
v0x561b281c9770_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c9810_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281c98b0_0 .net "preset", 0 0, L_0x7fcde05826a8;  alias, 1 drivers
v0x561b281c9950_0 .net "q", 0 0, L_0x561b28374290;  alias, 1 drivers
v0x561b281c99f0_0 .net "q_bar", 0 0, L_0x561b283744c0;  alias, 1 drivers
v0x561b281c9a90_0 .net "reset", 0 0, L_0x561b28374960;  1 drivers
v0x561b281c9b30_0 .net "set", 0 0, L_0x561b283754a0;  alias, 1 drivers
S_0x561b281c88f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28374120 .functor AND 1, L_0x561b28374680, L_0x7fcde05826a8, C4<1>, C4<1>;
L_0x561b28374190 .functor AND 1, L_0x561b28374120, L_0x561b283744c0, C4<1>, C4<1>;
L_0x561b28374290 .functor NOT 1, L_0x561b28374190, C4<0>, C4<0>, C4<0>;
L_0x561b28374390 .functor AND 1, L_0x561b28374820, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28374450 .functor AND 1, L_0x561b28374390, L_0x561b28374290, C4<1>, C4<1>;
L_0x561b283744c0 .functor NOT 1, L_0x561b28374450, C4<0>, C4<0>, C4<0>;
v0x561b281c8bd0_0 .net *"_ivl_0", 0 0, L_0x561b28374120;  1 drivers
v0x561b281c8cd0_0 .net *"_ivl_2", 0 0, L_0x561b28374190;  1 drivers
v0x561b281c8db0_0 .net *"_ivl_6", 0 0, L_0x561b28374390;  1 drivers
v0x561b281c8e70_0 .net *"_ivl_8", 0 0, L_0x561b28374450;  1 drivers
v0x561b281c8f50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281c9040_0 .net "preset", 0 0, L_0x7fcde05826a8;  alias, 1 drivers
v0x561b281c9100_0 .net "q", 0 0, L_0x561b28374290;  alias, 1 drivers
v0x561b281c91c0_0 .net "q_bar", 0 0, L_0x561b283744c0;  alias, 1 drivers
v0x561b281c9280_0 .net "reset", 0 0, L_0x561b28374820;  1 drivers
v0x561b281c93d0_0 .net "set", 0 0, L_0x561b28374680;  1 drivers
S_0x561b281c9d00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281c8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28374ef0 .functor AND 1, L_0x561b28374290, L_0x561b28375270, C4<1>, C4<1>;
L_0x561b28374f60 .functor NOT 1, L_0x561b28374ef0, C4<0>, C4<0>, C4<0>;
L_0x561b28375070 .functor AND 1, L_0x561b283744c0, L_0x561b28375270, C4<1>, C4<1>;
L_0x561b28375130 .functor NOT 1, L_0x561b28375070, C4<0>, C4<0>, C4<0>;
v0x561b281cac10_0 .net *"_ivl_0", 0 0, L_0x561b28374ef0;  1 drivers
v0x561b281cad10_0 .net *"_ivl_4", 0 0, L_0x561b28375070;  1 drivers
v0x561b281cadf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cae90_0 .net "enable", 0 0, L_0x561b28375270;  1 drivers
v0x561b281caf30_0 .net "preset", 0 0, L_0x7fcde05826a8;  alias, 1 drivers
v0x561b281cafd0_0 .net "q", 0 0, L_0x561b28374b70;  alias, 1 drivers
v0x561b281cb070_0 .net "q_bar", 0 0, L_0x561b28374db0;  alias, 1 drivers
v0x561b281cb110_0 .net "reset", 0 0, L_0x561b283744c0;  alias, 1 drivers
v0x561b281cb200_0 .net "set", 0 0, L_0x561b28374290;  alias, 1 drivers
S_0x561b281c9f60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281c9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28374a20 .functor AND 1, L_0x561b28374f60, L_0x7fcde05826a8, C4<1>, C4<1>;
L_0x561b28374ab0 .functor AND 1, L_0x561b28374a20, L_0x561b28374db0, C4<1>, C4<1>;
L_0x561b28374b70 .functor NOT 1, L_0x561b28374ab0, C4<0>, C4<0>, C4<0>;
L_0x561b28374c30 .functor AND 1, L_0x561b28375130, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28374cf0 .functor AND 1, L_0x561b28374c30, L_0x561b28374b70, C4<1>, C4<1>;
L_0x561b28374db0 .functor NOT 1, L_0x561b28374cf0, C4<0>, C4<0>, C4<0>;
v0x561b281ca220_0 .net *"_ivl_0", 0 0, L_0x561b28374a20;  1 drivers
v0x561b281ca320_0 .net *"_ivl_2", 0 0, L_0x561b28374ab0;  1 drivers
v0x561b281ca400_0 .net *"_ivl_6", 0 0, L_0x561b28374c30;  1 drivers
v0x561b281ca4c0_0 .net *"_ivl_8", 0 0, L_0x561b28374cf0;  1 drivers
v0x561b281ca5a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ca690_0 .net "preset", 0 0, L_0x7fcde05826a8;  alias, 1 drivers
v0x561b281ca780_0 .net "q", 0 0, L_0x561b28374b70;  alias, 1 drivers
v0x561b281ca840_0 .net "q_bar", 0 0, L_0x561b28374db0;  alias, 1 drivers
v0x561b281ca900_0 .net "reset", 0 0, L_0x561b28375130;  1 drivers
v0x561b281caa50_0 .net "set", 0 0, L_0x561b28374f60;  1 drivers
S_0x561b281cc580 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28376910 .functor AND 1, L_0x561b27f98b00, L_0x561b28379dc0, C4<1>, C4<1>;
L_0x561b283769a0 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b28376a10 .functor AND 1, L_0x561b283769a0, L_0x561b283761a0, C4<1>, C4<1>;
L_0x561b28376ad0 .functor OR 1, L_0x561b28376910, L_0x561b28376a10, C4<0>, C4<0>;
o0x7fcde05ce2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281cfeb0_0 name=_ivl_0
v0x561b281cffb0_0 .net *"_ivl_4", 0 0, L_0x561b28376910;  1 drivers
v0x561b281d0090_0 .net *"_ivl_6", 0 0, L_0x561b283769a0;  1 drivers
v0x561b281d0150_0 .net *"_ivl_8", 0 0, L_0x561b28376a10;  1 drivers
v0x561b281d0230_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d0320_0 .net "data", 0 0, L_0x561b28379dc0;  1 drivers
v0x561b281d03e0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281d0480_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281d0520_0 .net "out", 0 0, L_0x561b28375620;  1 drivers
v0x561b281d0670_0 .net "q", 0 0, L_0x561b283761a0;  1 drivers
v0x561b281d0710_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28375620 .functor MUXZ 1, o0x7fcde05ce2e8, L_0x561b283761a0, L_0x561b2836e810, C4<>;
S_0x561b281cc7d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281cc580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28375f90 .functor NOT 1, L_0x561b28376ad0, C4<0>, C4<0>, C4<0>;
L_0x561b283768a0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281cf7e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cf8a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281cf960_0 .net "d", 0 0, L_0x561b28376ad0;  1 drivers
v0x561b281cfa00_0 .net "master_q", 0 0, L_0x561b283758c0;  1 drivers
v0x561b281cfaa0_0 .net "master_q_bar", 0 0, L_0x561b28375af0;  1 drivers
L_0x7fcde05826f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281cfb90_0 .net "preset", 0 0, L_0x7fcde05826f0;  1 drivers
v0x561b281cfcc0_0 .net "q", 0 0, L_0x561b283761a0;  alias, 1 drivers
v0x561b281cfd60_0 .net "q_bar", 0 0, L_0x561b283763e0;  1 drivers
S_0x561b281cca60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28375bf0 .functor AND 1, L_0x561b28376ad0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28375cb0 .functor NOT 1, L_0x561b28375bf0, C4<0>, C4<0>, C4<0>;
L_0x561b28375dc0 .functor AND 1, L_0x561b28375f90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28375e50 .functor NOT 1, L_0x561b28375dc0, C4<0>, C4<0>, C4<0>;
v0x561b281cd9a0_0 .net *"_ivl_0", 0 0, L_0x561b28375bf0;  1 drivers
v0x561b281cdaa0_0 .net *"_ivl_4", 0 0, L_0x561b28375dc0;  1 drivers
v0x561b281cdb80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cdc20_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281cdcc0_0 .net "preset", 0 0, L_0x7fcde05826f0;  alias, 1 drivers
v0x561b281cdd60_0 .net "q", 0 0, L_0x561b283758c0;  alias, 1 drivers
v0x561b281cde00_0 .net "q_bar", 0 0, L_0x561b28375af0;  alias, 1 drivers
v0x561b281cdea0_0 .net "reset", 0 0, L_0x561b28375f90;  1 drivers
v0x561b281cdf40_0 .net "set", 0 0, L_0x561b28376ad0;  alias, 1 drivers
S_0x561b281ccd00 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281cca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28375750 .functor AND 1, L_0x561b28375cb0, L_0x7fcde05826f0, C4<1>, C4<1>;
L_0x561b283757c0 .functor AND 1, L_0x561b28375750, L_0x561b28375af0, C4<1>, C4<1>;
L_0x561b283758c0 .functor NOT 1, L_0x561b283757c0, C4<0>, C4<0>, C4<0>;
L_0x561b283759c0 .functor AND 1, L_0x561b28375e50, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28375a80 .functor AND 1, L_0x561b283759c0, L_0x561b283758c0, C4<1>, C4<1>;
L_0x561b28375af0 .functor NOT 1, L_0x561b28375a80, C4<0>, C4<0>, C4<0>;
v0x561b281ccfe0_0 .net *"_ivl_0", 0 0, L_0x561b28375750;  1 drivers
v0x561b281cd0e0_0 .net *"_ivl_2", 0 0, L_0x561b283757c0;  1 drivers
v0x561b281cd1c0_0 .net *"_ivl_6", 0 0, L_0x561b283759c0;  1 drivers
v0x561b281cd280_0 .net *"_ivl_8", 0 0, L_0x561b28375a80;  1 drivers
v0x561b281cd360_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cd450_0 .net "preset", 0 0, L_0x7fcde05826f0;  alias, 1 drivers
v0x561b281cd510_0 .net "q", 0 0, L_0x561b283758c0;  alias, 1 drivers
v0x561b281cd5d0_0 .net "q_bar", 0 0, L_0x561b28375af0;  alias, 1 drivers
v0x561b281cd690_0 .net "reset", 0 0, L_0x561b28375e50;  1 drivers
v0x561b281cd7e0_0 .net "set", 0 0, L_0x561b28375cb0;  1 drivers
S_0x561b281ce110 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28376520 .functor AND 1, L_0x561b283758c0, L_0x561b283768a0, C4<1>, C4<1>;
L_0x561b28376590 .functor NOT 1, L_0x561b28376520, C4<0>, C4<0>, C4<0>;
L_0x561b283766a0 .functor AND 1, L_0x561b28375af0, L_0x561b283768a0, C4<1>, C4<1>;
L_0x561b28376760 .functor NOT 1, L_0x561b283766a0, C4<0>, C4<0>, C4<0>;
v0x561b281cf020_0 .net *"_ivl_0", 0 0, L_0x561b28376520;  1 drivers
v0x561b281cf120_0 .net *"_ivl_4", 0 0, L_0x561b283766a0;  1 drivers
v0x561b281cf200_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281cf2a0_0 .net "enable", 0 0, L_0x561b283768a0;  1 drivers
v0x561b281cf340_0 .net "preset", 0 0, L_0x7fcde05826f0;  alias, 1 drivers
v0x561b281cf3e0_0 .net "q", 0 0, L_0x561b283761a0;  alias, 1 drivers
v0x561b281cf480_0 .net "q_bar", 0 0, L_0x561b283763e0;  alias, 1 drivers
v0x561b281cf520_0 .net "reset", 0 0, L_0x561b28375af0;  alias, 1 drivers
v0x561b281cf610_0 .net "set", 0 0, L_0x561b283758c0;  alias, 1 drivers
S_0x561b281ce370 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281ce110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28376050 .functor AND 1, L_0x561b28376590, L_0x7fcde05826f0, C4<1>, C4<1>;
L_0x561b283760e0 .functor AND 1, L_0x561b28376050, L_0x561b283763e0, C4<1>, C4<1>;
L_0x561b283761a0 .functor NOT 1, L_0x561b283760e0, C4<0>, C4<0>, C4<0>;
L_0x561b28376260 .functor AND 1, L_0x561b28376760, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28376320 .functor AND 1, L_0x561b28376260, L_0x561b283761a0, C4<1>, C4<1>;
L_0x561b283763e0 .functor NOT 1, L_0x561b28376320, C4<0>, C4<0>, C4<0>;
v0x561b281ce630_0 .net *"_ivl_0", 0 0, L_0x561b28376050;  1 drivers
v0x561b281ce730_0 .net *"_ivl_2", 0 0, L_0x561b283760e0;  1 drivers
v0x561b281ce810_0 .net *"_ivl_6", 0 0, L_0x561b28376260;  1 drivers
v0x561b281ce8d0_0 .net *"_ivl_8", 0 0, L_0x561b28376320;  1 drivers
v0x561b281ce9b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ceaa0_0 .net "preset", 0 0, L_0x7fcde05826f0;  alias, 1 drivers
v0x561b281ceb90_0 .net "q", 0 0, L_0x561b283761a0;  alias, 1 drivers
v0x561b281cec50_0 .net "q_bar", 0 0, L_0x561b283763e0;  alias, 1 drivers
v0x561b281ced10_0 .net "reset", 0 0, L_0x561b28376760;  1 drivers
v0x561b281cee60_0 .net "set", 0 0, L_0x561b28376590;  1 drivers
S_0x561b281d0870 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28377e60 .functor AND 1, L_0x561b27f98b00, L_0x561b28379ef0, C4<1>, C4<1>;
L_0x561b28377ef0 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b28377f60 .functor AND 1, L_0x561b28377ef0, L_0x561b283776f0, C4<1>, C4<1>;
L_0x561b28378020 .functor OR 1, L_0x561b28377e60, L_0x561b28377f60, C4<0>, C4<0>;
o0x7fcde05cefa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281d4270_0 name=_ivl_0
v0x561b281d4370_0 .net *"_ivl_4", 0 0, L_0x561b28377e60;  1 drivers
v0x561b281d4450_0 .net *"_ivl_6", 0 0, L_0x561b28377ef0;  1 drivers
v0x561b281d4510_0 .net *"_ivl_8", 0 0, L_0x561b28377f60;  1 drivers
v0x561b281d45f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d46e0_0 .net "data", 0 0, L_0x561b28379ef0;  1 drivers
v0x561b281d47a0_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281d4840_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281d48e0_0 .net "out", 0 0, L_0x561b28376c50;  1 drivers
v0x561b281d4a30_0 .net "q", 0 0, L_0x561b283776f0;  1 drivers
v0x561b281d4ad0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28376c50 .functor MUXZ 1, o0x7fcde05cefa8, L_0x561b283776f0, L_0x561b2836e810, C4<>;
S_0x561b281d0ac0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281d0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283774e0 .functor NOT 1, L_0x561b28378020, C4<0>, C4<0>, C4<0>;
L_0x561b28377df0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281d3ba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d3c60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d3d20_0 .net "d", 0 0, L_0x561b28378020;  1 drivers
v0x561b281d3dc0_0 .net "master_q", 0 0, L_0x561b28376ef0;  1 drivers
v0x561b281d3e60_0 .net "master_q_bar", 0 0, L_0x561b283770d0;  1 drivers
L_0x7fcde0582738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281d3f50_0 .net "preset", 0 0, L_0x7fcde0582738;  1 drivers
v0x561b281d4080_0 .net "q", 0 0, L_0x561b283776f0;  alias, 1 drivers
v0x561b281d4120_0 .net "q_bar", 0 0, L_0x561b28377930;  1 drivers
S_0x561b281d0da0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281d0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28377140 .functor AND 1, L_0x561b28378020, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28377200 .functor NOT 1, L_0x561b28377140, C4<0>, C4<0>, C4<0>;
L_0x561b28377310 .functor AND 1, L_0x561b283774e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283773a0 .functor NOT 1, L_0x561b28377310, C4<0>, C4<0>, C4<0>;
v0x561b281d1d30_0 .net *"_ivl_0", 0 0, L_0x561b28377140;  1 drivers
v0x561b281d1e30_0 .net *"_ivl_4", 0 0, L_0x561b28377310;  1 drivers
v0x561b281d1f10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d1fb0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d2050_0 .net "preset", 0 0, L_0x7fcde0582738;  alias, 1 drivers
v0x561b281d20f0_0 .net "q", 0 0, L_0x561b28376ef0;  alias, 1 drivers
v0x561b281d2190_0 .net "q_bar", 0 0, L_0x561b283770d0;  alias, 1 drivers
v0x561b281d2230_0 .net "reset", 0 0, L_0x561b283774e0;  1 drivers
v0x561b281d22d0_0 .net "set", 0 0, L_0x561b28378020;  alias, 1 drivers
S_0x561b281d1090 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281d0da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28376d80 .functor AND 1, L_0x561b28377200, L_0x7fcde0582738, C4<1>, C4<1>;
L_0x561b28376df0 .functor AND 1, L_0x561b28376d80, L_0x561b283770d0, C4<1>, C4<1>;
L_0x561b28376ef0 .functor NOT 1, L_0x561b28376df0, C4<0>, C4<0>, C4<0>;
L_0x561b28376ff0 .functor AND 1, L_0x561b283773a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28377060 .functor AND 1, L_0x561b28376ff0, L_0x561b28376ef0, C4<1>, C4<1>;
L_0x561b283770d0 .functor NOT 1, L_0x561b28377060, C4<0>, C4<0>, C4<0>;
v0x561b281d1370_0 .net *"_ivl_0", 0 0, L_0x561b28376d80;  1 drivers
v0x561b281d1470_0 .net *"_ivl_2", 0 0, L_0x561b28376df0;  1 drivers
v0x561b281d1550_0 .net *"_ivl_6", 0 0, L_0x561b28376ff0;  1 drivers
v0x561b281d1610_0 .net *"_ivl_8", 0 0, L_0x561b28377060;  1 drivers
v0x561b281d16f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d17e0_0 .net "preset", 0 0, L_0x7fcde0582738;  alias, 1 drivers
v0x561b281d18a0_0 .net "q", 0 0, L_0x561b28376ef0;  alias, 1 drivers
v0x561b281d1960_0 .net "q_bar", 0 0, L_0x561b283770d0;  alias, 1 drivers
v0x561b281d1a20_0 .net "reset", 0 0, L_0x561b283773a0;  1 drivers
v0x561b281d1b70_0 .net "set", 0 0, L_0x561b28377200;  1 drivers
S_0x561b281d24a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281d0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28377a70 .functor AND 1, L_0x561b28376ef0, L_0x561b28377df0, C4<1>, C4<1>;
L_0x561b28377ae0 .functor NOT 1, L_0x561b28377a70, C4<0>, C4<0>, C4<0>;
L_0x561b28377bf0 .functor AND 1, L_0x561b283770d0, L_0x561b28377df0, C4<1>, C4<1>;
L_0x561b28377cb0 .functor NOT 1, L_0x561b28377bf0, C4<0>, C4<0>, C4<0>;
v0x561b281d33e0_0 .net *"_ivl_0", 0 0, L_0x561b28377a70;  1 drivers
v0x561b281d34e0_0 .net *"_ivl_4", 0 0, L_0x561b28377bf0;  1 drivers
v0x561b281d35c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d3660_0 .net "enable", 0 0, L_0x561b28377df0;  1 drivers
v0x561b281d3700_0 .net "preset", 0 0, L_0x7fcde0582738;  alias, 1 drivers
v0x561b281d37a0_0 .net "q", 0 0, L_0x561b283776f0;  alias, 1 drivers
v0x561b281d3840_0 .net "q_bar", 0 0, L_0x561b28377930;  alias, 1 drivers
v0x561b281d38e0_0 .net "reset", 0 0, L_0x561b283770d0;  alias, 1 drivers
v0x561b281d39d0_0 .net "set", 0 0, L_0x561b28376ef0;  alias, 1 drivers
S_0x561b281d2700 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281d24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283775a0 .functor AND 1, L_0x561b28377ae0, L_0x7fcde0582738, C4<1>, C4<1>;
L_0x561b28377630 .functor AND 1, L_0x561b283775a0, L_0x561b28377930, C4<1>, C4<1>;
L_0x561b283776f0 .functor NOT 1, L_0x561b28377630, C4<0>, C4<0>, C4<0>;
L_0x561b283777b0 .functor AND 1, L_0x561b28377cb0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28377870 .functor AND 1, L_0x561b283777b0, L_0x561b283776f0, C4<1>, C4<1>;
L_0x561b28377930 .functor NOT 1, L_0x561b28377870, C4<0>, C4<0>, C4<0>;
v0x561b281d29c0_0 .net *"_ivl_0", 0 0, L_0x561b283775a0;  1 drivers
v0x561b281d2ac0_0 .net *"_ivl_2", 0 0, L_0x561b28377630;  1 drivers
v0x561b281d2ba0_0 .net *"_ivl_6", 0 0, L_0x561b283777b0;  1 drivers
v0x561b281d2c90_0 .net *"_ivl_8", 0 0, L_0x561b28377870;  1 drivers
v0x561b281d2d70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d2e60_0 .net "preset", 0 0, L_0x7fcde0582738;  alias, 1 drivers
v0x561b281d2f50_0 .net "q", 0 0, L_0x561b283776f0;  alias, 1 drivers
v0x561b281d3010_0 .net "q_bar", 0 0, L_0x561b28377930;  alias, 1 drivers
v0x561b281d30d0_0 .net "reset", 0 0, L_0x561b28377cb0;  1 drivers
v0x561b281d3220_0 .net "set", 0 0, L_0x561b28377ae0;  1 drivers
S_0x561b281d4c30 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b281b6e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283795d0 .functor AND 1, L_0x561b27f98b00, L_0x561b28379fe0, C4<1>, C4<1>;
L_0x561b28379660 .functor NOT 1, L_0x561b27f98b00, C4<0>, C4<0>, C4<0>;
L_0x561b283796d0 .functor AND 1, L_0x561b28379660, L_0x561b28378e60, C4<1>, C4<1>;
L_0x561b28379790 .functor OR 1, L_0x561b283795d0, L_0x561b283796d0, C4<0>, C4<0>;
o0x7fcde05cfc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281d8630_0 name=_ivl_0
v0x561b281d8730_0 .net *"_ivl_4", 0 0, L_0x561b283795d0;  1 drivers
v0x561b281d8810_0 .net *"_ivl_6", 0 0, L_0x561b28379660;  1 drivers
v0x561b281d88d0_0 .net *"_ivl_8", 0 0, L_0x561b283796d0;  1 drivers
v0x561b281d89b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d8aa0_0 .net "data", 0 0, L_0x561b28379fe0;  1 drivers
v0x561b281d8b60_0 .net "enable_in", 0 0, L_0x561b27f98b00;  alias, 1 drivers
v0x561b281d8c00_0 .net "enable_out", 0 0, L_0x561b2836e810;  alias, 1 drivers
v0x561b281d8ca0_0 .net "out", 0 0, L_0x561b283781a0;  1 drivers
v0x561b281d8df0_0 .net "q", 0 0, L_0x561b28378e60;  1 drivers
v0x561b281d8e90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283781a0 .functor MUXZ 1, o0x7fcde05cfc68, L_0x561b28378e60, L_0x561b2836e810, C4<>;
S_0x561b281d4e80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281d4c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28378c50 .functor NOT 1, L_0x561b28379790, C4<0>, C4<0>, C4<0>;
L_0x561b28379560 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281d7f60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d8020_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d80e0_0 .net "d", 0 0, L_0x561b28379790;  1 drivers
v0x561b281d8180_0 .net "master_q", 0 0, L_0x561b28378550;  1 drivers
v0x561b281d8220_0 .net "master_q_bar", 0 0, L_0x561b283787b0;  1 drivers
L_0x7fcde0582780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281d8310_0 .net "preset", 0 0, L_0x7fcde0582780;  1 drivers
v0x561b281d8440_0 .net "q", 0 0, L_0x561b28378e60;  alias, 1 drivers
v0x561b281d84e0_0 .net "q_bar", 0 0, L_0x561b283790a0;  1 drivers
S_0x561b281d5160 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281d4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283788b0 .functor AND 1, L_0x561b28379790, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28378970 .functor NOT 1, L_0x561b283788b0, C4<0>, C4<0>, C4<0>;
L_0x561b28378a80 .functor AND 1, L_0x561b28378c50, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28378b10 .functor NOT 1, L_0x561b28378a80, C4<0>, C4<0>, C4<0>;
v0x561b281d60f0_0 .net *"_ivl_0", 0 0, L_0x561b283788b0;  1 drivers
v0x561b281d61f0_0 .net *"_ivl_4", 0 0, L_0x561b28378a80;  1 drivers
v0x561b281d62d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d6370_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281d6410_0 .net "preset", 0 0, L_0x7fcde0582780;  alias, 1 drivers
v0x561b281d64b0_0 .net "q", 0 0, L_0x561b28378550;  alias, 1 drivers
v0x561b281d6550_0 .net "q_bar", 0 0, L_0x561b283787b0;  alias, 1 drivers
v0x561b281d65f0_0 .net "reset", 0 0, L_0x561b28378c50;  1 drivers
v0x561b281d6690_0 .net "set", 0 0, L_0x561b28379790;  alias, 1 drivers
S_0x561b281d5450 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281d5160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b281d9450 .functor AND 1, L_0x561b28378970, L_0x7fcde0582780, C4<1>, C4<1>;
L_0x561b28378450 .functor AND 1, L_0x561b281d9450, L_0x561b283787b0, C4<1>, C4<1>;
L_0x561b28378550 .functor NOT 1, L_0x561b28378450, C4<0>, C4<0>, C4<0>;
L_0x561b28378650 .functor AND 1, L_0x561b28378b10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28378710 .functor AND 1, L_0x561b28378650, L_0x561b28378550, C4<1>, C4<1>;
L_0x561b283787b0 .functor NOT 1, L_0x561b28378710, C4<0>, C4<0>, C4<0>;
v0x561b281d5730_0 .net *"_ivl_0", 0 0, L_0x561b281d9450;  1 drivers
v0x561b281d5830_0 .net *"_ivl_2", 0 0, L_0x561b28378450;  1 drivers
v0x561b281d5910_0 .net *"_ivl_6", 0 0, L_0x561b28378650;  1 drivers
v0x561b281d59d0_0 .net *"_ivl_8", 0 0, L_0x561b28378710;  1 drivers
v0x561b281d5ab0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d5ba0_0 .net "preset", 0 0, L_0x7fcde0582780;  alias, 1 drivers
v0x561b281d5c60_0 .net "q", 0 0, L_0x561b28378550;  alias, 1 drivers
v0x561b281d5d20_0 .net "q_bar", 0 0, L_0x561b283787b0;  alias, 1 drivers
v0x561b281d5de0_0 .net "reset", 0 0, L_0x561b28378b10;  1 drivers
v0x561b281d5f30_0 .net "set", 0 0, L_0x561b28378970;  1 drivers
S_0x561b281d6860 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281d4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283791e0 .functor AND 1, L_0x561b28378550, L_0x561b28379560, C4<1>, C4<1>;
L_0x561b28379250 .functor NOT 1, L_0x561b283791e0, C4<0>, C4<0>, C4<0>;
L_0x561b28379360 .functor AND 1, L_0x561b283787b0, L_0x561b28379560, C4<1>, C4<1>;
L_0x561b28379420 .functor NOT 1, L_0x561b28379360, C4<0>, C4<0>, C4<0>;
v0x561b281d77a0_0 .net *"_ivl_0", 0 0, L_0x561b283791e0;  1 drivers
v0x561b281d78a0_0 .net *"_ivl_4", 0 0, L_0x561b28379360;  1 drivers
v0x561b281d7980_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d7a20_0 .net "enable", 0 0, L_0x561b28379560;  1 drivers
v0x561b281d7ac0_0 .net "preset", 0 0, L_0x7fcde0582780;  alias, 1 drivers
v0x561b281d7b60_0 .net "q", 0 0, L_0x561b28378e60;  alias, 1 drivers
v0x561b281d7c00_0 .net "q_bar", 0 0, L_0x561b283790a0;  alias, 1 drivers
v0x561b281d7ca0_0 .net "reset", 0 0, L_0x561b283787b0;  alias, 1 drivers
v0x561b281d7d90_0 .net "set", 0 0, L_0x561b28378550;  alias, 1 drivers
S_0x561b281d6ac0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281d6860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28378d10 .functor AND 1, L_0x561b28379250, L_0x7fcde0582780, C4<1>, C4<1>;
L_0x561b28378da0 .functor AND 1, L_0x561b28378d10, L_0x561b283790a0, C4<1>, C4<1>;
L_0x561b28378e60 .functor NOT 1, L_0x561b28378da0, C4<0>, C4<0>, C4<0>;
L_0x561b28378f20 .functor AND 1, L_0x561b28379420, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28378fe0 .functor AND 1, L_0x561b28378f20, L_0x561b28378e60, C4<1>, C4<1>;
L_0x561b283790a0 .functor NOT 1, L_0x561b28378fe0, C4<0>, C4<0>, C4<0>;
v0x561b281d6d80_0 .net *"_ivl_0", 0 0, L_0x561b28378d10;  1 drivers
v0x561b281d6e80_0 .net *"_ivl_2", 0 0, L_0x561b28378da0;  1 drivers
v0x561b281d6f60_0 .net *"_ivl_6", 0 0, L_0x561b28378f20;  1 drivers
v0x561b281d7050_0 .net *"_ivl_8", 0 0, L_0x561b28378fe0;  1 drivers
v0x561b281d7130_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281d7220_0 .net "preset", 0 0, L_0x7fcde0582780;  alias, 1 drivers
v0x561b281d7310_0 .net "q", 0 0, L_0x561b28378e60;  alias, 1 drivers
v0x561b281d73d0_0 .net "q_bar", 0 0, L_0x561b283790a0;  alias, 1 drivers
v0x561b281d7490_0 .net "reset", 0 0, L_0x561b28379420;  1 drivers
v0x561b281d75e0_0 .net "set", 0 0, L_0x561b28379250;  1 drivers
S_0x561b281d96d0 .scope module, "mem7" "byte_register" 12 66, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b281fb830_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281fb8f0_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b281fb9b0_0 .net "enable_in", 0 0, L_0x561b28386590;  1 drivers
v0x561b281fbb60_0 .net "enable_out", 0 0, L_0x561b283867d0;  1 drivers
v0x561b281fbd10_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b281fbdb0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28385920 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28385a10 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28385b00 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28385bf0 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28385ce0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28385dd0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28385f00 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28385ff0 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28386130_0_0 .concat [ 1 1 1 1], L_0x561b2837a980, L_0x561b2837bdd0, L_0x561b2837d310, L_0x561b2837e850;
LS_0x561b28386130_0_4 .concat [ 1 1 1 1], L_0x561b2837ff50, L_0x561b28381580, L_0x561b28382bb0, L_0x561b283841e0;
L_0x561b28386130 .concat [ 4 4 0 0], LS_0x561b28386130_0_0, LS_0x561b28386130_0_4;
S_0x561b281d9950 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2837bac0 .functor AND 1, L_0x561b28386590, L_0x561b28385920, C4<1>, C4<1>;
L_0x561b2837bb50 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b2837bbc0 .functor AND 1, L_0x561b2837bb50, L_0x561b2837b3b0, C4<1>, C4<1>;
L_0x561b2837bc80 .functor OR 1, L_0x561b2837bac0, L_0x561b2837bbc0, C4<0>, C4<0>;
o0x7fcde05d0a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281dd2e0_0 name=_ivl_0
v0x561b281dd3e0_0 .net *"_ivl_4", 0 0, L_0x561b2837bac0;  1 drivers
v0x561b281dd4c0_0 .net *"_ivl_6", 0 0, L_0x561b2837bb50;  1 drivers
v0x561b281dd580_0 .net *"_ivl_8", 0 0, L_0x561b2837bbc0;  1 drivers
v0x561b281dd660_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281dd750_0 .net "data", 0 0, L_0x561b28385920;  1 drivers
v0x561b281dd810_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281dd8d0_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281dd990_0 .net "out", 0 0, L_0x561b2837a980;  1 drivers
v0x561b281ddae0_0 .net "q", 0 0, L_0x561b2837b3b0;  1 drivers
v0x561b281ddb80_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2837a980 .functor MUXZ 1, o0x7fcde05d0a48, L_0x561b2837b3b0, L_0x561b283867d0, C4<>;
S_0x561b281d9c50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281d9950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837b1a0 .functor NOT 1, L_0x561b2837bc80, C4<0>, C4<0>, C4<0>;
L_0x561b2837ba50 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281dcc10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281dccd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281dcd90_0 .net "d", 0 0, L_0x561b2837bc80;  1 drivers
v0x561b281dce30_0 .net "master_q", 0 0, L_0x561b2837abb0;  1 drivers
v0x561b281dced0_0 .net "master_q_bar", 0 0, L_0x561b2837ad90;  1 drivers
L_0x7fcde0582858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281dcfc0_0 .net "preset", 0 0, L_0x7fcde0582858;  1 drivers
v0x561b281dd0f0_0 .net "q", 0 0, L_0x561b2837b3b0;  alias, 1 drivers
v0x561b281dd190_0 .net "q_bar", 0 0, L_0x561b2837b5c0;  1 drivers
S_0x561b281d9f30 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281d9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837ae50 .functor AND 1, L_0x561b2837bc80, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837af10 .functor NOT 1, L_0x561b2837ae50, C4<0>, C4<0>, C4<0>;
L_0x561b2837b020 .functor AND 1, L_0x561b2837b1a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837b090 .functor NOT 1, L_0x561b2837b020, C4<0>, C4<0>, C4<0>;
v0x561b281dae30_0 .net *"_ivl_0", 0 0, L_0x561b2837ae50;  1 drivers
v0x561b281daf30_0 .net *"_ivl_4", 0 0, L_0x561b2837b020;  1 drivers
v0x561b281db010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281db0b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281db150_0 .net "preset", 0 0, L_0x7fcde0582858;  alias, 1 drivers
v0x561b281db1f0_0 .net "q", 0 0, L_0x561b2837abb0;  alias, 1 drivers
v0x561b281db290_0 .net "q_bar", 0 0, L_0x561b2837ad90;  alias, 1 drivers
v0x561b281db330_0 .net "reset", 0 0, L_0x561b2837b1a0;  1 drivers
v0x561b281db3d0_0 .net "set", 0 0, L_0x561b2837bc80;  alias, 1 drivers
S_0x561b281da220 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281d9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2836e940 .functor AND 1, L_0x561b2837af10, L_0x7fcde0582858, C4<1>, C4<1>;
L_0x561b2837aab0 .functor AND 1, L_0x561b2836e940, L_0x561b2837ad90, C4<1>, C4<1>;
L_0x561b2837abb0 .functor NOT 1, L_0x561b2837aab0, C4<0>, C4<0>, C4<0>;
L_0x561b2837acb0 .functor AND 1, L_0x561b2837b090, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837ad20 .functor AND 1, L_0x561b2837acb0, L_0x561b2837abb0, C4<1>, C4<1>;
L_0x561b2837ad90 .functor NOT 1, L_0x561b2837ad20, C4<0>, C4<0>, C4<0>;
v0x561b281da500_0 .net *"_ivl_0", 0 0, L_0x561b2836e940;  1 drivers
v0x561b281da600_0 .net *"_ivl_2", 0 0, L_0x561b2837aab0;  1 drivers
v0x561b281da6e0_0 .net *"_ivl_6", 0 0, L_0x561b2837acb0;  1 drivers
v0x561b281da7a0_0 .net *"_ivl_8", 0 0, L_0x561b2837ad20;  1 drivers
v0x561b281da880_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281da970_0 .net "preset", 0 0, L_0x7fcde0582858;  alias, 1 drivers
v0x561b281daa30_0 .net "q", 0 0, L_0x561b2837abb0;  alias, 1 drivers
v0x561b281daaf0_0 .net "q_bar", 0 0, L_0x561b2837ad90;  alias, 1 drivers
v0x561b281dabb0_0 .net "reset", 0 0, L_0x561b2837b090;  1 drivers
v0x561b281dac70_0 .net "set", 0 0, L_0x561b2837af10;  1 drivers
S_0x561b281db510 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281d9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837b700 .functor AND 1, L_0x561b2837abb0, L_0x561b2837ba50, C4<1>, C4<1>;
L_0x561b2837b770 .functor NOT 1, L_0x561b2837b700, C4<0>, C4<0>, C4<0>;
L_0x561b2837b880 .functor AND 1, L_0x561b2837ad90, L_0x561b2837ba50, C4<1>, C4<1>;
L_0x561b2837b940 .functor NOT 1, L_0x561b2837b880, C4<0>, C4<0>, C4<0>;
v0x561b281dc450_0 .net *"_ivl_0", 0 0, L_0x561b2837b700;  1 drivers
v0x561b281dc550_0 .net *"_ivl_4", 0 0, L_0x561b2837b880;  1 drivers
v0x561b281dc630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281dc6d0_0 .net "enable", 0 0, L_0x561b2837ba50;  1 drivers
v0x561b281dc770_0 .net "preset", 0 0, L_0x7fcde0582858;  alias, 1 drivers
v0x561b281dc810_0 .net "q", 0 0, L_0x561b2837b3b0;  alias, 1 drivers
v0x561b281dc8b0_0 .net "q_bar", 0 0, L_0x561b2837b5c0;  alias, 1 drivers
v0x561b281dc950_0 .net "reset", 0 0, L_0x561b2837ad90;  alias, 1 drivers
v0x561b281dca40_0 .net "set", 0 0, L_0x561b2837abb0;  alias, 1 drivers
S_0x561b281db770 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281db510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837b260 .functor AND 1, L_0x561b2837b770, L_0x7fcde0582858, C4<1>, C4<1>;
L_0x561b2837b2f0 .functor AND 1, L_0x561b2837b260, L_0x561b2837b5c0, C4<1>, C4<1>;
L_0x561b2837b3b0 .functor NOT 1, L_0x561b2837b2f0, C4<0>, C4<0>, C4<0>;
L_0x561b2837b470 .functor AND 1, L_0x561b2837b940, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837b500 .functor AND 1, L_0x561b2837b470, L_0x561b2837b3b0, C4<1>, C4<1>;
L_0x561b2837b5c0 .functor NOT 1, L_0x561b2837b500, C4<0>, C4<0>, C4<0>;
v0x561b281dba30_0 .net *"_ivl_0", 0 0, L_0x561b2837b260;  1 drivers
v0x561b281dbb30_0 .net *"_ivl_2", 0 0, L_0x561b2837b2f0;  1 drivers
v0x561b281dbc10_0 .net *"_ivl_6", 0 0, L_0x561b2837b470;  1 drivers
v0x561b281dbd00_0 .net *"_ivl_8", 0 0, L_0x561b2837b500;  1 drivers
v0x561b281dbde0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281dbed0_0 .net "preset", 0 0, L_0x7fcde0582858;  alias, 1 drivers
v0x561b281dbfc0_0 .net "q", 0 0, L_0x561b2837b3b0;  alias, 1 drivers
v0x561b281dc080_0 .net "q_bar", 0 0, L_0x561b2837b5c0;  alias, 1 drivers
v0x561b281dc140_0 .net "reset", 0 0, L_0x561b2837b940;  1 drivers
v0x561b281dc290_0 .net "set", 0 0, L_0x561b2837b770;  1 drivers
S_0x561b281ddce0 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2837d000 .functor AND 1, L_0x561b28386590, L_0x561b28385a10, C4<1>, C4<1>;
L_0x561b2837d090 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b2837d100 .functor AND 1, L_0x561b2837d090, L_0x561b2837c8f0, C4<1>, C4<1>;
L_0x561b2837d1c0 .functor OR 1, L_0x561b2837d000, L_0x561b2837d100, C4<0>, C4<0>;
o0x7fcde05d1768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281e16e0_0 name=_ivl_0
v0x561b281e17e0_0 .net *"_ivl_4", 0 0, L_0x561b2837d000;  1 drivers
v0x561b281e18c0_0 .net *"_ivl_6", 0 0, L_0x561b2837d090;  1 drivers
v0x561b281e1980_0 .net *"_ivl_8", 0 0, L_0x561b2837d100;  1 drivers
v0x561b281e1a60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e1b50_0 .net "data", 0 0, L_0x561b28385a10;  1 drivers
v0x561b281e1c10_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281e1cb0_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281e1d50_0 .net "out", 0 0, L_0x561b2837bdd0;  1 drivers
v0x561b281e1e80_0 .net "q", 0 0, L_0x561b2837c8f0;  1 drivers
v0x561b281e1f20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2837bdd0 .functor MUXZ 1, o0x7fcde05d1768, L_0x561b2837c8f0, L_0x561b283867d0, C4<>;
S_0x561b281ddf50 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281ddce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837c6e0 .functor NOT 1, L_0x561b2837d1c0, C4<0>, C4<0>, C4<0>;
L_0x561b2837cf90 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281e1010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e10d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e1190_0 .net "d", 0 0, L_0x561b2837d1c0;  1 drivers
v0x561b281e1230_0 .net "master_q", 0 0, L_0x561b2837c070;  1 drivers
v0x561b281e12d0_0 .net "master_q_bar", 0 0, L_0x561b2837c270;  1 drivers
L_0x7fcde05828a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281e13c0_0 .net "preset", 0 0, L_0x7fcde05828a0;  1 drivers
v0x561b281e14f0_0 .net "q", 0 0, L_0x561b2837c8f0;  alias, 1 drivers
v0x561b281e1590_0 .net "q_bar", 0 0, L_0x561b2837cb00;  1 drivers
S_0x561b281de210 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837c370 .functor AND 1, L_0x561b2837d1c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837c430 .functor NOT 1, L_0x561b2837c370, C4<0>, C4<0>, C4<0>;
L_0x561b2837c540 .functor AND 1, L_0x561b2837c6e0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837c5d0 .functor NOT 1, L_0x561b2837c540, C4<0>, C4<0>, C4<0>;
v0x561b281df1a0_0 .net *"_ivl_0", 0 0, L_0x561b2837c370;  1 drivers
v0x561b281df2a0_0 .net *"_ivl_4", 0 0, L_0x561b2837c540;  1 drivers
v0x561b281df380_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281df420_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281df4c0_0 .net "preset", 0 0, L_0x7fcde05828a0;  alias, 1 drivers
v0x561b281df560_0 .net "q", 0 0, L_0x561b2837c070;  alias, 1 drivers
v0x561b281df600_0 .net "q_bar", 0 0, L_0x561b2837c270;  alias, 1 drivers
v0x561b281df6a0_0 .net "reset", 0 0, L_0x561b2837c6e0;  1 drivers
v0x561b281df740_0 .net "set", 0 0, L_0x561b2837d1c0;  alias, 1 drivers
S_0x561b281de500 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281de210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837bf00 .functor AND 1, L_0x561b2837c430, L_0x7fcde05828a0, C4<1>, C4<1>;
L_0x561b2837bf70 .functor AND 1, L_0x561b2837bf00, L_0x561b2837c270, C4<1>, C4<1>;
L_0x561b2837c070 .functor NOT 1, L_0x561b2837bf70, C4<0>, C4<0>, C4<0>;
L_0x561b2837c170 .functor AND 1, L_0x561b2837c5d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837c200 .functor AND 1, L_0x561b2837c170, L_0x561b2837c070, C4<1>, C4<1>;
L_0x561b2837c270 .functor NOT 1, L_0x561b2837c200, C4<0>, C4<0>, C4<0>;
v0x561b281de7e0_0 .net *"_ivl_0", 0 0, L_0x561b2837bf00;  1 drivers
v0x561b281de8e0_0 .net *"_ivl_2", 0 0, L_0x561b2837bf70;  1 drivers
v0x561b281de9c0_0 .net *"_ivl_6", 0 0, L_0x561b2837c170;  1 drivers
v0x561b281dea80_0 .net *"_ivl_8", 0 0, L_0x561b2837c200;  1 drivers
v0x561b281deb60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281dec50_0 .net "preset", 0 0, L_0x7fcde05828a0;  alias, 1 drivers
v0x561b281ded10_0 .net "q", 0 0, L_0x561b2837c070;  alias, 1 drivers
v0x561b281dedd0_0 .net "q_bar", 0 0, L_0x561b2837c270;  alias, 1 drivers
v0x561b281dee90_0 .net "reset", 0 0, L_0x561b2837c5d0;  1 drivers
v0x561b281defe0_0 .net "set", 0 0, L_0x561b2837c430;  1 drivers
S_0x561b281df910 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281ddf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837cc40 .functor AND 1, L_0x561b2837c070, L_0x561b2837cf90, C4<1>, C4<1>;
L_0x561b2837ccb0 .functor NOT 1, L_0x561b2837cc40, C4<0>, C4<0>, C4<0>;
L_0x561b2837cdc0 .functor AND 1, L_0x561b2837c270, L_0x561b2837cf90, C4<1>, C4<1>;
L_0x561b2837ce80 .functor NOT 1, L_0x561b2837cdc0, C4<0>, C4<0>, C4<0>;
v0x561b281e0850_0 .net *"_ivl_0", 0 0, L_0x561b2837cc40;  1 drivers
v0x561b281e0950_0 .net *"_ivl_4", 0 0, L_0x561b2837cdc0;  1 drivers
v0x561b281e0a30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e0ad0_0 .net "enable", 0 0, L_0x561b2837cf90;  1 drivers
v0x561b281e0b70_0 .net "preset", 0 0, L_0x7fcde05828a0;  alias, 1 drivers
v0x561b281e0c10_0 .net "q", 0 0, L_0x561b2837c8f0;  alias, 1 drivers
v0x561b281e0cb0_0 .net "q_bar", 0 0, L_0x561b2837cb00;  alias, 1 drivers
v0x561b281e0d50_0 .net "reset", 0 0, L_0x561b2837c270;  alias, 1 drivers
v0x561b281e0e40_0 .net "set", 0 0, L_0x561b2837c070;  alias, 1 drivers
S_0x561b281dfb70 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281df910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837c7a0 .functor AND 1, L_0x561b2837ccb0, L_0x7fcde05828a0, C4<1>, C4<1>;
L_0x561b2837c830 .functor AND 1, L_0x561b2837c7a0, L_0x561b2837cb00, C4<1>, C4<1>;
L_0x561b2837c8f0 .functor NOT 1, L_0x561b2837c830, C4<0>, C4<0>, C4<0>;
L_0x561b2837c9b0 .functor AND 1, L_0x561b2837ce80, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837ca40 .functor AND 1, L_0x561b2837c9b0, L_0x561b2837c8f0, C4<1>, C4<1>;
L_0x561b2837cb00 .functor NOT 1, L_0x561b2837ca40, C4<0>, C4<0>, C4<0>;
v0x561b281dfe30_0 .net *"_ivl_0", 0 0, L_0x561b2837c7a0;  1 drivers
v0x561b281dff30_0 .net *"_ivl_2", 0 0, L_0x561b2837c830;  1 drivers
v0x561b281e0010_0 .net *"_ivl_6", 0 0, L_0x561b2837c9b0;  1 drivers
v0x561b281e0100_0 .net *"_ivl_8", 0 0, L_0x561b2837ca40;  1 drivers
v0x561b281e01e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e02d0_0 .net "preset", 0 0, L_0x7fcde05828a0;  alias, 1 drivers
v0x561b281e03c0_0 .net "q", 0 0, L_0x561b2837c8f0;  alias, 1 drivers
v0x561b281e0480_0 .net "q_bar", 0 0, L_0x561b2837cb00;  alias, 1 drivers
v0x561b281e0540_0 .net "reset", 0 0, L_0x561b2837ce80;  1 drivers
v0x561b281e0690_0 .net "set", 0 0, L_0x561b2837ccb0;  1 drivers
S_0x561b281e2060 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2837e540 .functor AND 1, L_0x561b28386590, L_0x561b28385b00, C4<1>, C4<1>;
L_0x561b2837e5d0 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b2837e640 .functor AND 1, L_0x561b2837e5d0, L_0x561b2837de30, C4<1>, C4<1>;
L_0x561b2837e700 .functor OR 1, L_0x561b2837e540, L_0x561b2837e640, C4<0>, C4<0>;
o0x7fcde05d2428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281e5ad0_0 name=_ivl_0
v0x561b281e5bd0_0 .net *"_ivl_4", 0 0, L_0x561b2837e540;  1 drivers
v0x561b281e5cb0_0 .net *"_ivl_6", 0 0, L_0x561b2837e5d0;  1 drivers
v0x561b281e5d70_0 .net *"_ivl_8", 0 0, L_0x561b2837e640;  1 drivers
v0x561b281e5e50_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e5f40_0 .net "data", 0 0, L_0x561b28385b00;  1 drivers
v0x561b281e6000_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281e60f0_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281e61e0_0 .net "out", 0 0, L_0x561b2837d310;  1 drivers
v0x561b281e6330_0 .net "q", 0 0, L_0x561b2837de30;  1 drivers
v0x561b281e63d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2837d310 .functor MUXZ 1, o0x7fcde05d2428, L_0x561b2837de30, L_0x561b283867d0, C4<>;
S_0x561b281e22b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281e2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837dc20 .functor NOT 1, L_0x561b2837e700, C4<0>, C4<0>, C4<0>;
L_0x561b2837e4d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281e5400_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e54c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e5580_0 .net "d", 0 0, L_0x561b2837e700;  1 drivers
v0x561b281e5620_0 .net "master_q", 0 0, L_0x561b2837d5b0;  1 drivers
v0x561b281e56c0_0 .net "master_q_bar", 0 0, L_0x561b2837d7b0;  1 drivers
L_0x7fcde05828e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281e57b0_0 .net "preset", 0 0, L_0x7fcde05828e8;  1 drivers
v0x561b281e58e0_0 .net "q", 0 0, L_0x561b2837de30;  alias, 1 drivers
v0x561b281e5980_0 .net "q_bar", 0 0, L_0x561b2837e040;  1 drivers
S_0x561b281e2570 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281e22b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837d8b0 .functor AND 1, L_0x561b2837e700, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837d970 .functor NOT 1, L_0x561b2837d8b0, C4<0>, C4<0>, C4<0>;
L_0x561b2837da80 .functor AND 1, L_0x561b2837dc20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837db10 .functor NOT 1, L_0x561b2837da80, C4<0>, C4<0>, C4<0>;
v0x561b281e3530_0 .net *"_ivl_0", 0 0, L_0x561b2837d8b0;  1 drivers
v0x561b281e3630_0 .net *"_ivl_4", 0 0, L_0x561b2837da80;  1 drivers
v0x561b281e3710_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e37b0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e3850_0 .net "preset", 0 0, L_0x7fcde05828e8;  alias, 1 drivers
v0x561b281e38f0_0 .net "q", 0 0, L_0x561b2837d5b0;  alias, 1 drivers
v0x561b281e39c0_0 .net "q_bar", 0 0, L_0x561b2837d7b0;  alias, 1 drivers
v0x561b281e3a90_0 .net "reset", 0 0, L_0x561b2837dc20;  1 drivers
v0x561b281e3b30_0 .net "set", 0 0, L_0x561b2837e700;  alias, 1 drivers
S_0x561b281e2860 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281e2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837d440 .functor AND 1, L_0x561b2837d970, L_0x7fcde05828e8, C4<1>, C4<1>;
L_0x561b2837d4b0 .functor AND 1, L_0x561b2837d440, L_0x561b2837d7b0, C4<1>, C4<1>;
L_0x561b2837d5b0 .functor NOT 1, L_0x561b2837d4b0, C4<0>, C4<0>, C4<0>;
L_0x561b2837d6b0 .functor AND 1, L_0x561b2837db10, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837d740 .functor AND 1, L_0x561b2837d6b0, L_0x561b2837d5b0, C4<1>, C4<1>;
L_0x561b2837d7b0 .functor NOT 1, L_0x561b2837d740, C4<0>, C4<0>, C4<0>;
v0x561b281e2b40_0 .net *"_ivl_0", 0 0, L_0x561b2837d440;  1 drivers
v0x561b281e2c40_0 .net *"_ivl_2", 0 0, L_0x561b2837d4b0;  1 drivers
v0x561b281e2d20_0 .net *"_ivl_6", 0 0, L_0x561b2837d6b0;  1 drivers
v0x561b281e2e10_0 .net *"_ivl_8", 0 0, L_0x561b2837d740;  1 drivers
v0x561b281e2ef0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e2fe0_0 .net "preset", 0 0, L_0x7fcde05828e8;  alias, 1 drivers
v0x561b281e30a0_0 .net "q", 0 0, L_0x561b2837d5b0;  alias, 1 drivers
v0x561b281e3160_0 .net "q_bar", 0 0, L_0x561b2837d7b0;  alias, 1 drivers
v0x561b281e3220_0 .net "reset", 0 0, L_0x561b2837db10;  1 drivers
v0x561b281e3370_0 .net "set", 0 0, L_0x561b2837d970;  1 drivers
S_0x561b281e3d00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281e22b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837e180 .functor AND 1, L_0x561b2837d5b0, L_0x561b2837e4d0, C4<1>, C4<1>;
L_0x561b2837e1f0 .functor NOT 1, L_0x561b2837e180, C4<0>, C4<0>, C4<0>;
L_0x561b2837e300 .functor AND 1, L_0x561b2837d7b0, L_0x561b2837e4d0, C4<1>, C4<1>;
L_0x561b2837e3c0 .functor NOT 1, L_0x561b2837e300, C4<0>, C4<0>, C4<0>;
v0x561b281e4c40_0 .net *"_ivl_0", 0 0, L_0x561b2837e180;  1 drivers
v0x561b281e4d40_0 .net *"_ivl_4", 0 0, L_0x561b2837e300;  1 drivers
v0x561b281e4e20_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e4ec0_0 .net "enable", 0 0, L_0x561b2837e4d0;  1 drivers
v0x561b281e4f60_0 .net "preset", 0 0, L_0x7fcde05828e8;  alias, 1 drivers
v0x561b281e5000_0 .net "q", 0 0, L_0x561b2837de30;  alias, 1 drivers
v0x561b281e50a0_0 .net "q_bar", 0 0, L_0x561b2837e040;  alias, 1 drivers
v0x561b281e5140_0 .net "reset", 0 0, L_0x561b2837d7b0;  alias, 1 drivers
v0x561b281e5230_0 .net "set", 0 0, L_0x561b2837d5b0;  alias, 1 drivers
S_0x561b281e3f60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281e3d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837dce0 .functor AND 1, L_0x561b2837e1f0, L_0x7fcde05828e8, C4<1>, C4<1>;
L_0x561b2837dd70 .functor AND 1, L_0x561b2837dce0, L_0x561b2837e040, C4<1>, C4<1>;
L_0x561b2837de30 .functor NOT 1, L_0x561b2837dd70, C4<0>, C4<0>, C4<0>;
L_0x561b2837def0 .functor AND 1, L_0x561b2837e3c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837df80 .functor AND 1, L_0x561b2837def0, L_0x561b2837de30, C4<1>, C4<1>;
L_0x561b2837e040 .functor NOT 1, L_0x561b2837df80, C4<0>, C4<0>, C4<0>;
v0x561b281e4220_0 .net *"_ivl_0", 0 0, L_0x561b2837dce0;  1 drivers
v0x561b281e4320_0 .net *"_ivl_2", 0 0, L_0x561b2837dd70;  1 drivers
v0x561b281e4400_0 .net *"_ivl_6", 0 0, L_0x561b2837def0;  1 drivers
v0x561b281e44f0_0 .net *"_ivl_8", 0 0, L_0x561b2837df80;  1 drivers
v0x561b281e45d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e46c0_0 .net "preset", 0 0, L_0x7fcde05828e8;  alias, 1 drivers
v0x561b281e47b0_0 .net "q", 0 0, L_0x561b2837de30;  alias, 1 drivers
v0x561b281e4870_0 .net "q_bar", 0 0, L_0x561b2837e040;  alias, 1 drivers
v0x561b281e4930_0 .net "reset", 0 0, L_0x561b2837e3c0;  1 drivers
v0x561b281e4a80_0 .net "set", 0 0, L_0x561b2837e1f0;  1 drivers
S_0x561b281e6530 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2837fb10 .functor AND 1, L_0x561b28386590, L_0x561b28385bf0, C4<1>, C4<1>;
L_0x561b2837fba0 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b281fba50 .functor AND 1, L_0x561b2837fba0, L_0x561b2837f3d0, C4<1>, C4<1>;
L_0x561b2837fe20 .functor OR 1, L_0x561b2837fb10, L_0x561b281fba50, C4<0>, C4<0>;
o0x7fcde05d30e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281e9f00_0 name=_ivl_0
v0x561b281ea000_0 .net *"_ivl_4", 0 0, L_0x561b2837fb10;  1 drivers
v0x561b281ea0e0_0 .net *"_ivl_6", 0 0, L_0x561b2837fba0;  1 drivers
v0x561b281ea1a0_0 .net *"_ivl_8", 0 0, L_0x561b281fba50;  1 drivers
v0x561b281ea280_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281ea370_0 .net "data", 0 0, L_0x561b28385bf0;  1 drivers
v0x561b281ea430_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281ea4d0_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281ea570_0 .net "out", 0 0, L_0x561b2837e850;  1 drivers
v0x561b281ea6c0_0 .net "q", 0 0, L_0x561b2837f3d0;  1 drivers
v0x561b281ea760_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2837e850 .functor MUXZ 1, o0x7fcde05d30e8, L_0x561b2837f3d0, L_0x561b283867d0, C4<>;
S_0x561b281e6780 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281e6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837f1c0 .functor NOT 1, L_0x561b2837fe20, C4<0>, C4<0>, C4<0>;
L_0x561b2837faa0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281e9830_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e98f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e99b0_0 .net "d", 0 0, L_0x561b2837fe20;  1 drivers
v0x561b281e9a50_0 .net "master_q", 0 0, L_0x561b2837eaf0;  1 drivers
v0x561b281e9af0_0 .net "master_q_bar", 0 0, L_0x561b2837ed20;  1 drivers
L_0x7fcde0582930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281e9be0_0 .net "preset", 0 0, L_0x7fcde0582930;  1 drivers
v0x561b281e9d10_0 .net "q", 0 0, L_0x561b2837f3d0;  alias, 1 drivers
v0x561b281e9db0_0 .net "q_bar", 0 0, L_0x561b2837f610;  1 drivers
S_0x561b281e6a60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281e6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837ee20 .functor AND 1, L_0x561b2837fe20, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837eee0 .functor NOT 1, L_0x561b2837ee20, C4<0>, C4<0>, C4<0>;
L_0x561b2837eff0 .functor AND 1, L_0x561b2837f1c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2837f080 .functor NOT 1, L_0x561b2837eff0, C4<0>, C4<0>, C4<0>;
v0x561b281e79f0_0 .net *"_ivl_0", 0 0, L_0x561b2837ee20;  1 drivers
v0x561b281e7af0_0 .net *"_ivl_4", 0 0, L_0x561b2837eff0;  1 drivers
v0x561b281e7bd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e7c70_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281e7d10_0 .net "preset", 0 0, L_0x7fcde0582930;  alias, 1 drivers
v0x561b281e7db0_0 .net "q", 0 0, L_0x561b2837eaf0;  alias, 1 drivers
v0x561b281e7e50_0 .net "q_bar", 0 0, L_0x561b2837ed20;  alias, 1 drivers
v0x561b281e7ef0_0 .net "reset", 0 0, L_0x561b2837f1c0;  1 drivers
v0x561b281e7f90_0 .net "set", 0 0, L_0x561b2837fe20;  alias, 1 drivers
S_0x561b281e6d50 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281e6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837e980 .functor AND 1, L_0x561b2837eee0, L_0x7fcde0582930, C4<1>, C4<1>;
L_0x561b2837e9f0 .functor AND 1, L_0x561b2837e980, L_0x561b2837ed20, C4<1>, C4<1>;
L_0x561b2837eaf0 .functor NOT 1, L_0x561b2837e9f0, C4<0>, C4<0>, C4<0>;
L_0x561b2837ebf0 .functor AND 1, L_0x561b2837f080, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837ecb0 .functor AND 1, L_0x561b2837ebf0, L_0x561b2837eaf0, C4<1>, C4<1>;
L_0x561b2837ed20 .functor NOT 1, L_0x561b2837ecb0, C4<0>, C4<0>, C4<0>;
v0x561b281e7030_0 .net *"_ivl_0", 0 0, L_0x561b2837e980;  1 drivers
v0x561b281e7130_0 .net *"_ivl_2", 0 0, L_0x561b2837e9f0;  1 drivers
v0x561b281e7210_0 .net *"_ivl_6", 0 0, L_0x561b2837ebf0;  1 drivers
v0x561b281e72d0_0 .net *"_ivl_8", 0 0, L_0x561b2837ecb0;  1 drivers
v0x561b281e73b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e74a0_0 .net "preset", 0 0, L_0x7fcde0582930;  alias, 1 drivers
v0x561b281e7560_0 .net "q", 0 0, L_0x561b2837eaf0;  alias, 1 drivers
v0x561b281e7620_0 .net "q_bar", 0 0, L_0x561b2837ed20;  alias, 1 drivers
v0x561b281e76e0_0 .net "reset", 0 0, L_0x561b2837f080;  1 drivers
v0x561b281e7830_0 .net "set", 0 0, L_0x561b2837eee0;  1 drivers
S_0x561b281e8160 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281e6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2837f750 .functor AND 1, L_0x561b2837eaf0, L_0x561b2837faa0, C4<1>, C4<1>;
L_0x561b2837f7c0 .functor NOT 1, L_0x561b2837f750, C4<0>, C4<0>, C4<0>;
L_0x561b2837f8d0 .functor AND 1, L_0x561b2837ed20, L_0x561b2837faa0, C4<1>, C4<1>;
L_0x561b2837f990 .functor NOT 1, L_0x561b2837f8d0, C4<0>, C4<0>, C4<0>;
v0x561b281e9070_0 .net *"_ivl_0", 0 0, L_0x561b2837f750;  1 drivers
v0x561b281e9170_0 .net *"_ivl_4", 0 0, L_0x561b2837f8d0;  1 drivers
v0x561b281e9250_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e92f0_0 .net "enable", 0 0, L_0x561b2837faa0;  1 drivers
v0x561b281e9390_0 .net "preset", 0 0, L_0x7fcde0582930;  alias, 1 drivers
v0x561b281e9430_0 .net "q", 0 0, L_0x561b2837f3d0;  alias, 1 drivers
v0x561b281e94d0_0 .net "q_bar", 0 0, L_0x561b2837f610;  alias, 1 drivers
v0x561b281e9570_0 .net "reset", 0 0, L_0x561b2837ed20;  alias, 1 drivers
v0x561b281e9660_0 .net "set", 0 0, L_0x561b2837eaf0;  alias, 1 drivers
S_0x561b281e83c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281e8160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2837f280 .functor AND 1, L_0x561b2837f7c0, L_0x7fcde0582930, C4<1>, C4<1>;
L_0x561b2837f310 .functor AND 1, L_0x561b2837f280, L_0x561b2837f610, C4<1>, C4<1>;
L_0x561b2837f3d0 .functor NOT 1, L_0x561b2837f310, C4<0>, C4<0>, C4<0>;
L_0x561b2837f490 .functor AND 1, L_0x561b2837f990, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2837f550 .functor AND 1, L_0x561b2837f490, L_0x561b2837f3d0, C4<1>, C4<1>;
L_0x561b2837f610 .functor NOT 1, L_0x561b2837f550, C4<0>, C4<0>, C4<0>;
v0x561b281e8680_0 .net *"_ivl_0", 0 0, L_0x561b2837f280;  1 drivers
v0x561b281e8780_0 .net *"_ivl_2", 0 0, L_0x561b2837f310;  1 drivers
v0x561b281e8860_0 .net *"_ivl_6", 0 0, L_0x561b2837f490;  1 drivers
v0x561b281e8920_0 .net *"_ivl_8", 0 0, L_0x561b2837f550;  1 drivers
v0x561b281e8a00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281e8af0_0 .net "preset", 0 0, L_0x7fcde0582930;  alias, 1 drivers
v0x561b281e8be0_0 .net "q", 0 0, L_0x561b2837f3d0;  alias, 1 drivers
v0x561b281e8ca0_0 .net "q_bar", 0 0, L_0x561b2837f610;  alias, 1 drivers
v0x561b281e8d60_0 .net "reset", 0 0, L_0x561b2837f990;  1 drivers
v0x561b281e8eb0_0 .net "set", 0 0, L_0x561b2837f7c0;  1 drivers
S_0x561b281ea8c0 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28381240 .functor AND 1, L_0x561b28386590, L_0x561b28385ce0, C4<1>, C4<1>;
L_0x561b283812d0 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b28381340 .functor AND 1, L_0x561b283812d0, L_0x561b28380ad0, C4<1>, C4<1>;
L_0x561b28381400 .functor OR 1, L_0x561b28381240, L_0x561b28381340, C4<0>, C4<0>;
o0x7fcde05d3da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281ee2e0_0 name=_ivl_0
v0x561b281ee3e0_0 .net *"_ivl_4", 0 0, L_0x561b28381240;  1 drivers
v0x561b281ee4c0_0 .net *"_ivl_6", 0 0, L_0x561b283812d0;  1 drivers
v0x561b281ee580_0 .net *"_ivl_8", 0 0, L_0x561b28381340;  1 drivers
v0x561b281ee660_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281ee750_0 .net "data", 0 0, L_0x561b28385ce0;  1 drivers
v0x561b281ee810_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281ee940_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281eea70_0 .net "out", 0 0, L_0x561b2837ff50;  1 drivers
v0x561b281eebc0_0 .net "q", 0 0, L_0x561b28380ad0;  1 drivers
v0x561b281eec60_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2837ff50 .functor MUXZ 1, o0x7fcde05d3da8, L_0x561b28380ad0, L_0x561b283867d0, C4<>;
S_0x561b281eab60 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281ea8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283808c0 .functor NOT 1, L_0x561b28381400, C4<0>, C4<0>, C4<0>;
L_0x561b283811d0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281edc10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281edcd0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281edd90_0 .net "d", 0 0, L_0x561b28381400;  1 drivers
v0x561b281ede30_0 .net "master_q", 0 0, L_0x561b283801f0;  1 drivers
v0x561b281eded0_0 .net "master_q_bar", 0 0, L_0x561b28380420;  1 drivers
L_0x7fcde0582978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281edfc0_0 .net "preset", 0 0, L_0x7fcde0582978;  1 drivers
v0x561b281ee0f0_0 .net "q", 0 0, L_0x561b28380ad0;  alias, 1 drivers
v0x561b281ee190_0 .net "q_bar", 0 0, L_0x561b28380d10;  1 drivers
S_0x561b281eae40 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281eab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28380520 .functor AND 1, L_0x561b28381400, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283805e0 .functor NOT 1, L_0x561b28380520, C4<0>, C4<0>, C4<0>;
L_0x561b283806f0 .functor AND 1, L_0x561b283808c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28380780 .functor NOT 1, L_0x561b283806f0, C4<0>, C4<0>, C4<0>;
v0x561b281ebdd0_0 .net *"_ivl_0", 0 0, L_0x561b28380520;  1 drivers
v0x561b281ebed0_0 .net *"_ivl_4", 0 0, L_0x561b283806f0;  1 drivers
v0x561b281ebfb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ec050_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281ec0f0_0 .net "preset", 0 0, L_0x7fcde0582978;  alias, 1 drivers
v0x561b281ec190_0 .net "q", 0 0, L_0x561b283801f0;  alias, 1 drivers
v0x561b281ec230_0 .net "q_bar", 0 0, L_0x561b28380420;  alias, 1 drivers
v0x561b281ec2d0_0 .net "reset", 0 0, L_0x561b283808c0;  1 drivers
v0x561b281ec370_0 .net "set", 0 0, L_0x561b28381400;  alias, 1 drivers
S_0x561b281eb130 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281eae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28380080 .functor AND 1, L_0x561b283805e0, L_0x7fcde0582978, C4<1>, C4<1>;
L_0x561b283800f0 .functor AND 1, L_0x561b28380080, L_0x561b28380420, C4<1>, C4<1>;
L_0x561b283801f0 .functor NOT 1, L_0x561b283800f0, C4<0>, C4<0>, C4<0>;
L_0x561b283802f0 .functor AND 1, L_0x561b28380780, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283803b0 .functor AND 1, L_0x561b283802f0, L_0x561b283801f0, C4<1>, C4<1>;
L_0x561b28380420 .functor NOT 1, L_0x561b283803b0, C4<0>, C4<0>, C4<0>;
v0x561b281eb410_0 .net *"_ivl_0", 0 0, L_0x561b28380080;  1 drivers
v0x561b281eb510_0 .net *"_ivl_2", 0 0, L_0x561b283800f0;  1 drivers
v0x561b281eb5f0_0 .net *"_ivl_6", 0 0, L_0x561b283802f0;  1 drivers
v0x561b281eb6b0_0 .net *"_ivl_8", 0 0, L_0x561b283803b0;  1 drivers
v0x561b281eb790_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281eb880_0 .net "preset", 0 0, L_0x7fcde0582978;  alias, 1 drivers
v0x561b281eb940_0 .net "q", 0 0, L_0x561b283801f0;  alias, 1 drivers
v0x561b281eba00_0 .net "q_bar", 0 0, L_0x561b28380420;  alias, 1 drivers
v0x561b281ebac0_0 .net "reset", 0 0, L_0x561b28380780;  1 drivers
v0x561b281ebc10_0 .net "set", 0 0, L_0x561b283805e0;  1 drivers
S_0x561b281ec540 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281eab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28380e50 .functor AND 1, L_0x561b283801f0, L_0x561b283811d0, C4<1>, C4<1>;
L_0x561b28380ec0 .functor NOT 1, L_0x561b28380e50, C4<0>, C4<0>, C4<0>;
L_0x561b28380fd0 .functor AND 1, L_0x561b28380420, L_0x561b283811d0, C4<1>, C4<1>;
L_0x561b28381090 .functor NOT 1, L_0x561b28380fd0, C4<0>, C4<0>, C4<0>;
v0x561b281ed450_0 .net *"_ivl_0", 0 0, L_0x561b28380e50;  1 drivers
v0x561b281ed550_0 .net *"_ivl_4", 0 0, L_0x561b28380fd0;  1 drivers
v0x561b281ed630_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ed6d0_0 .net "enable", 0 0, L_0x561b283811d0;  1 drivers
v0x561b281ed770_0 .net "preset", 0 0, L_0x7fcde0582978;  alias, 1 drivers
v0x561b281ed810_0 .net "q", 0 0, L_0x561b28380ad0;  alias, 1 drivers
v0x561b281ed8b0_0 .net "q_bar", 0 0, L_0x561b28380d10;  alias, 1 drivers
v0x561b281ed950_0 .net "reset", 0 0, L_0x561b28380420;  alias, 1 drivers
v0x561b281eda40_0 .net "set", 0 0, L_0x561b283801f0;  alias, 1 drivers
S_0x561b281ec7a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281ec540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28380980 .functor AND 1, L_0x561b28380ec0, L_0x7fcde0582978, C4<1>, C4<1>;
L_0x561b28380a10 .functor AND 1, L_0x561b28380980, L_0x561b28380d10, C4<1>, C4<1>;
L_0x561b28380ad0 .functor NOT 1, L_0x561b28380a10, C4<0>, C4<0>, C4<0>;
L_0x561b28380b90 .functor AND 1, L_0x561b28381090, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28380c50 .functor AND 1, L_0x561b28380b90, L_0x561b28380ad0, C4<1>, C4<1>;
L_0x561b28380d10 .functor NOT 1, L_0x561b28380c50, C4<0>, C4<0>, C4<0>;
v0x561b281eca60_0 .net *"_ivl_0", 0 0, L_0x561b28380980;  1 drivers
v0x561b281ecb60_0 .net *"_ivl_2", 0 0, L_0x561b28380a10;  1 drivers
v0x561b281ecc40_0 .net *"_ivl_6", 0 0, L_0x561b28380b90;  1 drivers
v0x561b281ecd00_0 .net *"_ivl_8", 0 0, L_0x561b28380c50;  1 drivers
v0x561b281ecde0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281eced0_0 .net "preset", 0 0, L_0x7fcde0582978;  alias, 1 drivers
v0x561b281ecfc0_0 .net "q", 0 0, L_0x561b28380ad0;  alias, 1 drivers
v0x561b281ed080_0 .net "q_bar", 0 0, L_0x561b28380d10;  alias, 1 drivers
v0x561b281ed140_0 .net "reset", 0 0, L_0x561b28381090;  1 drivers
v0x561b281ed290_0 .net "set", 0 0, L_0x561b28380ec0;  1 drivers
S_0x561b281eedc0 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28382870 .functor AND 1, L_0x561b28386590, L_0x561b28385dd0, C4<1>, C4<1>;
L_0x561b28382900 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b28382970 .functor AND 1, L_0x561b28382900, L_0x561b28382100, C4<1>, C4<1>;
L_0x561b28382a30 .functor OR 1, L_0x561b28382870, L_0x561b28382970, C4<0>, C4<0>;
o0x7fcde05d4a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281f26f0_0 name=_ivl_0
v0x561b281f27f0_0 .net *"_ivl_4", 0 0, L_0x561b28382870;  1 drivers
v0x561b281f28d0_0 .net *"_ivl_6", 0 0, L_0x561b28382900;  1 drivers
v0x561b281f2990_0 .net *"_ivl_8", 0 0, L_0x561b28382970;  1 drivers
v0x561b281f2a70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f2b60_0 .net "data", 0 0, L_0x561b28385dd0;  1 drivers
v0x561b281f2c20_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281f2cc0_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281f2d60_0 .net "out", 0 0, L_0x561b28381580;  1 drivers
v0x561b281f2eb0_0 .net "q", 0 0, L_0x561b28382100;  1 drivers
v0x561b281f2f50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28381580 .functor MUXZ 1, o0x7fcde05d4a68, L_0x561b28382100, L_0x561b283867d0, C4<>;
S_0x561b281ef010 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281eedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28381ef0 .functor NOT 1, L_0x561b28382a30, C4<0>, C4<0>, C4<0>;
L_0x561b28382800 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281f2020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f20e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f21a0_0 .net "d", 0 0, L_0x561b28382a30;  1 drivers
v0x561b281f2240_0 .net "master_q", 0 0, L_0x561b28381820;  1 drivers
v0x561b281f22e0_0 .net "master_q_bar", 0 0, L_0x561b28381a50;  1 drivers
L_0x7fcde05829c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281f23d0_0 .net "preset", 0 0, L_0x7fcde05829c0;  1 drivers
v0x561b281f2500_0 .net "q", 0 0, L_0x561b28382100;  alias, 1 drivers
v0x561b281f25a0_0 .net "q_bar", 0 0, L_0x561b28382340;  1 drivers
S_0x561b281ef2a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281ef010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28381b50 .functor AND 1, L_0x561b28382a30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28381c10 .functor NOT 1, L_0x561b28381b50, C4<0>, C4<0>, C4<0>;
L_0x561b28381d20 .functor AND 1, L_0x561b28381ef0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28381db0 .functor NOT 1, L_0x561b28381d20, C4<0>, C4<0>, C4<0>;
v0x561b281f01e0_0 .net *"_ivl_0", 0 0, L_0x561b28381b50;  1 drivers
v0x561b281f02e0_0 .net *"_ivl_4", 0 0, L_0x561b28381d20;  1 drivers
v0x561b281f03c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f0460_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f0500_0 .net "preset", 0 0, L_0x7fcde05829c0;  alias, 1 drivers
v0x561b281f05a0_0 .net "q", 0 0, L_0x561b28381820;  alias, 1 drivers
v0x561b281f0640_0 .net "q_bar", 0 0, L_0x561b28381a50;  alias, 1 drivers
v0x561b281f06e0_0 .net "reset", 0 0, L_0x561b28381ef0;  1 drivers
v0x561b281f0780_0 .net "set", 0 0, L_0x561b28382a30;  alias, 1 drivers
S_0x561b281ef540 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281ef2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283816b0 .functor AND 1, L_0x561b28381c10, L_0x7fcde05829c0, C4<1>, C4<1>;
L_0x561b28381720 .functor AND 1, L_0x561b283816b0, L_0x561b28381a50, C4<1>, C4<1>;
L_0x561b28381820 .functor NOT 1, L_0x561b28381720, C4<0>, C4<0>, C4<0>;
L_0x561b28381920 .functor AND 1, L_0x561b28381db0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283819e0 .functor AND 1, L_0x561b28381920, L_0x561b28381820, C4<1>, C4<1>;
L_0x561b28381a50 .functor NOT 1, L_0x561b283819e0, C4<0>, C4<0>, C4<0>;
v0x561b281ef820_0 .net *"_ivl_0", 0 0, L_0x561b283816b0;  1 drivers
v0x561b281ef920_0 .net *"_ivl_2", 0 0, L_0x561b28381720;  1 drivers
v0x561b281efa00_0 .net *"_ivl_6", 0 0, L_0x561b28381920;  1 drivers
v0x561b281efac0_0 .net *"_ivl_8", 0 0, L_0x561b283819e0;  1 drivers
v0x561b281efba0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281efc90_0 .net "preset", 0 0, L_0x7fcde05829c0;  alias, 1 drivers
v0x561b281efd50_0 .net "q", 0 0, L_0x561b28381820;  alias, 1 drivers
v0x561b281efe10_0 .net "q_bar", 0 0, L_0x561b28381a50;  alias, 1 drivers
v0x561b281efed0_0 .net "reset", 0 0, L_0x561b28381db0;  1 drivers
v0x561b281f0020_0 .net "set", 0 0, L_0x561b28381c10;  1 drivers
S_0x561b281f0950 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281ef010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28382480 .functor AND 1, L_0x561b28381820, L_0x561b28382800, C4<1>, C4<1>;
L_0x561b283824f0 .functor NOT 1, L_0x561b28382480, C4<0>, C4<0>, C4<0>;
L_0x561b28382600 .functor AND 1, L_0x561b28381a50, L_0x561b28382800, C4<1>, C4<1>;
L_0x561b283826c0 .functor NOT 1, L_0x561b28382600, C4<0>, C4<0>, C4<0>;
v0x561b281f1860_0 .net *"_ivl_0", 0 0, L_0x561b28382480;  1 drivers
v0x561b281f1960_0 .net *"_ivl_4", 0 0, L_0x561b28382600;  1 drivers
v0x561b281f1a40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f1ae0_0 .net "enable", 0 0, L_0x561b28382800;  1 drivers
v0x561b281f1b80_0 .net "preset", 0 0, L_0x7fcde05829c0;  alias, 1 drivers
v0x561b281f1c20_0 .net "q", 0 0, L_0x561b28382100;  alias, 1 drivers
v0x561b281f1cc0_0 .net "q_bar", 0 0, L_0x561b28382340;  alias, 1 drivers
v0x561b281f1d60_0 .net "reset", 0 0, L_0x561b28381a50;  alias, 1 drivers
v0x561b281f1e50_0 .net "set", 0 0, L_0x561b28381820;  alias, 1 drivers
S_0x561b281f0bb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281f0950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28381fb0 .functor AND 1, L_0x561b283824f0, L_0x7fcde05829c0, C4<1>, C4<1>;
L_0x561b28382040 .functor AND 1, L_0x561b28381fb0, L_0x561b28382340, C4<1>, C4<1>;
L_0x561b28382100 .functor NOT 1, L_0x561b28382040, C4<0>, C4<0>, C4<0>;
L_0x561b283821c0 .functor AND 1, L_0x561b283826c0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28382280 .functor AND 1, L_0x561b283821c0, L_0x561b28382100, C4<1>, C4<1>;
L_0x561b28382340 .functor NOT 1, L_0x561b28382280, C4<0>, C4<0>, C4<0>;
v0x561b281f0e70_0 .net *"_ivl_0", 0 0, L_0x561b28381fb0;  1 drivers
v0x561b281f0f70_0 .net *"_ivl_2", 0 0, L_0x561b28382040;  1 drivers
v0x561b281f1050_0 .net *"_ivl_6", 0 0, L_0x561b283821c0;  1 drivers
v0x561b281f1110_0 .net *"_ivl_8", 0 0, L_0x561b28382280;  1 drivers
v0x561b281f11f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f12e0_0 .net "preset", 0 0, L_0x7fcde05829c0;  alias, 1 drivers
v0x561b281f13d0_0 .net "q", 0 0, L_0x561b28382100;  alias, 1 drivers
v0x561b281f1490_0 .net "q_bar", 0 0, L_0x561b28382340;  alias, 1 drivers
v0x561b281f1550_0 .net "reset", 0 0, L_0x561b283826c0;  1 drivers
v0x561b281f16a0_0 .net "set", 0 0, L_0x561b283824f0;  1 drivers
S_0x561b281f30b0 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28383ea0 .functor AND 1, L_0x561b28386590, L_0x561b28385f00, C4<1>, C4<1>;
L_0x561b28383f30 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b28383fa0 .functor AND 1, L_0x561b28383f30, L_0x561b28383730, C4<1>, C4<1>;
L_0x561b28384060 .functor OR 1, L_0x561b28383ea0, L_0x561b28383fa0, C4<0>, C4<0>;
o0x7fcde05d5728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281f6ab0_0 name=_ivl_0
v0x561b281f6bb0_0 .net *"_ivl_4", 0 0, L_0x561b28383ea0;  1 drivers
v0x561b281f6c90_0 .net *"_ivl_6", 0 0, L_0x561b28383f30;  1 drivers
v0x561b281f6d50_0 .net *"_ivl_8", 0 0, L_0x561b28383fa0;  1 drivers
v0x561b281f6e30_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f6f20_0 .net "data", 0 0, L_0x561b28385f00;  1 drivers
v0x561b281f6fe0_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281f7080_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281f7120_0 .net "out", 0 0, L_0x561b28382bb0;  1 drivers
v0x561b281f7270_0 .net "q", 0 0, L_0x561b28383730;  1 drivers
v0x561b281f7310_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28382bb0 .functor MUXZ 1, o0x7fcde05d5728, L_0x561b28383730, L_0x561b283867d0, C4<>;
S_0x561b281f3300 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281f30b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28383520 .functor NOT 1, L_0x561b28384060, C4<0>, C4<0>, C4<0>;
L_0x561b28383e30 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281f63e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f64a0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f6560_0 .net "d", 0 0, L_0x561b28384060;  1 drivers
v0x561b281f6600_0 .net "master_q", 0 0, L_0x561b28382e50;  1 drivers
v0x561b281f66a0_0 .net "master_q_bar", 0 0, L_0x561b28383080;  1 drivers
L_0x7fcde0582a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281f6790_0 .net "preset", 0 0, L_0x7fcde0582a08;  1 drivers
v0x561b281f68c0_0 .net "q", 0 0, L_0x561b28383730;  alias, 1 drivers
v0x561b281f6960_0 .net "q_bar", 0 0, L_0x561b28383970;  1 drivers
S_0x561b281f35e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281f3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28383180 .functor AND 1, L_0x561b28384060, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28383240 .functor NOT 1, L_0x561b28383180, C4<0>, C4<0>, C4<0>;
L_0x561b28383350 .functor AND 1, L_0x561b28383520, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283833e0 .functor NOT 1, L_0x561b28383350, C4<0>, C4<0>, C4<0>;
v0x561b281f4570_0 .net *"_ivl_0", 0 0, L_0x561b28383180;  1 drivers
v0x561b281f4670_0 .net *"_ivl_4", 0 0, L_0x561b28383350;  1 drivers
v0x561b281f4750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f47f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f4890_0 .net "preset", 0 0, L_0x7fcde0582a08;  alias, 1 drivers
v0x561b281f4930_0 .net "q", 0 0, L_0x561b28382e50;  alias, 1 drivers
v0x561b281f49d0_0 .net "q_bar", 0 0, L_0x561b28383080;  alias, 1 drivers
v0x561b281f4a70_0 .net "reset", 0 0, L_0x561b28383520;  1 drivers
v0x561b281f4b10_0 .net "set", 0 0, L_0x561b28384060;  alias, 1 drivers
S_0x561b281f38d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281f35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28382ce0 .functor AND 1, L_0x561b28383240, L_0x7fcde0582a08, C4<1>, C4<1>;
L_0x561b28382d50 .functor AND 1, L_0x561b28382ce0, L_0x561b28383080, C4<1>, C4<1>;
L_0x561b28382e50 .functor NOT 1, L_0x561b28382d50, C4<0>, C4<0>, C4<0>;
L_0x561b28382f50 .functor AND 1, L_0x561b283833e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28383010 .functor AND 1, L_0x561b28382f50, L_0x561b28382e50, C4<1>, C4<1>;
L_0x561b28383080 .functor NOT 1, L_0x561b28383010, C4<0>, C4<0>, C4<0>;
v0x561b281f3bb0_0 .net *"_ivl_0", 0 0, L_0x561b28382ce0;  1 drivers
v0x561b281f3cb0_0 .net *"_ivl_2", 0 0, L_0x561b28382d50;  1 drivers
v0x561b281f3d90_0 .net *"_ivl_6", 0 0, L_0x561b28382f50;  1 drivers
v0x561b281f3e50_0 .net *"_ivl_8", 0 0, L_0x561b28383010;  1 drivers
v0x561b281f3f30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f4020_0 .net "preset", 0 0, L_0x7fcde0582a08;  alias, 1 drivers
v0x561b281f40e0_0 .net "q", 0 0, L_0x561b28382e50;  alias, 1 drivers
v0x561b281f41a0_0 .net "q_bar", 0 0, L_0x561b28383080;  alias, 1 drivers
v0x561b281f4260_0 .net "reset", 0 0, L_0x561b283833e0;  1 drivers
v0x561b281f43b0_0 .net "set", 0 0, L_0x561b28383240;  1 drivers
S_0x561b281f4ce0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281f3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28383ab0 .functor AND 1, L_0x561b28382e50, L_0x561b28383e30, C4<1>, C4<1>;
L_0x561b28383b20 .functor NOT 1, L_0x561b28383ab0, C4<0>, C4<0>, C4<0>;
L_0x561b28383c30 .functor AND 1, L_0x561b28383080, L_0x561b28383e30, C4<1>, C4<1>;
L_0x561b28383cf0 .functor NOT 1, L_0x561b28383c30, C4<0>, C4<0>, C4<0>;
v0x561b281f5c20_0 .net *"_ivl_0", 0 0, L_0x561b28383ab0;  1 drivers
v0x561b281f5d20_0 .net *"_ivl_4", 0 0, L_0x561b28383c30;  1 drivers
v0x561b281f5e00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f5ea0_0 .net "enable", 0 0, L_0x561b28383e30;  1 drivers
v0x561b281f5f40_0 .net "preset", 0 0, L_0x7fcde0582a08;  alias, 1 drivers
v0x561b281f5fe0_0 .net "q", 0 0, L_0x561b28383730;  alias, 1 drivers
v0x561b281f6080_0 .net "q_bar", 0 0, L_0x561b28383970;  alias, 1 drivers
v0x561b281f6120_0 .net "reset", 0 0, L_0x561b28383080;  alias, 1 drivers
v0x561b281f6210_0 .net "set", 0 0, L_0x561b28382e50;  alias, 1 drivers
S_0x561b281f4f40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281f4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283835e0 .functor AND 1, L_0x561b28383b20, L_0x7fcde0582a08, C4<1>, C4<1>;
L_0x561b28383670 .functor AND 1, L_0x561b283835e0, L_0x561b28383970, C4<1>, C4<1>;
L_0x561b28383730 .functor NOT 1, L_0x561b28383670, C4<0>, C4<0>, C4<0>;
L_0x561b283837f0 .functor AND 1, L_0x561b28383cf0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283838b0 .functor AND 1, L_0x561b283837f0, L_0x561b28383730, C4<1>, C4<1>;
L_0x561b28383970 .functor NOT 1, L_0x561b283838b0, C4<0>, C4<0>, C4<0>;
v0x561b281f5200_0 .net *"_ivl_0", 0 0, L_0x561b283835e0;  1 drivers
v0x561b281f5300_0 .net *"_ivl_2", 0 0, L_0x561b28383670;  1 drivers
v0x561b281f53e0_0 .net *"_ivl_6", 0 0, L_0x561b283837f0;  1 drivers
v0x561b281f54d0_0 .net *"_ivl_8", 0 0, L_0x561b283838b0;  1 drivers
v0x561b281f55b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f56a0_0 .net "preset", 0 0, L_0x7fcde0582a08;  alias, 1 drivers
v0x561b281f5790_0 .net "q", 0 0, L_0x561b28383730;  alias, 1 drivers
v0x561b281f5850_0 .net "q_bar", 0 0, L_0x561b28383970;  alias, 1 drivers
v0x561b281f5910_0 .net "reset", 0 0, L_0x561b28383cf0;  1 drivers
v0x561b281f5a60_0 .net "set", 0 0, L_0x561b28383b20;  1 drivers
S_0x561b281f7470 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b281d96d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283855e0 .functor AND 1, L_0x561b28386590, L_0x561b28385ff0, C4<1>, C4<1>;
L_0x561b28385670 .functor NOT 1, L_0x561b28386590, C4<0>, C4<0>, C4<0>;
L_0x561b283856e0 .functor AND 1, L_0x561b28385670, L_0x561b28384e70, C4<1>, C4<1>;
L_0x561b283857a0 .functor OR 1, L_0x561b283855e0, L_0x561b283856e0, C4<0>, C4<0>;
o0x7fcde05d63e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281fae70_0 name=_ivl_0
v0x561b281faf70_0 .net *"_ivl_4", 0 0, L_0x561b283855e0;  1 drivers
v0x561b281fb050_0 .net *"_ivl_6", 0 0, L_0x561b28385670;  1 drivers
v0x561b281fb110_0 .net *"_ivl_8", 0 0, L_0x561b283856e0;  1 drivers
v0x561b281fb1f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281fb2e0_0 .net "data", 0 0, L_0x561b28385ff0;  1 drivers
v0x561b281fb3a0_0 .net "enable_in", 0 0, L_0x561b28386590;  alias, 1 drivers
v0x561b281fb440_0 .net "enable_out", 0 0, L_0x561b283867d0;  alias, 1 drivers
v0x561b281fb4e0_0 .net "out", 0 0, L_0x561b283841e0;  1 drivers
v0x561b281fb630_0 .net "q", 0 0, L_0x561b28384e70;  1 drivers
v0x561b281fb6d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283841e0 .functor MUXZ 1, o0x7fcde05d63e8, L_0x561b28384e70, L_0x561b283867d0, C4<>;
S_0x561b281f76c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281f7470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28384c60 .functor NOT 1, L_0x561b283857a0, C4<0>, C4<0>, C4<0>;
L_0x561b28385570 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281fa7a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fa860_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281fa920_0 .net "d", 0 0, L_0x561b283857a0;  1 drivers
v0x561b281fa9c0_0 .net "master_q", 0 0, L_0x561b28384590;  1 drivers
v0x561b281faa60_0 .net "master_q_bar", 0 0, L_0x561b283847c0;  1 drivers
L_0x7fcde0582a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281fab50_0 .net "preset", 0 0, L_0x7fcde0582a50;  1 drivers
v0x561b281fac80_0 .net "q", 0 0, L_0x561b28384e70;  alias, 1 drivers
v0x561b281fad20_0 .net "q_bar", 0 0, L_0x561b283850b0;  1 drivers
S_0x561b281f79a0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281f76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283848c0 .functor AND 1, L_0x561b283857a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28384980 .functor NOT 1, L_0x561b283848c0, C4<0>, C4<0>, C4<0>;
L_0x561b28384a90 .functor AND 1, L_0x561b28384c60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28384b20 .functor NOT 1, L_0x561b28384a90, C4<0>, C4<0>, C4<0>;
v0x561b281f8930_0 .net *"_ivl_0", 0 0, L_0x561b283848c0;  1 drivers
v0x561b281f8a30_0 .net *"_ivl_4", 0 0, L_0x561b28384a90;  1 drivers
v0x561b281f8b10_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f8bb0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281f8c50_0 .net "preset", 0 0, L_0x7fcde0582a50;  alias, 1 drivers
v0x561b281f8cf0_0 .net "q", 0 0, L_0x561b28384590;  alias, 1 drivers
v0x561b281f8d90_0 .net "q_bar", 0 0, L_0x561b283847c0;  alias, 1 drivers
v0x561b281f8e30_0 .net "reset", 0 0, L_0x561b28384c60;  1 drivers
v0x561b281f8ed0_0 .net "set", 0 0, L_0x561b283857a0;  alias, 1 drivers
S_0x561b281f7c90 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281f79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b281fbc90 .functor AND 1, L_0x561b28384980, L_0x7fcde0582a50, C4<1>, C4<1>;
L_0x561b28384490 .functor AND 1, L_0x561b281fbc90, L_0x561b283847c0, C4<1>, C4<1>;
L_0x561b28384590 .functor NOT 1, L_0x561b28384490, C4<0>, C4<0>, C4<0>;
L_0x561b28384690 .functor AND 1, L_0x561b28384b20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28384750 .functor AND 1, L_0x561b28384690, L_0x561b28384590, C4<1>, C4<1>;
L_0x561b283847c0 .functor NOT 1, L_0x561b28384750, C4<0>, C4<0>, C4<0>;
v0x561b281f7f70_0 .net *"_ivl_0", 0 0, L_0x561b281fbc90;  1 drivers
v0x561b281f8070_0 .net *"_ivl_2", 0 0, L_0x561b28384490;  1 drivers
v0x561b281f8150_0 .net *"_ivl_6", 0 0, L_0x561b28384690;  1 drivers
v0x561b281f8210_0 .net *"_ivl_8", 0 0, L_0x561b28384750;  1 drivers
v0x561b281f82f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f83e0_0 .net "preset", 0 0, L_0x7fcde0582a50;  alias, 1 drivers
v0x561b281f84a0_0 .net "q", 0 0, L_0x561b28384590;  alias, 1 drivers
v0x561b281f8560_0 .net "q_bar", 0 0, L_0x561b283847c0;  alias, 1 drivers
v0x561b281f8620_0 .net "reset", 0 0, L_0x561b28384b20;  1 drivers
v0x561b281f8770_0 .net "set", 0 0, L_0x561b28384980;  1 drivers
S_0x561b281f90a0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281f76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283851f0 .functor AND 1, L_0x561b28384590, L_0x561b28385570, C4<1>, C4<1>;
L_0x561b28385260 .functor NOT 1, L_0x561b283851f0, C4<0>, C4<0>, C4<0>;
L_0x561b28385370 .functor AND 1, L_0x561b283847c0, L_0x561b28385570, C4<1>, C4<1>;
L_0x561b28385430 .functor NOT 1, L_0x561b28385370, C4<0>, C4<0>, C4<0>;
v0x561b281f9fe0_0 .net *"_ivl_0", 0 0, L_0x561b283851f0;  1 drivers
v0x561b281fa0e0_0 .net *"_ivl_4", 0 0, L_0x561b28385370;  1 drivers
v0x561b281fa1c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fa260_0 .net "enable", 0 0, L_0x561b28385570;  1 drivers
v0x561b281fa300_0 .net "preset", 0 0, L_0x7fcde0582a50;  alias, 1 drivers
v0x561b281fa3a0_0 .net "q", 0 0, L_0x561b28384e70;  alias, 1 drivers
v0x561b281fa440_0 .net "q_bar", 0 0, L_0x561b283850b0;  alias, 1 drivers
v0x561b281fa4e0_0 .net "reset", 0 0, L_0x561b283847c0;  alias, 1 drivers
v0x561b281fa5d0_0 .net "set", 0 0, L_0x561b28384590;  alias, 1 drivers
S_0x561b281f9300 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281f90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28384d20 .functor AND 1, L_0x561b28385260, L_0x7fcde0582a50, C4<1>, C4<1>;
L_0x561b28384db0 .functor AND 1, L_0x561b28384d20, L_0x561b283850b0, C4<1>, C4<1>;
L_0x561b28384e70 .functor NOT 1, L_0x561b28384db0, C4<0>, C4<0>, C4<0>;
L_0x561b28384f30 .functor AND 1, L_0x561b28385430, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28384ff0 .functor AND 1, L_0x561b28384f30, L_0x561b28384e70, C4<1>, C4<1>;
L_0x561b283850b0 .functor NOT 1, L_0x561b28384ff0, C4<0>, C4<0>, C4<0>;
v0x561b281f95c0_0 .net *"_ivl_0", 0 0, L_0x561b28384d20;  1 drivers
v0x561b281f96c0_0 .net *"_ivl_2", 0 0, L_0x561b28384db0;  1 drivers
v0x561b281f97a0_0 .net *"_ivl_6", 0 0, L_0x561b28384f30;  1 drivers
v0x561b281f9890_0 .net *"_ivl_8", 0 0, L_0x561b28384ff0;  1 drivers
v0x561b281f9970_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281f9a60_0 .net "preset", 0 0, L_0x7fcde0582a50;  alias, 1 drivers
v0x561b281f9b50_0 .net "q", 0 0, L_0x561b28384e70;  alias, 1 drivers
v0x561b281f9c10_0 .net "q_bar", 0 0, L_0x561b283850b0;  alias, 1 drivers
v0x561b281f9cd0_0 .net "reset", 0 0, L_0x561b28385430;  1 drivers
v0x561b281f9e20_0 .net "set", 0 0, L_0x561b28385260;  1 drivers
S_0x561b281fbf10 .scope module, "mem8" "byte_register" 12 75, 4 16 0, S_0x561b280c7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b2821e0b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2821e170_0 .net "data", 7 0, v0x561b28256fd0_0;  alias, 1 drivers
v0x561b2821e230_0 .net "enable_in", 0 0, L_0x561b283925a0;  1 drivers
v0x561b2821e3e0_0 .net "enable_out", 0 0, L_0x561b283927f0;  1 drivers
v0x561b2821e590_0 .net8 "out", 7 0, RS_0x7fcde0692708;  alias, 23 drivers
v0x561b2821e630_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28391930 .part v0x561b28256fd0_0, 0, 1;
L_0x561b28391a20 .part v0x561b28256fd0_0, 1, 1;
L_0x561b28391b10 .part v0x561b28256fd0_0, 2, 1;
L_0x561b28391c00 .part v0x561b28256fd0_0, 3, 1;
L_0x561b28391cf0 .part v0x561b28256fd0_0, 4, 1;
L_0x561b28391de0 .part v0x561b28256fd0_0, 5, 1;
L_0x561b28391f10 .part v0x561b28256fd0_0, 6, 1;
L_0x561b28392000 .part v0x561b28256fd0_0, 7, 1;
LS_0x561b28392140_0_0 .concat [ 1 1 1 1], L_0x561b28386920, L_0x561b28387de0, L_0x561b28389320, L_0x561b2838a860;
LS_0x561b28392140_0_4 .concat [ 1 1 1 1], L_0x561b2838bf60, L_0x561b2838d590, L_0x561b2838ebc0, L_0x561b283901f0;
L_0x561b28392140 .concat [ 4 4 0 0], LS_0x561b28392140_0_0, LS_0x561b28392140_0_4;
S_0x561b281fc190 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28387ad0 .functor AND 1, L_0x561b283925a0, L_0x561b28391930, C4<1>, C4<1>;
L_0x561b28387b60 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b28387bd0 .functor AND 1, L_0x561b28387b60, L_0x561b283873c0, C4<1>, C4<1>;
L_0x561b28387c90 .functor OR 1, L_0x561b28387ad0, L_0x561b28387bd0, C4<0>, C4<0>;
o0x7fcde05d71c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b281ffb60_0 name=_ivl_0
v0x561b281ffc60_0 .net *"_ivl_4", 0 0, L_0x561b28387ad0;  1 drivers
v0x561b281ffd40_0 .net *"_ivl_6", 0 0, L_0x561b28387b60;  1 drivers
v0x561b281ffe00_0 .net *"_ivl_8", 0 0, L_0x561b28387bd0;  1 drivers
v0x561b281ffee0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281fffd0_0 .net "data", 0 0, L_0x561b28391930;  1 drivers
v0x561b28200090_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b28200150_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b28200210_0 .net "out", 0 0, L_0x561b28386920;  1 drivers
v0x561b28200360_0 .net "q", 0 0, L_0x561b283873c0;  1 drivers
v0x561b28200400_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28386920 .functor MUXZ 1, o0x7fcde05d71c8, L_0x561b283873c0, L_0x561b283927f0, C4<>;
S_0x561b281fc440 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b281fc190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283871b0 .functor NOT 1, L_0x561b28387c90, C4<0>, C4<0>, C4<0>;
L_0x561b28387a60 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b281ff490_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281ff550_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281ff610_0 .net "d", 0 0, L_0x561b28387c90;  1 drivers
v0x561b281ff6b0_0 .net "master_q", 0 0, L_0x561b28386bc0;  1 drivers
v0x561b281ff750_0 .net "master_q_bar", 0 0, L_0x561b28386da0;  1 drivers
L_0x7fcde0582b28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b281ff840_0 .net "preset", 0 0, L_0x7fcde0582b28;  1 drivers
v0x561b281ff970_0 .net "q", 0 0, L_0x561b283873c0;  alias, 1 drivers
v0x561b281ffa10_0 .net "q_bar", 0 0, L_0x561b283875d0;  1 drivers
S_0x561b281fc720 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b281fc440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28386e60 .functor AND 1, L_0x561b28387c90, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28386f20 .functor NOT 1, L_0x561b28386e60, C4<0>, C4<0>, C4<0>;
L_0x561b28387030 .functor AND 1, L_0x561b283871b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283870a0 .functor NOT 1, L_0x561b28387030, C4<0>, C4<0>, C4<0>;
v0x561b281fd620_0 .net *"_ivl_0", 0 0, L_0x561b28386e60;  1 drivers
v0x561b281fd720_0 .net *"_ivl_4", 0 0, L_0x561b28387030;  1 drivers
v0x561b281fd800_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fd8a0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b281fd940_0 .net "preset", 0 0, L_0x7fcde0582b28;  alias, 1 drivers
v0x561b281fd9e0_0 .net "q", 0 0, L_0x561b28386bc0;  alias, 1 drivers
v0x561b281fda80_0 .net "q_bar", 0 0, L_0x561b28386da0;  alias, 1 drivers
v0x561b281fdb20_0 .net "reset", 0 0, L_0x561b283871b0;  1 drivers
v0x561b281fdbc0_0 .net "set", 0 0, L_0x561b28387c90;  alias, 1 drivers
S_0x561b281fca10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281fc720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28386a50 .functor AND 1, L_0x561b28386f20, L_0x7fcde0582b28, C4<1>, C4<1>;
L_0x561b28386ac0 .functor AND 1, L_0x561b28386a50, L_0x561b28386da0, C4<1>, C4<1>;
L_0x561b28386bc0 .functor NOT 1, L_0x561b28386ac0, C4<0>, C4<0>, C4<0>;
L_0x561b28386cc0 .functor AND 1, L_0x561b283870a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28386d30 .functor AND 1, L_0x561b28386cc0, L_0x561b28386bc0, C4<1>, C4<1>;
L_0x561b28386da0 .functor NOT 1, L_0x561b28386d30, C4<0>, C4<0>, C4<0>;
v0x561b281fccf0_0 .net *"_ivl_0", 0 0, L_0x561b28386a50;  1 drivers
v0x561b281fcdf0_0 .net *"_ivl_2", 0 0, L_0x561b28386ac0;  1 drivers
v0x561b281fced0_0 .net *"_ivl_6", 0 0, L_0x561b28386cc0;  1 drivers
v0x561b281fcf90_0 .net *"_ivl_8", 0 0, L_0x561b28386d30;  1 drivers
v0x561b281fd070_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fd160_0 .net "preset", 0 0, L_0x7fcde0582b28;  alias, 1 drivers
v0x561b281fd220_0 .net "q", 0 0, L_0x561b28386bc0;  alias, 1 drivers
v0x561b281fd2e0_0 .net "q_bar", 0 0, L_0x561b28386da0;  alias, 1 drivers
v0x561b281fd3a0_0 .net "reset", 0 0, L_0x561b283870a0;  1 drivers
v0x561b281fd460_0 .net "set", 0 0, L_0x561b28386f20;  1 drivers
S_0x561b281fdd90 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b281fc440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28387710 .functor AND 1, L_0x561b28386bc0, L_0x561b28387a60, C4<1>, C4<1>;
L_0x561b28387780 .functor NOT 1, L_0x561b28387710, C4<0>, C4<0>, C4<0>;
L_0x561b28387890 .functor AND 1, L_0x561b28386da0, L_0x561b28387a60, C4<1>, C4<1>;
L_0x561b28387950 .functor NOT 1, L_0x561b28387890, C4<0>, C4<0>, C4<0>;
v0x561b281fecd0_0 .net *"_ivl_0", 0 0, L_0x561b28387710;  1 drivers
v0x561b281fedd0_0 .net *"_ivl_4", 0 0, L_0x561b28387890;  1 drivers
v0x561b281feeb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fef50_0 .net "enable", 0 0, L_0x561b28387a60;  1 drivers
v0x561b281feff0_0 .net "preset", 0 0, L_0x7fcde0582b28;  alias, 1 drivers
v0x561b281ff090_0 .net "q", 0 0, L_0x561b283873c0;  alias, 1 drivers
v0x561b281ff130_0 .net "q_bar", 0 0, L_0x561b283875d0;  alias, 1 drivers
v0x561b281ff1d0_0 .net "reset", 0 0, L_0x561b28386da0;  alias, 1 drivers
v0x561b281ff2c0_0 .net "set", 0 0, L_0x561b28386bc0;  alias, 1 drivers
S_0x561b281fdff0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b281fdd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28387270 .functor AND 1, L_0x561b28387780, L_0x7fcde0582b28, C4<1>, C4<1>;
L_0x561b28387300 .functor AND 1, L_0x561b28387270, L_0x561b283875d0, C4<1>, C4<1>;
L_0x561b283873c0 .functor NOT 1, L_0x561b28387300, C4<0>, C4<0>, C4<0>;
L_0x561b28387480 .functor AND 1, L_0x561b28387950, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28387510 .functor AND 1, L_0x561b28387480, L_0x561b283873c0, C4<1>, C4<1>;
L_0x561b283875d0 .functor NOT 1, L_0x561b28387510, C4<0>, C4<0>, C4<0>;
v0x561b281fe2b0_0 .net *"_ivl_0", 0 0, L_0x561b28387270;  1 drivers
v0x561b281fe3b0_0 .net *"_ivl_2", 0 0, L_0x561b28387300;  1 drivers
v0x561b281fe490_0 .net *"_ivl_6", 0 0, L_0x561b28387480;  1 drivers
v0x561b281fe580_0 .net *"_ivl_8", 0 0, L_0x561b28387510;  1 drivers
v0x561b281fe660_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b281fe750_0 .net "preset", 0 0, L_0x7fcde0582b28;  alias, 1 drivers
v0x561b281fe840_0 .net "q", 0 0, L_0x561b283873c0;  alias, 1 drivers
v0x561b281fe900_0 .net "q_bar", 0 0, L_0x561b283875d0;  alias, 1 drivers
v0x561b281fe9c0_0 .net "reset", 0 0, L_0x561b28387950;  1 drivers
v0x561b281feb10_0 .net "set", 0 0, L_0x561b28387780;  1 drivers
S_0x561b28200560 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28389010 .functor AND 1, L_0x561b283925a0, L_0x561b28391a20, C4<1>, C4<1>;
L_0x561b283890a0 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b28389110 .functor AND 1, L_0x561b283890a0, L_0x561b28388900, C4<1>, C4<1>;
L_0x561b283891d0 .functor OR 1, L_0x561b28389010, L_0x561b28389110, C4<0>, C4<0>;
o0x7fcde05d7ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28203f60_0 name=_ivl_0
v0x561b28204060_0 .net *"_ivl_4", 0 0, L_0x561b28389010;  1 drivers
v0x561b28204140_0 .net *"_ivl_6", 0 0, L_0x561b283890a0;  1 drivers
v0x561b28204200_0 .net *"_ivl_8", 0 0, L_0x561b28389110;  1 drivers
v0x561b282042e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282043d0_0 .net "data", 0 0, L_0x561b28391a20;  1 drivers
v0x561b28204490_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b28204530_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b282045d0_0 .net "out", 0 0, L_0x561b28387de0;  1 drivers
v0x561b28204700_0 .net "q", 0 0, L_0x561b28388900;  1 drivers
v0x561b282047a0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28387de0 .functor MUXZ 1, o0x7fcde05d7ee8, L_0x561b28388900, L_0x561b283927f0, C4<>;
S_0x561b282007d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28200560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283886f0 .functor NOT 1, L_0x561b283891d0, C4<0>, C4<0>, C4<0>;
L_0x561b28388fa0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28203890_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28203950_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28203a10_0 .net "d", 0 0, L_0x561b283891d0;  1 drivers
v0x561b28203ab0_0 .net "master_q", 0 0, L_0x561b28388080;  1 drivers
v0x561b28203b50_0 .net "master_q_bar", 0 0, L_0x561b28388280;  1 drivers
L_0x7fcde0582b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28203c40_0 .net "preset", 0 0, L_0x7fcde0582b70;  1 drivers
v0x561b28203d70_0 .net "q", 0 0, L_0x561b28388900;  alias, 1 drivers
v0x561b28203e10_0 .net "q_bar", 0 0, L_0x561b28388b10;  1 drivers
S_0x561b28200a90 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b282007d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28388380 .functor AND 1, L_0x561b283891d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28388440 .functor NOT 1, L_0x561b28388380, C4<0>, C4<0>, C4<0>;
L_0x561b28388550 .functor AND 1, L_0x561b283886f0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b283885e0 .functor NOT 1, L_0x561b28388550, C4<0>, C4<0>, C4<0>;
v0x561b28201a20_0 .net *"_ivl_0", 0 0, L_0x561b28388380;  1 drivers
v0x561b28201b20_0 .net *"_ivl_4", 0 0, L_0x561b28388550;  1 drivers
v0x561b28201c00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28201ca0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28201d40_0 .net "preset", 0 0, L_0x7fcde0582b70;  alias, 1 drivers
v0x561b28201de0_0 .net "q", 0 0, L_0x561b28388080;  alias, 1 drivers
v0x561b28201e80_0 .net "q_bar", 0 0, L_0x561b28388280;  alias, 1 drivers
v0x561b28201f20_0 .net "reset", 0 0, L_0x561b283886f0;  1 drivers
v0x561b28201fc0_0 .net "set", 0 0, L_0x561b283891d0;  alias, 1 drivers
S_0x561b28200d80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28200a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28387f10 .functor AND 1, L_0x561b28388440, L_0x7fcde0582b70, C4<1>, C4<1>;
L_0x561b28387f80 .functor AND 1, L_0x561b28387f10, L_0x561b28388280, C4<1>, C4<1>;
L_0x561b28388080 .functor NOT 1, L_0x561b28387f80, C4<0>, C4<0>, C4<0>;
L_0x561b28388180 .functor AND 1, L_0x561b283885e0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28388210 .functor AND 1, L_0x561b28388180, L_0x561b28388080, C4<1>, C4<1>;
L_0x561b28388280 .functor NOT 1, L_0x561b28388210, C4<0>, C4<0>, C4<0>;
v0x561b28201060_0 .net *"_ivl_0", 0 0, L_0x561b28387f10;  1 drivers
v0x561b28201160_0 .net *"_ivl_2", 0 0, L_0x561b28387f80;  1 drivers
v0x561b28201240_0 .net *"_ivl_6", 0 0, L_0x561b28388180;  1 drivers
v0x561b28201300_0 .net *"_ivl_8", 0 0, L_0x561b28388210;  1 drivers
v0x561b282013e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282014d0_0 .net "preset", 0 0, L_0x7fcde0582b70;  alias, 1 drivers
v0x561b28201590_0 .net "q", 0 0, L_0x561b28388080;  alias, 1 drivers
v0x561b28201650_0 .net "q_bar", 0 0, L_0x561b28388280;  alias, 1 drivers
v0x561b28201710_0 .net "reset", 0 0, L_0x561b283885e0;  1 drivers
v0x561b28201860_0 .net "set", 0 0, L_0x561b28388440;  1 drivers
S_0x561b28202190 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b282007d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28388c50 .functor AND 1, L_0x561b28388080, L_0x561b28388fa0, C4<1>, C4<1>;
L_0x561b28388cc0 .functor NOT 1, L_0x561b28388c50, C4<0>, C4<0>, C4<0>;
L_0x561b28388dd0 .functor AND 1, L_0x561b28388280, L_0x561b28388fa0, C4<1>, C4<1>;
L_0x561b28388e90 .functor NOT 1, L_0x561b28388dd0, C4<0>, C4<0>, C4<0>;
v0x561b282030d0_0 .net *"_ivl_0", 0 0, L_0x561b28388c50;  1 drivers
v0x561b282031d0_0 .net *"_ivl_4", 0 0, L_0x561b28388dd0;  1 drivers
v0x561b282032b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28203350_0 .net "enable", 0 0, L_0x561b28388fa0;  1 drivers
v0x561b282033f0_0 .net "preset", 0 0, L_0x7fcde0582b70;  alias, 1 drivers
v0x561b28203490_0 .net "q", 0 0, L_0x561b28388900;  alias, 1 drivers
v0x561b28203530_0 .net "q_bar", 0 0, L_0x561b28388b10;  alias, 1 drivers
v0x561b282035d0_0 .net "reset", 0 0, L_0x561b28388280;  alias, 1 drivers
v0x561b282036c0_0 .net "set", 0 0, L_0x561b28388080;  alias, 1 drivers
S_0x561b282023f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28202190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283887b0 .functor AND 1, L_0x561b28388cc0, L_0x7fcde0582b70, C4<1>, C4<1>;
L_0x561b28388840 .functor AND 1, L_0x561b283887b0, L_0x561b28388b10, C4<1>, C4<1>;
L_0x561b28388900 .functor NOT 1, L_0x561b28388840, C4<0>, C4<0>, C4<0>;
L_0x561b283889c0 .functor AND 1, L_0x561b28388e90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28388a50 .functor AND 1, L_0x561b283889c0, L_0x561b28388900, C4<1>, C4<1>;
L_0x561b28388b10 .functor NOT 1, L_0x561b28388a50, C4<0>, C4<0>, C4<0>;
v0x561b282026b0_0 .net *"_ivl_0", 0 0, L_0x561b283887b0;  1 drivers
v0x561b282027b0_0 .net *"_ivl_2", 0 0, L_0x561b28388840;  1 drivers
v0x561b28202890_0 .net *"_ivl_6", 0 0, L_0x561b283889c0;  1 drivers
v0x561b28202980_0 .net *"_ivl_8", 0 0, L_0x561b28388a50;  1 drivers
v0x561b28202a60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28202b50_0 .net "preset", 0 0, L_0x7fcde0582b70;  alias, 1 drivers
v0x561b28202c40_0 .net "q", 0 0, L_0x561b28388900;  alias, 1 drivers
v0x561b28202d00_0 .net "q_bar", 0 0, L_0x561b28388b10;  alias, 1 drivers
v0x561b28202dc0_0 .net "reset", 0 0, L_0x561b28388e90;  1 drivers
v0x561b28202f10_0 .net "set", 0 0, L_0x561b28388cc0;  1 drivers
S_0x561b282048e0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2838a550 .functor AND 1, L_0x561b283925a0, L_0x561b28391b10, C4<1>, C4<1>;
L_0x561b2838a5e0 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b2838a650 .functor AND 1, L_0x561b2838a5e0, L_0x561b28389e40, C4<1>, C4<1>;
L_0x561b2838a710 .functor OR 1, L_0x561b2838a550, L_0x561b2838a650, C4<0>, C4<0>;
o0x7fcde05d8ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28208350_0 name=_ivl_0
v0x561b28208450_0 .net *"_ivl_4", 0 0, L_0x561b2838a550;  1 drivers
v0x561b28208530_0 .net *"_ivl_6", 0 0, L_0x561b2838a5e0;  1 drivers
v0x561b282085f0_0 .net *"_ivl_8", 0 0, L_0x561b2838a650;  1 drivers
v0x561b282086d0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282087c0_0 .net "data", 0 0, L_0x561b28391b10;  1 drivers
v0x561b28208880_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b28208970_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b28208a60_0 .net "out", 0 0, L_0x561b28389320;  1 drivers
v0x561b28208bb0_0 .net "q", 0 0, L_0x561b28389e40;  1 drivers
v0x561b28208c50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28389320 .functor MUXZ 1, o0x7fcde05d8ba8, L_0x561b28389e40, L_0x561b283927f0, C4<>;
S_0x561b28204b30 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b282048e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28389c30 .functor NOT 1, L_0x561b2838a710, C4<0>, C4<0>, C4<0>;
L_0x561b2838a4e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28207c80_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28207d40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28207e00_0 .net "d", 0 0, L_0x561b2838a710;  1 drivers
v0x561b28207ea0_0 .net "master_q", 0 0, L_0x561b283895c0;  1 drivers
v0x561b28207f40_0 .net "master_q_bar", 0 0, L_0x561b283897c0;  1 drivers
L_0x7fcde0582bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28208030_0 .net "preset", 0 0, L_0x7fcde0582bb8;  1 drivers
v0x561b28208160_0 .net "q", 0 0, L_0x561b28389e40;  alias, 1 drivers
v0x561b28208200_0 .net "q_bar", 0 0, L_0x561b2838a050;  1 drivers
S_0x561b28204df0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28204b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283898c0 .functor AND 1, L_0x561b2838a710, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28389980 .functor NOT 1, L_0x561b283898c0, C4<0>, C4<0>, C4<0>;
L_0x561b28389a90 .functor AND 1, L_0x561b28389c30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28389b20 .functor NOT 1, L_0x561b28389a90, C4<0>, C4<0>, C4<0>;
v0x561b28205db0_0 .net *"_ivl_0", 0 0, L_0x561b283898c0;  1 drivers
v0x561b28205eb0_0 .net *"_ivl_4", 0 0, L_0x561b28389a90;  1 drivers
v0x561b28205f90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28206030_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282060d0_0 .net "preset", 0 0, L_0x7fcde0582bb8;  alias, 1 drivers
v0x561b28206170_0 .net "q", 0 0, L_0x561b283895c0;  alias, 1 drivers
v0x561b28206240_0 .net "q_bar", 0 0, L_0x561b283897c0;  alias, 1 drivers
v0x561b28206310_0 .net "reset", 0 0, L_0x561b28389c30;  1 drivers
v0x561b282063b0_0 .net "set", 0 0, L_0x561b2838a710;  alias, 1 drivers
S_0x561b282050e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28204df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28389450 .functor AND 1, L_0x561b28389980, L_0x7fcde0582bb8, C4<1>, C4<1>;
L_0x561b283894c0 .functor AND 1, L_0x561b28389450, L_0x561b283897c0, C4<1>, C4<1>;
L_0x561b283895c0 .functor NOT 1, L_0x561b283894c0, C4<0>, C4<0>, C4<0>;
L_0x561b283896c0 .functor AND 1, L_0x561b28389b20, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28389750 .functor AND 1, L_0x561b283896c0, L_0x561b283895c0, C4<1>, C4<1>;
L_0x561b283897c0 .functor NOT 1, L_0x561b28389750, C4<0>, C4<0>, C4<0>;
v0x561b282053c0_0 .net *"_ivl_0", 0 0, L_0x561b28389450;  1 drivers
v0x561b282054c0_0 .net *"_ivl_2", 0 0, L_0x561b283894c0;  1 drivers
v0x561b282055a0_0 .net *"_ivl_6", 0 0, L_0x561b283896c0;  1 drivers
v0x561b28205690_0 .net *"_ivl_8", 0 0, L_0x561b28389750;  1 drivers
v0x561b28205770_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28205860_0 .net "preset", 0 0, L_0x7fcde0582bb8;  alias, 1 drivers
v0x561b28205920_0 .net "q", 0 0, L_0x561b283895c0;  alias, 1 drivers
v0x561b282059e0_0 .net "q_bar", 0 0, L_0x561b283897c0;  alias, 1 drivers
v0x561b28205aa0_0 .net "reset", 0 0, L_0x561b28389b20;  1 drivers
v0x561b28205bf0_0 .net "set", 0 0, L_0x561b28389980;  1 drivers
S_0x561b28206580 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28204b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838a190 .functor AND 1, L_0x561b283895c0, L_0x561b2838a4e0, C4<1>, C4<1>;
L_0x561b2838a200 .functor NOT 1, L_0x561b2838a190, C4<0>, C4<0>, C4<0>;
L_0x561b2838a310 .functor AND 1, L_0x561b283897c0, L_0x561b2838a4e0, C4<1>, C4<1>;
L_0x561b2838a3d0 .functor NOT 1, L_0x561b2838a310, C4<0>, C4<0>, C4<0>;
v0x561b282074c0_0 .net *"_ivl_0", 0 0, L_0x561b2838a190;  1 drivers
v0x561b282075c0_0 .net *"_ivl_4", 0 0, L_0x561b2838a310;  1 drivers
v0x561b282076a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28207740_0 .net "enable", 0 0, L_0x561b2838a4e0;  1 drivers
v0x561b282077e0_0 .net "preset", 0 0, L_0x7fcde0582bb8;  alias, 1 drivers
v0x561b28207880_0 .net "q", 0 0, L_0x561b28389e40;  alias, 1 drivers
v0x561b28207920_0 .net "q_bar", 0 0, L_0x561b2838a050;  alias, 1 drivers
v0x561b282079c0_0 .net "reset", 0 0, L_0x561b283897c0;  alias, 1 drivers
v0x561b28207ab0_0 .net "set", 0 0, L_0x561b283895c0;  alias, 1 drivers
S_0x561b282067e0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28206580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28389cf0 .functor AND 1, L_0x561b2838a200, L_0x7fcde0582bb8, C4<1>, C4<1>;
L_0x561b28389d80 .functor AND 1, L_0x561b28389cf0, L_0x561b2838a050, C4<1>, C4<1>;
L_0x561b28389e40 .functor NOT 1, L_0x561b28389d80, C4<0>, C4<0>, C4<0>;
L_0x561b28389f00 .functor AND 1, L_0x561b2838a3d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28389f90 .functor AND 1, L_0x561b28389f00, L_0x561b28389e40, C4<1>, C4<1>;
L_0x561b2838a050 .functor NOT 1, L_0x561b28389f90, C4<0>, C4<0>, C4<0>;
v0x561b28206aa0_0 .net *"_ivl_0", 0 0, L_0x561b28389cf0;  1 drivers
v0x561b28206ba0_0 .net *"_ivl_2", 0 0, L_0x561b28389d80;  1 drivers
v0x561b28206c80_0 .net *"_ivl_6", 0 0, L_0x561b28389f00;  1 drivers
v0x561b28206d70_0 .net *"_ivl_8", 0 0, L_0x561b28389f90;  1 drivers
v0x561b28206e50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28206f40_0 .net "preset", 0 0, L_0x7fcde0582bb8;  alias, 1 drivers
v0x561b28207030_0 .net "q", 0 0, L_0x561b28389e40;  alias, 1 drivers
v0x561b282070f0_0 .net "q_bar", 0 0, L_0x561b2838a050;  alias, 1 drivers
v0x561b282071b0_0 .net "reset", 0 0, L_0x561b2838a3d0;  1 drivers
v0x561b28207300_0 .net "set", 0 0, L_0x561b2838a200;  1 drivers
S_0x561b28208db0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2838bb20 .functor AND 1, L_0x561b283925a0, L_0x561b28391c00, C4<1>, C4<1>;
L_0x561b2838bbb0 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b2821e2d0 .functor AND 1, L_0x561b2838bbb0, L_0x561b2838b3e0, C4<1>, C4<1>;
L_0x561b2838be30 .functor OR 1, L_0x561b2838bb20, L_0x561b2821e2d0, C4<0>, C4<0>;
o0x7fcde05d9868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2820c780_0 name=_ivl_0
v0x561b2820c880_0 .net *"_ivl_4", 0 0, L_0x561b2838bb20;  1 drivers
v0x561b2820c960_0 .net *"_ivl_6", 0 0, L_0x561b2838bbb0;  1 drivers
v0x561b2820ca20_0 .net *"_ivl_8", 0 0, L_0x561b2821e2d0;  1 drivers
v0x561b2820cb00_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2820cbf0_0 .net "data", 0 0, L_0x561b28391c00;  1 drivers
v0x561b2820ccb0_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b2820cd50_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b2820cdf0_0 .net "out", 0 0, L_0x561b2838a860;  1 drivers
v0x561b2820cf40_0 .net "q", 0 0, L_0x561b2838b3e0;  1 drivers
v0x561b2820cfe0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2838a860 .functor MUXZ 1, o0x7fcde05d9868, L_0x561b2838b3e0, L_0x561b283927f0, C4<>;
S_0x561b28209000 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28208db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838b1d0 .functor NOT 1, L_0x561b2838be30, C4<0>, C4<0>, C4<0>;
L_0x561b2838bab0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2820c0b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820c170_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2820c230_0 .net "d", 0 0, L_0x561b2838be30;  1 drivers
v0x561b2820c2d0_0 .net "master_q", 0 0, L_0x561b2838ab00;  1 drivers
v0x561b2820c370_0 .net "master_q_bar", 0 0, L_0x561b2838ad30;  1 drivers
L_0x7fcde0582c00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2820c460_0 .net "preset", 0 0, L_0x7fcde0582c00;  1 drivers
v0x561b2820c590_0 .net "q", 0 0, L_0x561b2838b3e0;  alias, 1 drivers
v0x561b2820c630_0 .net "q_bar", 0 0, L_0x561b2838b620;  1 drivers
S_0x561b282092e0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28209000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838ae30 .functor AND 1, L_0x561b2838be30, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838aef0 .functor NOT 1, L_0x561b2838ae30, C4<0>, C4<0>, C4<0>;
L_0x561b2838b000 .functor AND 1, L_0x561b2838b1d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838b090 .functor NOT 1, L_0x561b2838b000, C4<0>, C4<0>, C4<0>;
v0x561b2820a270_0 .net *"_ivl_0", 0 0, L_0x561b2838ae30;  1 drivers
v0x561b2820a370_0 .net *"_ivl_4", 0 0, L_0x561b2838b000;  1 drivers
v0x561b2820a450_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820a4f0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2820a590_0 .net "preset", 0 0, L_0x7fcde0582c00;  alias, 1 drivers
v0x561b2820a630_0 .net "q", 0 0, L_0x561b2838ab00;  alias, 1 drivers
v0x561b2820a6d0_0 .net "q_bar", 0 0, L_0x561b2838ad30;  alias, 1 drivers
v0x561b2820a770_0 .net "reset", 0 0, L_0x561b2838b1d0;  1 drivers
v0x561b2820a810_0 .net "set", 0 0, L_0x561b2838be30;  alias, 1 drivers
S_0x561b282095d0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b282092e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838a990 .functor AND 1, L_0x561b2838aef0, L_0x7fcde0582c00, C4<1>, C4<1>;
L_0x561b2838aa00 .functor AND 1, L_0x561b2838a990, L_0x561b2838ad30, C4<1>, C4<1>;
L_0x561b2838ab00 .functor NOT 1, L_0x561b2838aa00, C4<0>, C4<0>, C4<0>;
L_0x561b2838ac00 .functor AND 1, L_0x561b2838b090, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838acc0 .functor AND 1, L_0x561b2838ac00, L_0x561b2838ab00, C4<1>, C4<1>;
L_0x561b2838ad30 .functor NOT 1, L_0x561b2838acc0, C4<0>, C4<0>, C4<0>;
v0x561b282098b0_0 .net *"_ivl_0", 0 0, L_0x561b2838a990;  1 drivers
v0x561b282099b0_0 .net *"_ivl_2", 0 0, L_0x561b2838aa00;  1 drivers
v0x561b28209a90_0 .net *"_ivl_6", 0 0, L_0x561b2838ac00;  1 drivers
v0x561b28209b50_0 .net *"_ivl_8", 0 0, L_0x561b2838acc0;  1 drivers
v0x561b28209c30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28209d20_0 .net "preset", 0 0, L_0x7fcde0582c00;  alias, 1 drivers
v0x561b28209de0_0 .net "q", 0 0, L_0x561b2838ab00;  alias, 1 drivers
v0x561b28209ea0_0 .net "q_bar", 0 0, L_0x561b2838ad30;  alias, 1 drivers
v0x561b28209f60_0 .net "reset", 0 0, L_0x561b2838b090;  1 drivers
v0x561b2820a0b0_0 .net "set", 0 0, L_0x561b2838aef0;  1 drivers
S_0x561b2820a9e0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28209000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838b760 .functor AND 1, L_0x561b2838ab00, L_0x561b2838bab0, C4<1>, C4<1>;
L_0x561b2838b7d0 .functor NOT 1, L_0x561b2838b760, C4<0>, C4<0>, C4<0>;
L_0x561b2838b8e0 .functor AND 1, L_0x561b2838ad30, L_0x561b2838bab0, C4<1>, C4<1>;
L_0x561b2838b9a0 .functor NOT 1, L_0x561b2838b8e0, C4<0>, C4<0>, C4<0>;
v0x561b2820b8f0_0 .net *"_ivl_0", 0 0, L_0x561b2838b760;  1 drivers
v0x561b2820b9f0_0 .net *"_ivl_4", 0 0, L_0x561b2838b8e0;  1 drivers
v0x561b2820bad0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820bb70_0 .net "enable", 0 0, L_0x561b2838bab0;  1 drivers
v0x561b2820bc10_0 .net "preset", 0 0, L_0x7fcde0582c00;  alias, 1 drivers
v0x561b2820bcb0_0 .net "q", 0 0, L_0x561b2838b3e0;  alias, 1 drivers
v0x561b2820bd50_0 .net "q_bar", 0 0, L_0x561b2838b620;  alias, 1 drivers
v0x561b2820bdf0_0 .net "reset", 0 0, L_0x561b2838ad30;  alias, 1 drivers
v0x561b2820bee0_0 .net "set", 0 0, L_0x561b2838ab00;  alias, 1 drivers
S_0x561b2820ac40 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2820a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838b290 .functor AND 1, L_0x561b2838b7d0, L_0x7fcde0582c00, C4<1>, C4<1>;
L_0x561b2838b320 .functor AND 1, L_0x561b2838b290, L_0x561b2838b620, C4<1>, C4<1>;
L_0x561b2838b3e0 .functor NOT 1, L_0x561b2838b320, C4<0>, C4<0>, C4<0>;
L_0x561b2838b4a0 .functor AND 1, L_0x561b2838b9a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838b560 .functor AND 1, L_0x561b2838b4a0, L_0x561b2838b3e0, C4<1>, C4<1>;
L_0x561b2838b620 .functor NOT 1, L_0x561b2838b560, C4<0>, C4<0>, C4<0>;
v0x561b2820af00_0 .net *"_ivl_0", 0 0, L_0x561b2838b290;  1 drivers
v0x561b2820b000_0 .net *"_ivl_2", 0 0, L_0x561b2838b320;  1 drivers
v0x561b2820b0e0_0 .net *"_ivl_6", 0 0, L_0x561b2838b4a0;  1 drivers
v0x561b2820b1a0_0 .net *"_ivl_8", 0 0, L_0x561b2838b560;  1 drivers
v0x561b2820b280_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820b370_0 .net "preset", 0 0, L_0x7fcde0582c00;  alias, 1 drivers
v0x561b2820b460_0 .net "q", 0 0, L_0x561b2838b3e0;  alias, 1 drivers
v0x561b2820b520_0 .net "q_bar", 0 0, L_0x561b2838b620;  alias, 1 drivers
v0x561b2820b5e0_0 .net "reset", 0 0, L_0x561b2838b9a0;  1 drivers
v0x561b2820b730_0 .net "set", 0 0, L_0x561b2838b7d0;  1 drivers
S_0x561b2820d140 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2838d250 .functor AND 1, L_0x561b283925a0, L_0x561b28391cf0, C4<1>, C4<1>;
L_0x561b2838d2e0 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b2838d350 .functor AND 1, L_0x561b2838d2e0, L_0x561b2838cae0, C4<1>, C4<1>;
L_0x561b2838d410 .functor OR 1, L_0x561b2838d250, L_0x561b2838d350, C4<0>, C4<0>;
o0x7fcde05da528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28210b60_0 name=_ivl_0
v0x561b28210c60_0 .net *"_ivl_4", 0 0, L_0x561b2838d250;  1 drivers
v0x561b28210d40_0 .net *"_ivl_6", 0 0, L_0x561b2838d2e0;  1 drivers
v0x561b28210e00_0 .net *"_ivl_8", 0 0, L_0x561b2838d350;  1 drivers
v0x561b28210ee0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28210fd0_0 .net "data", 0 0, L_0x561b28391cf0;  1 drivers
v0x561b28211090_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b282111c0_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b282112f0_0 .net "out", 0 0, L_0x561b2838bf60;  1 drivers
v0x561b28211440_0 .net "q", 0 0, L_0x561b2838cae0;  1 drivers
v0x561b282114e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2838bf60 .functor MUXZ 1, o0x7fcde05da528, L_0x561b2838cae0, L_0x561b283927f0, C4<>;
S_0x561b2820d3e0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2820d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838c8d0 .functor NOT 1, L_0x561b2838d410, C4<0>, C4<0>, C4<0>;
L_0x561b2838d1e0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28210490_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28210550_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28210610_0 .net "d", 0 0, L_0x561b2838d410;  1 drivers
v0x561b282106b0_0 .net "master_q", 0 0, L_0x561b2838c200;  1 drivers
v0x561b28210750_0 .net "master_q_bar", 0 0, L_0x561b2838c430;  1 drivers
L_0x7fcde0582c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28210840_0 .net "preset", 0 0, L_0x7fcde0582c48;  1 drivers
v0x561b28210970_0 .net "q", 0 0, L_0x561b2838cae0;  alias, 1 drivers
v0x561b28210a10_0 .net "q_bar", 0 0, L_0x561b2838cd20;  1 drivers
S_0x561b2820d6c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2820d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838c530 .functor AND 1, L_0x561b2838d410, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838c5f0 .functor NOT 1, L_0x561b2838c530, C4<0>, C4<0>, C4<0>;
L_0x561b2838c700 .functor AND 1, L_0x561b2838c8d0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838c790 .functor NOT 1, L_0x561b2838c700, C4<0>, C4<0>, C4<0>;
v0x561b2820e650_0 .net *"_ivl_0", 0 0, L_0x561b2838c530;  1 drivers
v0x561b2820e750_0 .net *"_ivl_4", 0 0, L_0x561b2838c700;  1 drivers
v0x561b2820e830_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820e8d0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2820e970_0 .net "preset", 0 0, L_0x7fcde0582c48;  alias, 1 drivers
v0x561b2820ea10_0 .net "q", 0 0, L_0x561b2838c200;  alias, 1 drivers
v0x561b2820eab0_0 .net "q_bar", 0 0, L_0x561b2838c430;  alias, 1 drivers
v0x561b2820eb50_0 .net "reset", 0 0, L_0x561b2838c8d0;  1 drivers
v0x561b2820ebf0_0 .net "set", 0 0, L_0x561b2838d410;  alias, 1 drivers
S_0x561b2820d9b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2820d6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838c090 .functor AND 1, L_0x561b2838c5f0, L_0x7fcde0582c48, C4<1>, C4<1>;
L_0x561b2838c100 .functor AND 1, L_0x561b2838c090, L_0x561b2838c430, C4<1>, C4<1>;
L_0x561b2838c200 .functor NOT 1, L_0x561b2838c100, C4<0>, C4<0>, C4<0>;
L_0x561b2838c300 .functor AND 1, L_0x561b2838c790, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838c3c0 .functor AND 1, L_0x561b2838c300, L_0x561b2838c200, C4<1>, C4<1>;
L_0x561b2838c430 .functor NOT 1, L_0x561b2838c3c0, C4<0>, C4<0>, C4<0>;
v0x561b2820dc90_0 .net *"_ivl_0", 0 0, L_0x561b2838c090;  1 drivers
v0x561b2820dd90_0 .net *"_ivl_2", 0 0, L_0x561b2838c100;  1 drivers
v0x561b2820de70_0 .net *"_ivl_6", 0 0, L_0x561b2838c300;  1 drivers
v0x561b2820df30_0 .net *"_ivl_8", 0 0, L_0x561b2838c3c0;  1 drivers
v0x561b2820e010_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820e100_0 .net "preset", 0 0, L_0x7fcde0582c48;  alias, 1 drivers
v0x561b2820e1c0_0 .net "q", 0 0, L_0x561b2838c200;  alias, 1 drivers
v0x561b2820e280_0 .net "q_bar", 0 0, L_0x561b2838c430;  alias, 1 drivers
v0x561b2820e340_0 .net "reset", 0 0, L_0x561b2838c790;  1 drivers
v0x561b2820e490_0 .net "set", 0 0, L_0x561b2838c5f0;  1 drivers
S_0x561b2820edc0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2820d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838ce60 .functor AND 1, L_0x561b2838c200, L_0x561b2838d1e0, C4<1>, C4<1>;
L_0x561b2838ced0 .functor NOT 1, L_0x561b2838ce60, C4<0>, C4<0>, C4<0>;
L_0x561b2838cfe0 .functor AND 1, L_0x561b2838c430, L_0x561b2838d1e0, C4<1>, C4<1>;
L_0x561b2838d0a0 .functor NOT 1, L_0x561b2838cfe0, C4<0>, C4<0>, C4<0>;
v0x561b2820fcd0_0 .net *"_ivl_0", 0 0, L_0x561b2838ce60;  1 drivers
v0x561b2820fdd0_0 .net *"_ivl_4", 0 0, L_0x561b2838cfe0;  1 drivers
v0x561b2820feb0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820ff50_0 .net "enable", 0 0, L_0x561b2838d1e0;  1 drivers
v0x561b2820fff0_0 .net "preset", 0 0, L_0x7fcde0582c48;  alias, 1 drivers
v0x561b28210090_0 .net "q", 0 0, L_0x561b2838cae0;  alias, 1 drivers
v0x561b28210130_0 .net "q_bar", 0 0, L_0x561b2838cd20;  alias, 1 drivers
v0x561b282101d0_0 .net "reset", 0 0, L_0x561b2838c430;  alias, 1 drivers
v0x561b282102c0_0 .net "set", 0 0, L_0x561b2838c200;  alias, 1 drivers
S_0x561b2820f020 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2820edc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838c990 .functor AND 1, L_0x561b2838ced0, L_0x7fcde0582c48, C4<1>, C4<1>;
L_0x561b2838ca20 .functor AND 1, L_0x561b2838c990, L_0x561b2838cd20, C4<1>, C4<1>;
L_0x561b2838cae0 .functor NOT 1, L_0x561b2838ca20, C4<0>, C4<0>, C4<0>;
L_0x561b2838cba0 .functor AND 1, L_0x561b2838d0a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838cc60 .functor AND 1, L_0x561b2838cba0, L_0x561b2838cae0, C4<1>, C4<1>;
L_0x561b2838cd20 .functor NOT 1, L_0x561b2838cc60, C4<0>, C4<0>, C4<0>;
v0x561b2820f2e0_0 .net *"_ivl_0", 0 0, L_0x561b2838c990;  1 drivers
v0x561b2820f3e0_0 .net *"_ivl_2", 0 0, L_0x561b2838ca20;  1 drivers
v0x561b2820f4c0_0 .net *"_ivl_6", 0 0, L_0x561b2838cba0;  1 drivers
v0x561b2820f580_0 .net *"_ivl_8", 0 0, L_0x561b2838cc60;  1 drivers
v0x561b2820f660_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2820f750_0 .net "preset", 0 0, L_0x7fcde0582c48;  alias, 1 drivers
v0x561b2820f840_0 .net "q", 0 0, L_0x561b2838cae0;  alias, 1 drivers
v0x561b2820f900_0 .net "q_bar", 0 0, L_0x561b2838cd20;  alias, 1 drivers
v0x561b2820f9c0_0 .net "reset", 0 0, L_0x561b2838d0a0;  1 drivers
v0x561b2820fb10_0 .net "set", 0 0, L_0x561b2838ced0;  1 drivers
S_0x561b28211640 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2838e880 .functor AND 1, L_0x561b283925a0, L_0x561b28391de0, C4<1>, C4<1>;
L_0x561b2838e910 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b2838e980 .functor AND 1, L_0x561b2838e910, L_0x561b2838e110, C4<1>, C4<1>;
L_0x561b2838ea40 .functor OR 1, L_0x561b2838e880, L_0x561b2838e980, C4<0>, C4<0>;
o0x7fcde05db1e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28214f70_0 name=_ivl_0
v0x561b28215070_0 .net *"_ivl_4", 0 0, L_0x561b2838e880;  1 drivers
v0x561b28215150_0 .net *"_ivl_6", 0 0, L_0x561b2838e910;  1 drivers
v0x561b28215210_0 .net *"_ivl_8", 0 0, L_0x561b2838e980;  1 drivers
v0x561b282152f0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282153e0_0 .net "data", 0 0, L_0x561b28391de0;  1 drivers
v0x561b282154a0_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b28215540_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b282155e0_0 .net "out", 0 0, L_0x561b2838d590;  1 drivers
v0x561b28215730_0 .net "q", 0 0, L_0x561b2838e110;  1 drivers
v0x561b282157d0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2838d590 .functor MUXZ 1, o0x7fcde05db1e8, L_0x561b2838e110, L_0x561b283927f0, C4<>;
S_0x561b28211890 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28211640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838df00 .functor NOT 1, L_0x561b2838ea40, C4<0>, C4<0>, C4<0>;
L_0x561b2838e810 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b282148a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28214960_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28214a20_0 .net "d", 0 0, L_0x561b2838ea40;  1 drivers
v0x561b28214ac0_0 .net "master_q", 0 0, L_0x561b2838d830;  1 drivers
v0x561b28214b60_0 .net "master_q_bar", 0 0, L_0x561b2838da60;  1 drivers
L_0x7fcde0582c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28214c50_0 .net "preset", 0 0, L_0x7fcde0582c90;  1 drivers
v0x561b28214d80_0 .net "q", 0 0, L_0x561b2838e110;  alias, 1 drivers
v0x561b28214e20_0 .net "q_bar", 0 0, L_0x561b2838e350;  1 drivers
S_0x561b28211b20 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28211890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838db60 .functor AND 1, L_0x561b2838ea40, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838dc20 .functor NOT 1, L_0x561b2838db60, C4<0>, C4<0>, C4<0>;
L_0x561b2838dd30 .functor AND 1, L_0x561b2838df00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838ddc0 .functor NOT 1, L_0x561b2838dd30, C4<0>, C4<0>, C4<0>;
v0x561b28212a60_0 .net *"_ivl_0", 0 0, L_0x561b2838db60;  1 drivers
v0x561b28212b60_0 .net *"_ivl_4", 0 0, L_0x561b2838dd30;  1 drivers
v0x561b28212c40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28212ce0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28212d80_0 .net "preset", 0 0, L_0x7fcde0582c90;  alias, 1 drivers
v0x561b28212e20_0 .net "q", 0 0, L_0x561b2838d830;  alias, 1 drivers
v0x561b28212ec0_0 .net "q_bar", 0 0, L_0x561b2838da60;  alias, 1 drivers
v0x561b28212f60_0 .net "reset", 0 0, L_0x561b2838df00;  1 drivers
v0x561b28213000_0 .net "set", 0 0, L_0x561b2838ea40;  alias, 1 drivers
S_0x561b28211dc0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28211b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838d6c0 .functor AND 1, L_0x561b2838dc20, L_0x7fcde0582c90, C4<1>, C4<1>;
L_0x561b2838d730 .functor AND 1, L_0x561b2838d6c0, L_0x561b2838da60, C4<1>, C4<1>;
L_0x561b2838d830 .functor NOT 1, L_0x561b2838d730, C4<0>, C4<0>, C4<0>;
L_0x561b2838d930 .functor AND 1, L_0x561b2838ddc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838d9f0 .functor AND 1, L_0x561b2838d930, L_0x561b2838d830, C4<1>, C4<1>;
L_0x561b2838da60 .functor NOT 1, L_0x561b2838d9f0, C4<0>, C4<0>, C4<0>;
v0x561b282120a0_0 .net *"_ivl_0", 0 0, L_0x561b2838d6c0;  1 drivers
v0x561b282121a0_0 .net *"_ivl_2", 0 0, L_0x561b2838d730;  1 drivers
v0x561b28212280_0 .net *"_ivl_6", 0 0, L_0x561b2838d930;  1 drivers
v0x561b28212340_0 .net *"_ivl_8", 0 0, L_0x561b2838d9f0;  1 drivers
v0x561b28212420_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28212510_0 .net "preset", 0 0, L_0x7fcde0582c90;  alias, 1 drivers
v0x561b282125d0_0 .net "q", 0 0, L_0x561b2838d830;  alias, 1 drivers
v0x561b28212690_0 .net "q_bar", 0 0, L_0x561b2838da60;  alias, 1 drivers
v0x561b28212750_0 .net "reset", 0 0, L_0x561b2838ddc0;  1 drivers
v0x561b282128a0_0 .net "set", 0 0, L_0x561b2838dc20;  1 drivers
S_0x561b282131d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28211890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838e490 .functor AND 1, L_0x561b2838d830, L_0x561b2838e810, C4<1>, C4<1>;
L_0x561b2838e500 .functor NOT 1, L_0x561b2838e490, C4<0>, C4<0>, C4<0>;
L_0x561b2838e610 .functor AND 1, L_0x561b2838da60, L_0x561b2838e810, C4<1>, C4<1>;
L_0x561b2838e6d0 .functor NOT 1, L_0x561b2838e610, C4<0>, C4<0>, C4<0>;
v0x561b282140e0_0 .net *"_ivl_0", 0 0, L_0x561b2838e490;  1 drivers
v0x561b282141e0_0 .net *"_ivl_4", 0 0, L_0x561b2838e610;  1 drivers
v0x561b282142c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28214360_0 .net "enable", 0 0, L_0x561b2838e810;  1 drivers
v0x561b28214400_0 .net "preset", 0 0, L_0x7fcde0582c90;  alias, 1 drivers
v0x561b282144a0_0 .net "q", 0 0, L_0x561b2838e110;  alias, 1 drivers
v0x561b28214540_0 .net "q_bar", 0 0, L_0x561b2838e350;  alias, 1 drivers
v0x561b282145e0_0 .net "reset", 0 0, L_0x561b2838da60;  alias, 1 drivers
v0x561b282146d0_0 .net "set", 0 0, L_0x561b2838d830;  alias, 1 drivers
S_0x561b28213430 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b282131d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838dfc0 .functor AND 1, L_0x561b2838e500, L_0x7fcde0582c90, C4<1>, C4<1>;
L_0x561b2838e050 .functor AND 1, L_0x561b2838dfc0, L_0x561b2838e350, C4<1>, C4<1>;
L_0x561b2838e110 .functor NOT 1, L_0x561b2838e050, C4<0>, C4<0>, C4<0>;
L_0x561b2838e1d0 .functor AND 1, L_0x561b2838e6d0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838e290 .functor AND 1, L_0x561b2838e1d0, L_0x561b2838e110, C4<1>, C4<1>;
L_0x561b2838e350 .functor NOT 1, L_0x561b2838e290, C4<0>, C4<0>, C4<0>;
v0x561b282136f0_0 .net *"_ivl_0", 0 0, L_0x561b2838dfc0;  1 drivers
v0x561b282137f0_0 .net *"_ivl_2", 0 0, L_0x561b2838e050;  1 drivers
v0x561b282138d0_0 .net *"_ivl_6", 0 0, L_0x561b2838e1d0;  1 drivers
v0x561b28213990_0 .net *"_ivl_8", 0 0, L_0x561b2838e290;  1 drivers
v0x561b28213a70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28213b60_0 .net "preset", 0 0, L_0x7fcde0582c90;  alias, 1 drivers
v0x561b28213c50_0 .net "q", 0 0, L_0x561b2838e110;  alias, 1 drivers
v0x561b28213d10_0 .net "q_bar", 0 0, L_0x561b2838e350;  alias, 1 drivers
v0x561b28213dd0_0 .net "reset", 0 0, L_0x561b2838e6d0;  1 drivers
v0x561b28213f20_0 .net "set", 0 0, L_0x561b2838e500;  1 drivers
S_0x561b28215930 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2838feb0 .functor AND 1, L_0x561b283925a0, L_0x561b28391f10, C4<1>, C4<1>;
L_0x561b2838ff40 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b2838ffb0 .functor AND 1, L_0x561b2838ff40, L_0x561b2838f740, C4<1>, C4<1>;
L_0x561b28390070 .functor OR 1, L_0x561b2838feb0, L_0x561b2838ffb0, C4<0>, C4<0>;
o0x7fcde05dbea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28219330_0 name=_ivl_0
v0x561b28219430_0 .net *"_ivl_4", 0 0, L_0x561b2838feb0;  1 drivers
v0x561b28219510_0 .net *"_ivl_6", 0 0, L_0x561b2838ff40;  1 drivers
v0x561b282195d0_0 .net *"_ivl_8", 0 0, L_0x561b2838ffb0;  1 drivers
v0x561b282196b0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282197a0_0 .net "data", 0 0, L_0x561b28391f10;  1 drivers
v0x561b28219860_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b28219900_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b282199a0_0 .net "out", 0 0, L_0x561b2838ebc0;  1 drivers
v0x561b28219af0_0 .net "q", 0 0, L_0x561b2838f740;  1 drivers
v0x561b28219b90_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b2838ebc0 .functor MUXZ 1, o0x7fcde05dbea8, L_0x561b2838f740, L_0x561b283927f0, C4<>;
S_0x561b28215b80 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28215930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838f530 .functor NOT 1, L_0x561b28390070, C4<0>, C4<0>, C4<0>;
L_0x561b2838fe40 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28218c60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28218d20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28218de0_0 .net "d", 0 0, L_0x561b28390070;  1 drivers
v0x561b28218e80_0 .net "master_q", 0 0, L_0x561b2838ee60;  1 drivers
v0x561b28218f20_0 .net "master_q_bar", 0 0, L_0x561b2838f090;  1 drivers
L_0x7fcde0582cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28219010_0 .net "preset", 0 0, L_0x7fcde0582cd8;  1 drivers
v0x561b28219140_0 .net "q", 0 0, L_0x561b2838f740;  alias, 1 drivers
v0x561b282191e0_0 .net "q_bar", 0 0, L_0x561b2838f980;  1 drivers
S_0x561b28215e60 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28215b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838f190 .functor AND 1, L_0x561b28390070, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838f250 .functor NOT 1, L_0x561b2838f190, C4<0>, C4<0>, C4<0>;
L_0x561b2838f360 .functor AND 1, L_0x561b2838f530, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2838f3f0 .functor NOT 1, L_0x561b2838f360, C4<0>, C4<0>, C4<0>;
v0x561b28216df0_0 .net *"_ivl_0", 0 0, L_0x561b2838f190;  1 drivers
v0x561b28216ef0_0 .net *"_ivl_4", 0 0, L_0x561b2838f360;  1 drivers
v0x561b28216fd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28217070_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28217110_0 .net "preset", 0 0, L_0x7fcde0582cd8;  alias, 1 drivers
v0x561b282171b0_0 .net "q", 0 0, L_0x561b2838ee60;  alias, 1 drivers
v0x561b28217250_0 .net "q_bar", 0 0, L_0x561b2838f090;  alias, 1 drivers
v0x561b282172f0_0 .net "reset", 0 0, L_0x561b2838f530;  1 drivers
v0x561b28217390_0 .net "set", 0 0, L_0x561b28390070;  alias, 1 drivers
S_0x561b28216150 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28215e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838ecf0 .functor AND 1, L_0x561b2838f250, L_0x7fcde0582cd8, C4<1>, C4<1>;
L_0x561b2838ed60 .functor AND 1, L_0x561b2838ecf0, L_0x561b2838f090, C4<1>, C4<1>;
L_0x561b2838ee60 .functor NOT 1, L_0x561b2838ed60, C4<0>, C4<0>, C4<0>;
L_0x561b2838ef60 .functor AND 1, L_0x561b2838f3f0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838f020 .functor AND 1, L_0x561b2838ef60, L_0x561b2838ee60, C4<1>, C4<1>;
L_0x561b2838f090 .functor NOT 1, L_0x561b2838f020, C4<0>, C4<0>, C4<0>;
v0x561b28216430_0 .net *"_ivl_0", 0 0, L_0x561b2838ecf0;  1 drivers
v0x561b28216530_0 .net *"_ivl_2", 0 0, L_0x561b2838ed60;  1 drivers
v0x561b28216610_0 .net *"_ivl_6", 0 0, L_0x561b2838ef60;  1 drivers
v0x561b282166d0_0 .net *"_ivl_8", 0 0, L_0x561b2838f020;  1 drivers
v0x561b282167b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282168a0_0 .net "preset", 0 0, L_0x7fcde0582cd8;  alias, 1 drivers
v0x561b28216960_0 .net "q", 0 0, L_0x561b2838ee60;  alias, 1 drivers
v0x561b28216a20_0 .net "q_bar", 0 0, L_0x561b2838f090;  alias, 1 drivers
v0x561b28216ae0_0 .net "reset", 0 0, L_0x561b2838f3f0;  1 drivers
v0x561b28216c30_0 .net "set", 0 0, L_0x561b2838f250;  1 drivers
S_0x561b28217560 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28215b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2838fac0 .functor AND 1, L_0x561b2838ee60, L_0x561b2838fe40, C4<1>, C4<1>;
L_0x561b2838fb30 .functor NOT 1, L_0x561b2838fac0, C4<0>, C4<0>, C4<0>;
L_0x561b2838fc40 .functor AND 1, L_0x561b2838f090, L_0x561b2838fe40, C4<1>, C4<1>;
L_0x561b2838fd00 .functor NOT 1, L_0x561b2838fc40, C4<0>, C4<0>, C4<0>;
v0x561b282184a0_0 .net *"_ivl_0", 0 0, L_0x561b2838fac0;  1 drivers
v0x561b282185a0_0 .net *"_ivl_4", 0 0, L_0x561b2838fc40;  1 drivers
v0x561b28218680_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28218720_0 .net "enable", 0 0, L_0x561b2838fe40;  1 drivers
v0x561b282187c0_0 .net "preset", 0 0, L_0x7fcde0582cd8;  alias, 1 drivers
v0x561b28218860_0 .net "q", 0 0, L_0x561b2838f740;  alias, 1 drivers
v0x561b28218900_0 .net "q_bar", 0 0, L_0x561b2838f980;  alias, 1 drivers
v0x561b282189a0_0 .net "reset", 0 0, L_0x561b2838f090;  alias, 1 drivers
v0x561b28218a90_0 .net "set", 0 0, L_0x561b2838ee60;  alias, 1 drivers
S_0x561b282177c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28217560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2838f5f0 .functor AND 1, L_0x561b2838fb30, L_0x7fcde0582cd8, C4<1>, C4<1>;
L_0x561b2838f680 .functor AND 1, L_0x561b2838f5f0, L_0x561b2838f980, C4<1>, C4<1>;
L_0x561b2838f740 .functor NOT 1, L_0x561b2838f680, C4<0>, C4<0>, C4<0>;
L_0x561b2838f800 .functor AND 1, L_0x561b2838fd00, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2838f8c0 .functor AND 1, L_0x561b2838f800, L_0x561b2838f740, C4<1>, C4<1>;
L_0x561b2838f980 .functor NOT 1, L_0x561b2838f8c0, C4<0>, C4<0>, C4<0>;
v0x561b28217a80_0 .net *"_ivl_0", 0 0, L_0x561b2838f5f0;  1 drivers
v0x561b28217b80_0 .net *"_ivl_2", 0 0, L_0x561b2838f680;  1 drivers
v0x561b28217c60_0 .net *"_ivl_6", 0 0, L_0x561b2838f800;  1 drivers
v0x561b28217d50_0 .net *"_ivl_8", 0 0, L_0x561b2838f8c0;  1 drivers
v0x561b28217e30_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28217f20_0 .net "preset", 0 0, L_0x7fcde0582cd8;  alias, 1 drivers
v0x561b28218010_0 .net "q", 0 0, L_0x561b2838f740;  alias, 1 drivers
v0x561b282180d0_0 .net "q_bar", 0 0, L_0x561b2838f980;  alias, 1 drivers
v0x561b28218190_0 .net "reset", 0 0, L_0x561b2838fd00;  1 drivers
v0x561b282182e0_0 .net "set", 0 0, L_0x561b2838fb30;  1 drivers
S_0x561b28219cf0 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b281fbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283915f0 .functor AND 1, L_0x561b283925a0, L_0x561b28392000, C4<1>, C4<1>;
L_0x561b28391680 .functor NOT 1, L_0x561b283925a0, C4<0>, C4<0>, C4<0>;
L_0x561b283916f0 .functor AND 1, L_0x561b28391680, L_0x561b28390e80, C4<1>, C4<1>;
L_0x561b283917b0 .functor OR 1, L_0x561b283915f0, L_0x561b283916f0, C4<0>, C4<0>;
o0x7fcde05dcb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2821d6f0_0 name=_ivl_0
v0x561b2821d7f0_0 .net *"_ivl_4", 0 0, L_0x561b283915f0;  1 drivers
v0x561b2821d8d0_0 .net *"_ivl_6", 0 0, L_0x561b28391680;  1 drivers
v0x561b2821d990_0 .net *"_ivl_8", 0 0, L_0x561b283916f0;  1 drivers
v0x561b2821da70_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2821db60_0 .net "data", 0 0, L_0x561b28392000;  1 drivers
v0x561b2821dc20_0 .net "enable_in", 0 0, L_0x561b283925a0;  alias, 1 drivers
v0x561b2821dcc0_0 .net "enable_out", 0 0, L_0x561b283927f0;  alias, 1 drivers
v0x561b2821dd60_0 .net "out", 0 0, L_0x561b283901f0;  1 drivers
v0x561b2821deb0_0 .net "q", 0 0, L_0x561b28390e80;  1 drivers
v0x561b2821df50_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b283901f0 .functor MUXZ 1, o0x7fcde05dcb68, L_0x561b28390e80, L_0x561b283927f0, C4<>;
S_0x561b28219f40 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28219cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28390c70 .functor NOT 1, L_0x561b283917b0, C4<0>, C4<0>, C4<0>;
L_0x561b28391580 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2821d020_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2821d0e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2821d1a0_0 .net "d", 0 0, L_0x561b283917b0;  1 drivers
v0x561b2821d240_0 .net "master_q", 0 0, L_0x561b283905a0;  1 drivers
v0x561b2821d2e0_0 .net "master_q_bar", 0 0, L_0x561b283907d0;  1 drivers
L_0x7fcde0582d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2821d3d0_0 .net "preset", 0 0, L_0x7fcde0582d20;  1 drivers
v0x561b2821d500_0 .net "q", 0 0, L_0x561b28390e80;  alias, 1 drivers
v0x561b2821d5a0_0 .net "q_bar", 0 0, L_0x561b283910c0;  1 drivers
S_0x561b2821a220 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28219f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b283908d0 .functor AND 1, L_0x561b283917b0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28390990 .functor NOT 1, L_0x561b283908d0, C4<0>, C4<0>, C4<0>;
L_0x561b28390aa0 .functor AND 1, L_0x561b28390c70, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28390b30 .functor NOT 1, L_0x561b28390aa0, C4<0>, C4<0>, C4<0>;
v0x561b2821b1b0_0 .net *"_ivl_0", 0 0, L_0x561b283908d0;  1 drivers
v0x561b2821b2b0_0 .net *"_ivl_4", 0 0, L_0x561b28390aa0;  1 drivers
v0x561b2821b390_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2821b430_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2821b4d0_0 .net "preset", 0 0, L_0x7fcde0582d20;  alias, 1 drivers
v0x561b2821b570_0 .net "q", 0 0, L_0x561b283905a0;  alias, 1 drivers
v0x561b2821b610_0 .net "q_bar", 0 0, L_0x561b283907d0;  alias, 1 drivers
v0x561b2821b6b0_0 .net "reset", 0 0, L_0x561b28390c70;  1 drivers
v0x561b2821b750_0 .net "set", 0 0, L_0x561b283917b0;  alias, 1 drivers
S_0x561b2821a510 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2821a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2821e510 .functor AND 1, L_0x561b28390990, L_0x7fcde0582d20, C4<1>, C4<1>;
L_0x561b283904a0 .functor AND 1, L_0x561b2821e510, L_0x561b283907d0, C4<1>, C4<1>;
L_0x561b283905a0 .functor NOT 1, L_0x561b283904a0, C4<0>, C4<0>, C4<0>;
L_0x561b283906a0 .functor AND 1, L_0x561b28390b30, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28390760 .functor AND 1, L_0x561b283906a0, L_0x561b283905a0, C4<1>, C4<1>;
L_0x561b283907d0 .functor NOT 1, L_0x561b28390760, C4<0>, C4<0>, C4<0>;
v0x561b2821a7f0_0 .net *"_ivl_0", 0 0, L_0x561b2821e510;  1 drivers
v0x561b2821a8f0_0 .net *"_ivl_2", 0 0, L_0x561b283904a0;  1 drivers
v0x561b2821a9d0_0 .net *"_ivl_6", 0 0, L_0x561b283906a0;  1 drivers
v0x561b2821aa90_0 .net *"_ivl_8", 0 0, L_0x561b28390760;  1 drivers
v0x561b2821ab70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2821ac60_0 .net "preset", 0 0, L_0x7fcde0582d20;  alias, 1 drivers
v0x561b2821ad20_0 .net "q", 0 0, L_0x561b283905a0;  alias, 1 drivers
v0x561b2821ade0_0 .net "q_bar", 0 0, L_0x561b283907d0;  alias, 1 drivers
v0x561b2821aea0_0 .net "reset", 0 0, L_0x561b28390b30;  1 drivers
v0x561b2821aff0_0 .net "set", 0 0, L_0x561b28390990;  1 drivers
S_0x561b2821b920 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28219f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28391200 .functor AND 1, L_0x561b283905a0, L_0x561b28391580, C4<1>, C4<1>;
L_0x561b28391270 .functor NOT 1, L_0x561b28391200, C4<0>, C4<0>, C4<0>;
L_0x561b28391380 .functor AND 1, L_0x561b283907d0, L_0x561b28391580, C4<1>, C4<1>;
L_0x561b28391440 .functor NOT 1, L_0x561b28391380, C4<0>, C4<0>, C4<0>;
v0x561b2821c860_0 .net *"_ivl_0", 0 0, L_0x561b28391200;  1 drivers
v0x561b2821c960_0 .net *"_ivl_4", 0 0, L_0x561b28391380;  1 drivers
v0x561b2821ca40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2821cae0_0 .net "enable", 0 0, L_0x561b28391580;  1 drivers
v0x561b2821cb80_0 .net "preset", 0 0, L_0x7fcde0582d20;  alias, 1 drivers
v0x561b2821cc20_0 .net "q", 0 0, L_0x561b28390e80;  alias, 1 drivers
v0x561b2821ccc0_0 .net "q_bar", 0 0, L_0x561b283910c0;  alias, 1 drivers
v0x561b2821cd60_0 .net "reset", 0 0, L_0x561b283907d0;  alias, 1 drivers
v0x561b2821ce50_0 .net "set", 0 0, L_0x561b283905a0;  alias, 1 drivers
S_0x561b2821bb80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2821b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28390d30 .functor AND 1, L_0x561b28391270, L_0x7fcde0582d20, C4<1>, C4<1>;
L_0x561b28390dc0 .functor AND 1, L_0x561b28390d30, L_0x561b283910c0, C4<1>, C4<1>;
L_0x561b28390e80 .functor NOT 1, L_0x561b28390dc0, C4<0>, C4<0>, C4<0>;
L_0x561b28390f40 .functor AND 1, L_0x561b28391440, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28391000 .functor AND 1, L_0x561b28390f40, L_0x561b28390e80, C4<1>, C4<1>;
L_0x561b283910c0 .functor NOT 1, L_0x561b28391000, C4<0>, C4<0>, C4<0>;
v0x561b2821be40_0 .net *"_ivl_0", 0 0, L_0x561b28390d30;  1 drivers
v0x561b2821bf40_0 .net *"_ivl_2", 0 0, L_0x561b28390dc0;  1 drivers
v0x561b2821c020_0 .net *"_ivl_6", 0 0, L_0x561b28390f40;  1 drivers
v0x561b2821c110_0 .net *"_ivl_8", 0 0, L_0x561b28391000;  1 drivers
v0x561b2821c1f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2821c2e0_0 .net "preset", 0 0, L_0x7fcde0582d20;  alias, 1 drivers
v0x561b2821c3d0_0 .net "q", 0 0, L_0x561b28390e80;  alias, 1 drivers
v0x561b2821c490_0 .net "q_bar", 0 0, L_0x561b283910c0;  alias, 1 drivers
v0x561b2821c550_0 .net "reset", 0 0, L_0x561b28391440;  1 drivers
v0x561b2821c6a0_0 .net "set", 0 0, L_0x561b28391270;  1 drivers
S_0x561b28220e00 .scope module, "rw_bm" "byte_mux" 13 15, 11 5 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x561b282257a0_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b28225880_0 .net "b", 7 0, L_0x561b283185c0;  alias, 1 drivers
v0x561b28225990_0 .net "out", 7 0, L_0x561b2831b910;  alias, 1 drivers
v0x561b28225a30_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
L_0x561b2831a6b0 .part L_0x561b28326cd0, 0, 1;
L_0x561b2831a7a0 .part L_0x561b28326cd0, 1, 1;
L_0x561b2831a890 .part L_0x561b28326cd0, 2, 1;
L_0x561b2831a980 .part L_0x561b28326cd0, 3, 1;
L_0x561b2831aaa0 .part L_0x561b28326cd0, 4, 1;
L_0x561b2831ab90 .part L_0x561b28326cd0, 5, 1;
L_0x561b2831acc0 .part L_0x561b28326cd0, 6, 1;
L_0x561b2831adb0 .part L_0x561b28326cd0, 7, 1;
L_0x561b2831aef0 .part L_0x561b283185c0, 0, 1;
L_0x561b2831afe0 .part L_0x561b283185c0, 1, 1;
L_0x561b2831b130 .part L_0x561b283185c0, 2, 1;
L_0x561b2831b2e0 .part L_0x561b283185c0, 3, 1;
L_0x561b2831b440 .part L_0x561b283185c0, 4, 1;
L_0x561b2831b530 .part L_0x561b283185c0, 5, 1;
L_0x561b2831b6a0 .part L_0x561b283185c0, 6, 1;
L_0x561b2831b790 .part L_0x561b283185c0, 7, 1;
LS_0x561b2831b910_0_0 .concat [ 1 1 1 1], L_0x561b283191b0, L_0x561b28319460, L_0x561b28319710, L_0x561b283199c0;
LS_0x561b2831b910_0_4 .concat [ 1 1 1 1], L_0x561b28319c70, L_0x561b28319f20, L_0x561b2831a1d0, L_0x561b2831a540;
L_0x561b2831b910 .concat [ 4 4 0 0], LS_0x561b2831b910_0_0, LS_0x561b2831b910_0_4;
S_0x561b28221000 .scope module, "mux[0]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28317ff0 .functor AND 1, v0x561b28258320_0, L_0x561b2831a6b0, C4<1>, C4<1>;
L_0x561b28318930 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28315860 .functor AND 1, L_0x561b28318930, L_0x561b2831aef0, C4<1>, C4<1>;
L_0x561b283191b0 .functor OR 1, L_0x561b28317ff0, L_0x561b28315860, C4<0>, C4<0>;
v0x561b28221290_0 .net *"_ivl_0", 0 0, L_0x561b28317ff0;  1 drivers
v0x561b28221390_0 .net *"_ivl_2", 0 0, L_0x561b28318930;  1 drivers
v0x561b28221470_0 .net *"_ivl_4", 0 0, L_0x561b28315860;  1 drivers
v0x561b28221530_0 .net "a", 0 0, L_0x561b2831a6b0;  1 drivers
v0x561b282215f0_0 .net "b", 0 0, L_0x561b2831aef0;  1 drivers
v0x561b28221700_0 .net "out", 0 0, L_0x561b283191b0;  1 drivers
v0x561b282217c0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b282218e0 .scope module, "mux[1]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b283192c0 .functor AND 1, v0x561b28258320_0, L_0x561b2831a7a0, C4<1>, C4<1>;
L_0x561b28319330 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b283193a0 .functor AND 1, L_0x561b28319330, L_0x561b2831afe0, C4<1>, C4<1>;
L_0x561b28319460 .functor OR 1, L_0x561b283192c0, L_0x561b283193a0, C4<0>, C4<0>;
v0x561b28221b70_0 .net *"_ivl_0", 0 0, L_0x561b283192c0;  1 drivers
v0x561b28221c50_0 .net *"_ivl_2", 0 0, L_0x561b28319330;  1 drivers
v0x561b28221d30_0 .net *"_ivl_4", 0 0, L_0x561b283193a0;  1 drivers
v0x561b28221e20_0 .net "a", 0 0, L_0x561b2831a7a0;  1 drivers
v0x561b28221ee0_0 .net "b", 0 0, L_0x561b2831afe0;  1 drivers
v0x561b28221ff0_0 .net "out", 0 0, L_0x561b28319460;  1 drivers
v0x561b282220b0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b282221d0 .scope module, "mux[2]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28319570 .functor AND 1, v0x561b28258320_0, L_0x561b2831a890, C4<1>, C4<1>;
L_0x561b283195e0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28319650 .functor AND 1, L_0x561b283195e0, L_0x561b2831b130, C4<1>, C4<1>;
L_0x561b28319710 .functor OR 1, L_0x561b28319570, L_0x561b28319650, C4<0>, C4<0>;
v0x561b28222470_0 .net *"_ivl_0", 0 0, L_0x561b28319570;  1 drivers
v0x561b28222550_0 .net *"_ivl_2", 0 0, L_0x561b283195e0;  1 drivers
v0x561b28222630_0 .net *"_ivl_4", 0 0, L_0x561b28319650;  1 drivers
v0x561b28222720_0 .net "a", 0 0, L_0x561b2831a890;  1 drivers
v0x561b282227e0_0 .net "b", 0 0, L_0x561b2831b130;  1 drivers
v0x561b282228f0_0 .net "out", 0 0, L_0x561b28319710;  1 drivers
v0x561b282229b0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b28222ad0 .scope module, "mux[3]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28319820 .functor AND 1, v0x561b28258320_0, L_0x561b2831a980, C4<1>, C4<1>;
L_0x561b28319890 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28319900 .functor AND 1, L_0x561b28319890, L_0x561b2831b2e0, C4<1>, C4<1>;
L_0x561b283199c0 .functor OR 1, L_0x561b28319820, L_0x561b28319900, C4<0>, C4<0>;
v0x561b28222d40_0 .net *"_ivl_0", 0 0, L_0x561b28319820;  1 drivers
v0x561b28222e40_0 .net *"_ivl_2", 0 0, L_0x561b28319890;  1 drivers
v0x561b28222f20_0 .net *"_ivl_4", 0 0, L_0x561b28319900;  1 drivers
v0x561b28223010_0 .net "a", 0 0, L_0x561b2831a980;  1 drivers
v0x561b282230d0_0 .net "b", 0 0, L_0x561b2831b2e0;  1 drivers
v0x561b282231e0_0 .net "out", 0 0, L_0x561b283199c0;  1 drivers
v0x561b282232a0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b282233c0 .scope module, "mux[4]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28319ad0 .functor AND 1, v0x561b28258320_0, L_0x561b2831aaa0, C4<1>, C4<1>;
L_0x561b28319b40 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28319bb0 .functor AND 1, L_0x561b28319b40, L_0x561b2831b440, C4<1>, C4<1>;
L_0x561b28319c70 .functor OR 1, L_0x561b28319ad0, L_0x561b28319bb0, C4<0>, C4<0>;
v0x561b28223680_0 .net *"_ivl_0", 0 0, L_0x561b28319ad0;  1 drivers
v0x561b28223780_0 .net *"_ivl_2", 0 0, L_0x561b28319b40;  1 drivers
v0x561b28223860_0 .net *"_ivl_4", 0 0, L_0x561b28319bb0;  1 drivers
v0x561b28223920_0 .net "a", 0 0, L_0x561b2831aaa0;  1 drivers
v0x561b282239e0_0 .net "b", 0 0, L_0x561b2831b440;  1 drivers
v0x561b28223af0_0 .net "out", 0 0, L_0x561b28319c70;  1 drivers
v0x561b28223bb0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b28223cd0 .scope module, "mux[5]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b28319d80 .functor AND 1, v0x561b28258320_0, L_0x561b2831ab90, C4<1>, C4<1>;
L_0x561b28319df0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b28319e60 .functor AND 1, L_0x561b28319df0, L_0x561b2831b530, C4<1>, C4<1>;
L_0x561b28319f20 .functor OR 1, L_0x561b28319d80, L_0x561b28319e60, C4<0>, C4<0>;
v0x561b28223f40_0 .net *"_ivl_0", 0 0, L_0x561b28319d80;  1 drivers
v0x561b28224040_0 .net *"_ivl_2", 0 0, L_0x561b28319df0;  1 drivers
v0x561b28224120_0 .net *"_ivl_4", 0 0, L_0x561b28319e60;  1 drivers
v0x561b28224210_0 .net "a", 0 0, L_0x561b2831ab90;  1 drivers
v0x561b282242d0_0 .net "b", 0 0, L_0x561b2831b530;  1 drivers
v0x561b282243e0_0 .net "out", 0 0, L_0x561b28319f20;  1 drivers
v0x561b282244a0_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b282245c0 .scope module, "mux[6]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2831a030 .functor AND 1, v0x561b28258320_0, L_0x561b2831acc0, C4<1>, C4<1>;
L_0x561b2831a0a0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b2831a110 .functor AND 1, L_0x561b2831a0a0, L_0x561b2831b6a0, C4<1>, C4<1>;
L_0x561b2831a1d0 .functor OR 1, L_0x561b2831a030, L_0x561b2831a110, C4<0>, C4<0>;
v0x561b28224830_0 .net *"_ivl_0", 0 0, L_0x561b2831a030;  1 drivers
v0x561b28224930_0 .net *"_ivl_2", 0 0, L_0x561b2831a0a0;  1 drivers
v0x561b28224a10_0 .net *"_ivl_4", 0 0, L_0x561b2831a110;  1 drivers
v0x561b28224b00_0 .net "a", 0 0, L_0x561b2831acc0;  1 drivers
v0x561b28224bc0_0 .net "b", 0 0, L_0x561b2831b6a0;  1 drivers
v0x561b28224cd0_0 .net "out", 0 0, L_0x561b2831a1d0;  1 drivers
v0x561b28224d90_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b28224eb0 .scope module, "mux[7]" "mux" 11 6, 11 1 0, S_0x561b28220e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x561b2831a340 .functor AND 1, v0x561b28258320_0, L_0x561b2831adb0, C4<1>, C4<1>;
L_0x561b2831a3b0 .functor NOT 1, v0x561b28258320_0, C4<0>, C4<0>, C4<0>;
L_0x561b2831a450 .functor AND 1, L_0x561b2831a3b0, L_0x561b2831b790, C4<1>, C4<1>;
L_0x561b2831a540 .functor OR 1, L_0x561b2831a340, L_0x561b2831a450, C4<0>, C4<0>;
v0x561b28225120_0 .net *"_ivl_0", 0 0, L_0x561b2831a340;  1 drivers
v0x561b28225220_0 .net *"_ivl_2", 0 0, L_0x561b2831a3b0;  1 drivers
v0x561b28225300_0 .net *"_ivl_4", 0 0, L_0x561b2831a450;  1 drivers
v0x561b282253f0_0 .net "a", 0 0, L_0x561b2831adb0;  1 drivers
v0x561b282254b0_0 .net "b", 0 0, L_0x561b2831b790;  1 drivers
v0x561b282255c0_0 .net "out", 0 0, L_0x561b2831a540;  1 drivers
v0x561b28225680_0 .net "sel", 0 0, v0x561b28258320_0;  alias, 1 drivers
S_0x561b28225b60 .scope module, "sp_reg" "byte_register" 13 22, 4 16 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 8 "data";
    .port_info 5 /OUTPUT 8 "out";
v0x561b28247640_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28247700_0 .net "data", 7 0, L_0x561b283185c0;  alias, 1 drivers
v0x561b282477c0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  1 drivers
L_0x7fcde0581460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28247860_0 .net "enable_out", 0 0, L_0x7fcde0581460;  1 drivers
v0x561b28247a10_0 .net "out", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b28247ab0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
L_0x561b28326350 .part L_0x561b283185c0, 0, 1;
L_0x561b283263f0 .part L_0x561b283185c0, 1, 1;
L_0x561b28326490 .part L_0x561b283185c0, 2, 1;
L_0x561b28326790 .part L_0x561b283185c0, 3, 1;
L_0x561b28326880 .part L_0x561b283185c0, 4, 1;
L_0x561b28326970 .part L_0x561b283185c0, 5, 1;
L_0x561b28326aa0 .part L_0x561b283185c0, 6, 1;
L_0x561b28326b90 .part L_0x561b283185c0, 7, 1;
LS_0x561b28326cd0_0_0 .concat [ 1 1 1 1], L_0x561b2840ec30, L_0x561b2840ecf0, L_0x561b2840edb0, L_0x561b2840ee70;
LS_0x561b28326cd0_0_4 .concat [ 1 1 1 1], L_0x561b2840ef30, L_0x561b2840eff0, L_0x561b2840f0b0, L_0x561b2840f170;
L_0x561b28326cd0 .concat [ 4 4 0 0], LS_0x561b28326cd0_0_0, LS_0x561b28326cd0_0_4;
S_0x561b28225e30 .scope module, "sb[0]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2831cbc0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326350, C4<1>, C4<1>;
L_0x561b2831cc30 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b2831cca0 .functor AND 1, L_0x561b2831cc30, L_0x561b2831c490, C4<1>, C4<1>;
L_0x561b2831cd60 .functor OR 1, L_0x561b2831cbc0, L_0x561b2831cca0, C4<0>, C4<0>;
L_0x561b2840ec30 .functor BUFT 1, L_0x561b2831c490, C4<0>, C4<0>, C4<0>;
v0x561b282297f0_0 .net *"_ivl_4", 0 0, L_0x561b2831cbc0;  1 drivers
v0x561b282298f0_0 .net *"_ivl_6", 0 0, L_0x561b2831cc30;  1 drivers
v0x561b282299d0_0 .net *"_ivl_8", 0 0, L_0x561b2831cca0;  1 drivers
v0x561b28229a90_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28229b30_0 .net "data", 0 0, L_0x561b28326350;  1 drivers
v0x561b28229c40_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b28229d00_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b28229dc0_0 .net "out", 0 0, L_0x561b2840ec30;  1 drivers
v0x561b28229e80_0 .net "q", 0 0, L_0x561b2831c490;  1 drivers
v0x561b28229fb0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28226130 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28225e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831c2a0 .functor NOT 1, L_0x561b2831cd60, C4<0>, C4<0>, C4<0>;
L_0x561b2831cb50 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28229120_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282291e0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282292a0_0 .net "d", 0 0, L_0x561b2831cd60;  1 drivers
v0x561b28229340_0 .net "master_q", 0 0, L_0x561b2831bd40;  1 drivers
v0x561b282293e0_0 .net "master_q_bar", 0 0, L_0x561b2831be90;  1 drivers
L_0x7fcde0581220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b282294d0_0 .net "preset", 0 0, L_0x7fcde0581220;  1 drivers
v0x561b28229600_0 .net "q", 0 0, L_0x561b2831c490;  alias, 1 drivers
v0x561b282296a0_0 .net "q_bar", 0 0, L_0x561b2831c6c0;  1 drivers
S_0x561b28226410 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28226130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831bf50 .functor AND 1, L_0x561b2831cd60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831c010 .functor NOT 1, L_0x561b2831bf50, C4<0>, C4<0>, C4<0>;
L_0x561b2831c120 .functor AND 1, L_0x561b2831c2a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831c190 .functor NOT 1, L_0x561b2831c120, C4<0>, C4<0>, C4<0>;
v0x561b28227310_0 .net *"_ivl_0", 0 0, L_0x561b2831bf50;  1 drivers
v0x561b28227410_0 .net *"_ivl_4", 0 0, L_0x561b2831c120;  1 drivers
v0x561b282274f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28227590_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28227630_0 .net "preset", 0 0, L_0x7fcde0581220;  alias, 1 drivers
v0x561b282276d0_0 .net "q", 0 0, L_0x561b2831bd40;  alias, 1 drivers
v0x561b28227770_0 .net "q_bar", 0 0, L_0x561b2831be90;  alias, 1 drivers
v0x561b28227840_0 .net "reset", 0 0, L_0x561b2831c2a0;  1 drivers
v0x561b282278e0_0 .net "set", 0 0, L_0x561b2831cd60;  alias, 1 drivers
S_0x561b28226700 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28226410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831b3d0 .functor AND 1, L_0x561b2831c010, L_0x7fcde0581220, C4<1>, C4<1>;
L_0x561b2831bc80 .functor AND 1, L_0x561b2831b3d0, L_0x561b2831be90, C4<1>, C4<1>;
L_0x561b2831bd40 .functor NOT 1, L_0x561b2831bc80, C4<0>, C4<0>, C4<0>;
L_0x561b2831bdb0 .functor AND 1, L_0x561b2831c190, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831be20 .functor AND 1, L_0x561b2831bdb0, L_0x561b2831bd40, C4<1>, C4<1>;
L_0x561b2831be90 .functor NOT 1, L_0x561b2831be20, C4<0>, C4<0>, C4<0>;
v0x561b282269e0_0 .net *"_ivl_0", 0 0, L_0x561b2831b3d0;  1 drivers
v0x561b28226ae0_0 .net *"_ivl_2", 0 0, L_0x561b2831bc80;  1 drivers
v0x561b28226bc0_0 .net *"_ivl_6", 0 0, L_0x561b2831bdb0;  1 drivers
v0x561b28226c80_0 .net *"_ivl_8", 0 0, L_0x561b2831be20;  1 drivers
v0x561b28226d60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28226e50_0 .net "preset", 0 0, L_0x7fcde0581220;  alias, 1 drivers
v0x561b28226f10_0 .net "q", 0 0, L_0x561b2831bd40;  alias, 1 drivers
v0x561b28226fd0_0 .net "q_bar", 0 0, L_0x561b2831be90;  alias, 1 drivers
v0x561b28227090_0 .net "reset", 0 0, L_0x561b2831c190;  1 drivers
v0x561b28227150_0 .net "set", 0 0, L_0x561b2831c010;  1 drivers
S_0x561b28227a20 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28226130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831c800 .functor AND 1, L_0x561b2831bd40, L_0x561b2831cb50, C4<1>, C4<1>;
L_0x561b2831c870 .functor NOT 1, L_0x561b2831c800, C4<0>, C4<0>, C4<0>;
L_0x561b2831c980 .functor AND 1, L_0x561b2831be90, L_0x561b2831cb50, C4<1>, C4<1>;
L_0x561b2831ca40 .functor NOT 1, L_0x561b2831c980, C4<0>, C4<0>, C4<0>;
v0x561b28228960_0 .net *"_ivl_0", 0 0, L_0x561b2831c800;  1 drivers
v0x561b28228a60_0 .net *"_ivl_4", 0 0, L_0x561b2831c980;  1 drivers
v0x561b28228b40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28228be0_0 .net "enable", 0 0, L_0x561b2831cb50;  1 drivers
v0x561b28228c80_0 .net "preset", 0 0, L_0x7fcde0581220;  alias, 1 drivers
v0x561b28228d20_0 .net "q", 0 0, L_0x561b2831c490;  alias, 1 drivers
v0x561b28228dc0_0 .net "q_bar", 0 0, L_0x561b2831c6c0;  alias, 1 drivers
v0x561b28228e60_0 .net "reset", 0 0, L_0x561b2831be90;  alias, 1 drivers
v0x561b28228f50_0 .net "set", 0 0, L_0x561b2831bd40;  alias, 1 drivers
S_0x561b28227c80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28227a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831c360 .functor AND 1, L_0x561b2831c870, L_0x7fcde0581220, C4<1>, C4<1>;
L_0x561b2831c3d0 .functor AND 1, L_0x561b2831c360, L_0x561b2831c6c0, C4<1>, C4<1>;
L_0x561b2831c490 .functor NOT 1, L_0x561b2831c3d0, C4<0>, C4<0>, C4<0>;
L_0x561b2831c590 .functor AND 1, L_0x561b2831ca40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831c600 .functor AND 1, L_0x561b2831c590, L_0x561b2831c490, C4<1>, C4<1>;
L_0x561b2831c6c0 .functor NOT 1, L_0x561b2831c600, C4<0>, C4<0>, C4<0>;
v0x561b28227f40_0 .net *"_ivl_0", 0 0, L_0x561b2831c360;  1 drivers
v0x561b28228040_0 .net *"_ivl_2", 0 0, L_0x561b2831c3d0;  1 drivers
v0x561b28228120_0 .net *"_ivl_6", 0 0, L_0x561b2831c590;  1 drivers
v0x561b28228210_0 .net *"_ivl_8", 0 0, L_0x561b2831c600;  1 drivers
v0x561b282282f0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282283e0_0 .net "preset", 0 0, L_0x7fcde0581220;  alias, 1 drivers
v0x561b282284d0_0 .net "q", 0 0, L_0x561b2831c490;  alias, 1 drivers
v0x561b28228590_0 .net "q_bar", 0 0, L_0x561b2831c6c0;  alias, 1 drivers
v0x561b28228650_0 .net "reset", 0 0, L_0x561b2831ca40;  1 drivers
v0x561b282287a0_0 .net "set", 0 0, L_0x561b2831c870;  1 drivers
S_0x561b2822a110 .scope module, "sb[1]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2831dfc0 .functor AND 1, L_0x561b28326dc0, L_0x561b283263f0, C4<1>, C4<1>;
L_0x561b2831e030 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b2831e0a0 .functor AND 1, L_0x561b2831e030, L_0x561b2831d890, C4<1>, C4<1>;
L_0x561b2831e160 .functor OR 1, L_0x561b2831dfc0, L_0x561b2831e0a0, C4<0>, C4<0>;
L_0x561b2840ecf0 .functor BUFT 1, L_0x561b2831d890, C4<0>, C4<0>, C4<0>;
v0x561b2822db10_0 .net *"_ivl_4", 0 0, L_0x561b2831dfc0;  1 drivers
v0x561b2822dc10_0 .net *"_ivl_6", 0 0, L_0x561b2831e030;  1 drivers
v0x561b2822dcf0_0 .net *"_ivl_8", 0 0, L_0x561b2831e0a0;  1 drivers
v0x561b2822ddb0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2822de50_0 .net "data", 0 0, L_0x561b283263f0;  1 drivers
v0x561b2822df60_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b2822e000_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b2822e0a0_0 .net "out", 0 0, L_0x561b2840ecf0;  1 drivers
v0x561b2822e140_0 .net "q", 0 0, L_0x561b2831d890;  1 drivers
v0x561b2822e270_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2822a380 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2822a110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831d6a0 .functor NOT 1, L_0x561b2831e160, C4<0>, C4<0>, C4<0>;
L_0x561b2831df50 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2822d440_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822d500_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2822d5c0_0 .net "d", 0 0, L_0x561b2831e160;  1 drivers
v0x561b2822d660_0 .net "master_q", 0 0, L_0x561b2831d070;  1 drivers
v0x561b2822d700_0 .net "master_q_bar", 0 0, L_0x561b2831d250;  1 drivers
L_0x7fcde0581268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2822d7f0_0 .net "preset", 0 0, L_0x7fcde0581268;  1 drivers
v0x561b2822d920_0 .net "q", 0 0, L_0x561b2831d890;  alias, 1 drivers
v0x561b2822d9c0_0 .net "q_bar", 0 0, L_0x561b2831dac0;  1 drivers
S_0x561b2822a640 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2822a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831d350 .functor AND 1, L_0x561b2831e160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831d410 .functor NOT 1, L_0x561b2831d350, C4<0>, C4<0>, C4<0>;
L_0x561b2831d520 .functor AND 1, L_0x561b2831d6a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831d590 .functor NOT 1, L_0x561b2831d520, C4<0>, C4<0>, C4<0>;
v0x561b2822b5d0_0 .net *"_ivl_0", 0 0, L_0x561b2831d350;  1 drivers
v0x561b2822b6d0_0 .net *"_ivl_4", 0 0, L_0x561b2831d520;  1 drivers
v0x561b2822b7b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822b850_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2822b8f0_0 .net "preset", 0 0, L_0x7fcde0581268;  alias, 1 drivers
v0x561b2822b990_0 .net "q", 0 0, L_0x561b2831d070;  alias, 1 drivers
v0x561b2822ba30_0 .net "q_bar", 0 0, L_0x561b2831d250;  alias, 1 drivers
v0x561b2822bad0_0 .net "reset", 0 0, L_0x561b2831d6a0;  1 drivers
v0x561b2822bb70_0 .net "set", 0 0, L_0x561b2831e160;  alias, 1 drivers
S_0x561b2822a930 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2822a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831ceb0 .functor AND 1, L_0x561b2831d410, L_0x7fcde0581268, C4<1>, C4<1>;
L_0x561b2831cf20 .functor AND 1, L_0x561b2831ceb0, L_0x561b2831d250, C4<1>, C4<1>;
L_0x561b2831d070 .functor NOT 1, L_0x561b2831cf20, C4<0>, C4<0>, C4<0>;
L_0x561b2831d170 .functor AND 1, L_0x561b2831d590, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831d1e0 .functor AND 1, L_0x561b2831d170, L_0x561b2831d070, C4<1>, C4<1>;
L_0x561b2831d250 .functor NOT 1, L_0x561b2831d1e0, C4<0>, C4<0>, C4<0>;
v0x561b2822ac10_0 .net *"_ivl_0", 0 0, L_0x561b2831ceb0;  1 drivers
v0x561b2822ad10_0 .net *"_ivl_2", 0 0, L_0x561b2831cf20;  1 drivers
v0x561b2822adf0_0 .net *"_ivl_6", 0 0, L_0x561b2831d170;  1 drivers
v0x561b2822aeb0_0 .net *"_ivl_8", 0 0, L_0x561b2831d1e0;  1 drivers
v0x561b2822af90_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822b080_0 .net "preset", 0 0, L_0x7fcde0581268;  alias, 1 drivers
v0x561b2822b140_0 .net "q", 0 0, L_0x561b2831d070;  alias, 1 drivers
v0x561b2822b200_0 .net "q_bar", 0 0, L_0x561b2831d250;  alias, 1 drivers
v0x561b2822b2c0_0 .net "reset", 0 0, L_0x561b2831d590;  1 drivers
v0x561b2822b410_0 .net "set", 0 0, L_0x561b2831d410;  1 drivers
S_0x561b2822bd40 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2822a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831dc00 .functor AND 1, L_0x561b2831d070, L_0x561b2831df50, C4<1>, C4<1>;
L_0x561b2831dc70 .functor NOT 1, L_0x561b2831dc00, C4<0>, C4<0>, C4<0>;
L_0x561b2831dd80 .functor AND 1, L_0x561b2831d250, L_0x561b2831df50, C4<1>, C4<1>;
L_0x561b2831de40 .functor NOT 1, L_0x561b2831dd80, C4<0>, C4<0>, C4<0>;
v0x561b2822cc80_0 .net *"_ivl_0", 0 0, L_0x561b2831dc00;  1 drivers
v0x561b2822cd80_0 .net *"_ivl_4", 0 0, L_0x561b2831dd80;  1 drivers
v0x561b2822ce60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822cf00_0 .net "enable", 0 0, L_0x561b2831df50;  1 drivers
v0x561b2822cfa0_0 .net "preset", 0 0, L_0x7fcde0581268;  alias, 1 drivers
v0x561b2822d040_0 .net "q", 0 0, L_0x561b2831d890;  alias, 1 drivers
v0x561b2822d0e0_0 .net "q_bar", 0 0, L_0x561b2831dac0;  alias, 1 drivers
v0x561b2822d180_0 .net "reset", 0 0, L_0x561b2831d250;  alias, 1 drivers
v0x561b2822d270_0 .net "set", 0 0, L_0x561b2831d070;  alias, 1 drivers
S_0x561b2822bfa0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2822bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831d760 .functor AND 1, L_0x561b2831dc70, L_0x7fcde0581268, C4<1>, C4<1>;
L_0x561b2831d7d0 .functor AND 1, L_0x561b2831d760, L_0x561b2831dac0, C4<1>, C4<1>;
L_0x561b2831d890 .functor NOT 1, L_0x561b2831d7d0, C4<0>, C4<0>, C4<0>;
L_0x561b2831d990 .functor AND 1, L_0x561b2831de40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831da00 .functor AND 1, L_0x561b2831d990, L_0x561b2831d890, C4<1>, C4<1>;
L_0x561b2831dac0 .functor NOT 1, L_0x561b2831da00, C4<0>, C4<0>, C4<0>;
v0x561b2822c260_0 .net *"_ivl_0", 0 0, L_0x561b2831d760;  1 drivers
v0x561b2822c360_0 .net *"_ivl_2", 0 0, L_0x561b2831d7d0;  1 drivers
v0x561b2822c440_0 .net *"_ivl_6", 0 0, L_0x561b2831d990;  1 drivers
v0x561b2822c530_0 .net *"_ivl_8", 0 0, L_0x561b2831da00;  1 drivers
v0x561b2822c610_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822c700_0 .net "preset", 0 0, L_0x7fcde0581268;  alias, 1 drivers
v0x561b2822c7f0_0 .net "q", 0 0, L_0x561b2831d890;  alias, 1 drivers
v0x561b2822c8b0_0 .net "q_bar", 0 0, L_0x561b2831dac0;  alias, 1 drivers
v0x561b2822c970_0 .net "reset", 0 0, L_0x561b2831de40;  1 drivers
v0x561b2822cac0_0 .net "set", 0 0, L_0x561b2831dc70;  1 drivers
S_0x561b2822e3b0 .scope module, "sb[2]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b2831f3c0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326490, C4<1>, C4<1>;
L_0x561b2831f430 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b2831f4a0 .functor AND 1, L_0x561b2831f430, L_0x561b2831ec90, C4<1>, C4<1>;
L_0x561b2831f560 .functor OR 1, L_0x561b2831f3c0, L_0x561b2831f4a0, C4<0>, C4<0>;
L_0x561b2840edb0 .functor BUFT 1, L_0x561b2831ec90, C4<0>, C4<0>, C4<0>;
v0x561b28231e20_0 .net *"_ivl_4", 0 0, L_0x561b2831f3c0;  1 drivers
v0x561b28231f20_0 .net *"_ivl_6", 0 0, L_0x561b2831f430;  1 drivers
v0x561b28232000_0 .net *"_ivl_8", 0 0, L_0x561b2831f4a0;  1 drivers
v0x561b282320c0_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28232160_0 .net "data", 0 0, L_0x561b28326490;  1 drivers
v0x561b28232270_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b28232360_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b28232450_0 .net "out", 0 0, L_0x561b2840edb0;  1 drivers
v0x561b28232510_0 .net "q", 0 0, L_0x561b2831ec90;  1 drivers
v0x561b28232640_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2822e600 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2822e3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831eaa0 .functor NOT 1, L_0x561b2831f560, C4<0>, C4<0>, C4<0>;
L_0x561b2831f350 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28231750_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28231810_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282318d0_0 .net "d", 0 0, L_0x561b2831f560;  1 drivers
v0x561b28231970_0 .net "master_q", 0 0, L_0x561b2831e470;  1 drivers
v0x561b28231a10_0 .net "master_q_bar", 0 0, L_0x561b2831e650;  1 drivers
L_0x7fcde05812b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28231b00_0 .net "preset", 0 0, L_0x7fcde05812b0;  1 drivers
v0x561b28231c30_0 .net "q", 0 0, L_0x561b2831ec90;  alias, 1 drivers
v0x561b28231cd0_0 .net "q_bar", 0 0, L_0x561b2831eec0;  1 drivers
S_0x561b2822e8c0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2822e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831e750 .functor AND 1, L_0x561b2831f560, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831e810 .functor NOT 1, L_0x561b2831e750, C4<0>, C4<0>, C4<0>;
L_0x561b2831e920 .functor AND 1, L_0x561b2831eaa0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831e990 .functor NOT 1, L_0x561b2831e920, C4<0>, C4<0>, C4<0>;
v0x561b2822f880_0 .net *"_ivl_0", 0 0, L_0x561b2831e750;  1 drivers
v0x561b2822f980_0 .net *"_ivl_4", 0 0, L_0x561b2831e920;  1 drivers
v0x561b2822fa60_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822fb00_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2822fba0_0 .net "preset", 0 0, L_0x7fcde05812b0;  alias, 1 drivers
v0x561b2822fc40_0 .net "q", 0 0, L_0x561b2831e470;  alias, 1 drivers
v0x561b2822fd10_0 .net "q_bar", 0 0, L_0x561b2831e650;  alias, 1 drivers
v0x561b2822fde0_0 .net "reset", 0 0, L_0x561b2831eaa0;  1 drivers
v0x561b2822fe80_0 .net "set", 0 0, L_0x561b2831f560;  alias, 1 drivers
S_0x561b2822ebb0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2822e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831e2b0 .functor AND 1, L_0x561b2831e810, L_0x7fcde05812b0, C4<1>, C4<1>;
L_0x561b2831e320 .functor AND 1, L_0x561b2831e2b0, L_0x561b2831e650, C4<1>, C4<1>;
L_0x561b2831e470 .functor NOT 1, L_0x561b2831e320, C4<0>, C4<0>, C4<0>;
L_0x561b2831e570 .functor AND 1, L_0x561b2831e990, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831e5e0 .functor AND 1, L_0x561b2831e570, L_0x561b2831e470, C4<1>, C4<1>;
L_0x561b2831e650 .functor NOT 1, L_0x561b2831e5e0, C4<0>, C4<0>, C4<0>;
v0x561b2822ee90_0 .net *"_ivl_0", 0 0, L_0x561b2831e2b0;  1 drivers
v0x561b2822ef90_0 .net *"_ivl_2", 0 0, L_0x561b2831e320;  1 drivers
v0x561b2822f070_0 .net *"_ivl_6", 0 0, L_0x561b2831e570;  1 drivers
v0x561b2822f160_0 .net *"_ivl_8", 0 0, L_0x561b2831e5e0;  1 drivers
v0x561b2822f240_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2822f330_0 .net "preset", 0 0, L_0x7fcde05812b0;  alias, 1 drivers
v0x561b2822f3f0_0 .net "q", 0 0, L_0x561b2831e470;  alias, 1 drivers
v0x561b2822f4b0_0 .net "q_bar", 0 0, L_0x561b2831e650;  alias, 1 drivers
v0x561b2822f570_0 .net "reset", 0 0, L_0x561b2831e990;  1 drivers
v0x561b2822f6c0_0 .net "set", 0 0, L_0x561b2831e810;  1 drivers
S_0x561b28230050 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2822e600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831f000 .functor AND 1, L_0x561b2831e470, L_0x561b2831f350, C4<1>, C4<1>;
L_0x561b2831f070 .functor NOT 1, L_0x561b2831f000, C4<0>, C4<0>, C4<0>;
L_0x561b2831f180 .functor AND 1, L_0x561b2831e650, L_0x561b2831f350, C4<1>, C4<1>;
L_0x561b2831f240 .functor NOT 1, L_0x561b2831f180, C4<0>, C4<0>, C4<0>;
v0x561b28230f90_0 .net *"_ivl_0", 0 0, L_0x561b2831f000;  1 drivers
v0x561b28231090_0 .net *"_ivl_4", 0 0, L_0x561b2831f180;  1 drivers
v0x561b28231170_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28231210_0 .net "enable", 0 0, L_0x561b2831f350;  1 drivers
v0x561b282312b0_0 .net "preset", 0 0, L_0x7fcde05812b0;  alias, 1 drivers
v0x561b28231350_0 .net "q", 0 0, L_0x561b2831ec90;  alias, 1 drivers
v0x561b282313f0_0 .net "q_bar", 0 0, L_0x561b2831eec0;  alias, 1 drivers
v0x561b28231490_0 .net "reset", 0 0, L_0x561b2831e650;  alias, 1 drivers
v0x561b28231580_0 .net "set", 0 0, L_0x561b2831e470;  alias, 1 drivers
S_0x561b282302b0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28230050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831eb60 .functor AND 1, L_0x561b2831f070, L_0x7fcde05812b0, C4<1>, C4<1>;
L_0x561b2831ebd0 .functor AND 1, L_0x561b2831eb60, L_0x561b2831eec0, C4<1>, C4<1>;
L_0x561b2831ec90 .functor NOT 1, L_0x561b2831ebd0, C4<0>, C4<0>, C4<0>;
L_0x561b2831ed90 .functor AND 1, L_0x561b2831f240, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831ee00 .functor AND 1, L_0x561b2831ed90, L_0x561b2831ec90, C4<1>, C4<1>;
L_0x561b2831eec0 .functor NOT 1, L_0x561b2831ee00, C4<0>, C4<0>, C4<0>;
v0x561b28230570_0 .net *"_ivl_0", 0 0, L_0x561b2831eb60;  1 drivers
v0x561b28230670_0 .net *"_ivl_2", 0 0, L_0x561b2831ebd0;  1 drivers
v0x561b28230750_0 .net *"_ivl_6", 0 0, L_0x561b2831ed90;  1 drivers
v0x561b28230840_0 .net *"_ivl_8", 0 0, L_0x561b2831ee00;  1 drivers
v0x561b28230920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28230a10_0 .net "preset", 0 0, L_0x7fcde05812b0;  alias, 1 drivers
v0x561b28230b00_0 .net "q", 0 0, L_0x561b2831ec90;  alias, 1 drivers
v0x561b28230bc0_0 .net "q_bar", 0 0, L_0x561b2831eec0;  alias, 1 drivers
v0x561b28230c80_0 .net "reset", 0 0, L_0x561b2831f240;  1 drivers
v0x561b28230dd0_0 .net "set", 0 0, L_0x561b2831f070;  1 drivers
S_0x561b282327a0 .scope module, "sb[3]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283207c0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326790, C4<1>, C4<1>;
L_0x561b28320830 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b283208a0 .functor AND 1, L_0x561b28320830, L_0x561b28320090, C4<1>, C4<1>;
L_0x561b28320960 .functor OR 1, L_0x561b283207c0, L_0x561b283208a0, C4<0>, C4<0>;
L_0x561b2840ee70 .functor BUFT 1, L_0x561b28320090, C4<0>, C4<0>, C4<0>;
v0x561b28236170_0 .net *"_ivl_4", 0 0, L_0x561b283207c0;  1 drivers
v0x561b28236270_0 .net *"_ivl_6", 0 0, L_0x561b28320830;  1 drivers
v0x561b28236350_0 .net *"_ivl_8", 0 0, L_0x561b283208a0;  1 drivers
v0x561b28236410_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282364b0_0 .net "data", 0 0, L_0x561b28326790;  1 drivers
v0x561b282365c0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b28236660_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b28236700_0 .net "out", 0 0, L_0x561b2840ee70;  1 drivers
v0x561b282367c0_0 .net "q", 0 0, L_0x561b28320090;  1 drivers
v0x561b282368f0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b282329f0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b282327a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831fea0 .functor NOT 1, L_0x561b28320960, C4<0>, C4<0>, C4<0>;
L_0x561b28320750 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28235aa0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28235b60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28235c20_0 .net "d", 0 0, L_0x561b28320960;  1 drivers
v0x561b28235cc0_0 .net "master_q", 0 0, L_0x561b2831f870;  1 drivers
v0x561b28235d60_0 .net "master_q_bar", 0 0, L_0x561b2831fa50;  1 drivers
L_0x7fcde05812f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28235e50_0 .net "preset", 0 0, L_0x7fcde05812f8;  1 drivers
v0x561b28235f80_0 .net "q", 0 0, L_0x561b28320090;  alias, 1 drivers
v0x561b28236020_0 .net "q_bar", 0 0, L_0x561b283202c0;  1 drivers
S_0x561b28232cd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b282329f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b2831fb50 .functor AND 1, L_0x561b28320960, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831fc10 .functor NOT 1, L_0x561b2831fb50, C4<0>, C4<0>, C4<0>;
L_0x561b2831fd20 .functor AND 1, L_0x561b2831fea0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b2831fd90 .functor NOT 1, L_0x561b2831fd20, C4<0>, C4<0>, C4<0>;
v0x561b28233c60_0 .net *"_ivl_0", 0 0, L_0x561b2831fb50;  1 drivers
v0x561b28233d60_0 .net *"_ivl_4", 0 0, L_0x561b2831fd20;  1 drivers
v0x561b28233e40_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28233ee0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28233f80_0 .net "preset", 0 0, L_0x7fcde05812f8;  alias, 1 drivers
v0x561b28234020_0 .net "q", 0 0, L_0x561b2831f870;  alias, 1 drivers
v0x561b282340c0_0 .net "q_bar", 0 0, L_0x561b2831fa50;  alias, 1 drivers
v0x561b28234160_0 .net "reset", 0 0, L_0x561b2831fea0;  1 drivers
v0x561b28234200_0 .net "set", 0 0, L_0x561b28320960;  alias, 1 drivers
S_0x561b28232fc0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28232cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831f6b0 .functor AND 1, L_0x561b2831fc10, L_0x7fcde05812f8, C4<1>, C4<1>;
L_0x561b2831f720 .functor AND 1, L_0x561b2831f6b0, L_0x561b2831fa50, C4<1>, C4<1>;
L_0x561b2831f870 .functor NOT 1, L_0x561b2831f720, C4<0>, C4<0>, C4<0>;
L_0x561b2831f970 .functor AND 1, L_0x561b2831fd90, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b2831f9e0 .functor AND 1, L_0x561b2831f970, L_0x561b2831f870, C4<1>, C4<1>;
L_0x561b2831fa50 .functor NOT 1, L_0x561b2831f9e0, C4<0>, C4<0>, C4<0>;
v0x561b282332a0_0 .net *"_ivl_0", 0 0, L_0x561b2831f6b0;  1 drivers
v0x561b282333a0_0 .net *"_ivl_2", 0 0, L_0x561b2831f720;  1 drivers
v0x561b28233480_0 .net *"_ivl_6", 0 0, L_0x561b2831f970;  1 drivers
v0x561b28233540_0 .net *"_ivl_8", 0 0, L_0x561b2831f9e0;  1 drivers
v0x561b28233620_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28233710_0 .net "preset", 0 0, L_0x7fcde05812f8;  alias, 1 drivers
v0x561b282337d0_0 .net "q", 0 0, L_0x561b2831f870;  alias, 1 drivers
v0x561b28233890_0 .net "q_bar", 0 0, L_0x561b2831fa50;  alias, 1 drivers
v0x561b28233950_0 .net "reset", 0 0, L_0x561b2831fd90;  1 drivers
v0x561b28233aa0_0 .net "set", 0 0, L_0x561b2831fc10;  1 drivers
S_0x561b282343d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b282329f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28320400 .functor AND 1, L_0x561b2831f870, L_0x561b28320750, C4<1>, C4<1>;
L_0x561b28320470 .functor NOT 1, L_0x561b28320400, C4<0>, C4<0>, C4<0>;
L_0x561b28320580 .functor AND 1, L_0x561b2831fa50, L_0x561b28320750, C4<1>, C4<1>;
L_0x561b28320640 .functor NOT 1, L_0x561b28320580, C4<0>, C4<0>, C4<0>;
v0x561b282352e0_0 .net *"_ivl_0", 0 0, L_0x561b28320400;  1 drivers
v0x561b282353e0_0 .net *"_ivl_4", 0 0, L_0x561b28320580;  1 drivers
v0x561b282354c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28235560_0 .net "enable", 0 0, L_0x561b28320750;  1 drivers
v0x561b28235600_0 .net "preset", 0 0, L_0x7fcde05812f8;  alias, 1 drivers
v0x561b282356a0_0 .net "q", 0 0, L_0x561b28320090;  alias, 1 drivers
v0x561b28235740_0 .net "q_bar", 0 0, L_0x561b283202c0;  alias, 1 drivers
v0x561b282357e0_0 .net "reset", 0 0, L_0x561b2831fa50;  alias, 1 drivers
v0x561b282358d0_0 .net "set", 0 0, L_0x561b2831f870;  alias, 1 drivers
S_0x561b28234630 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b282343d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b2831ff60 .functor AND 1, L_0x561b28320470, L_0x7fcde05812f8, C4<1>, C4<1>;
L_0x561b2831ffd0 .functor AND 1, L_0x561b2831ff60, L_0x561b283202c0, C4<1>, C4<1>;
L_0x561b28320090 .functor NOT 1, L_0x561b2831ffd0, C4<0>, C4<0>, C4<0>;
L_0x561b28320190 .functor AND 1, L_0x561b28320640, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28320200 .functor AND 1, L_0x561b28320190, L_0x561b28320090, C4<1>, C4<1>;
L_0x561b283202c0 .functor NOT 1, L_0x561b28320200, C4<0>, C4<0>, C4<0>;
v0x561b282348f0_0 .net *"_ivl_0", 0 0, L_0x561b2831ff60;  1 drivers
v0x561b282349f0_0 .net *"_ivl_2", 0 0, L_0x561b2831ffd0;  1 drivers
v0x561b28234ad0_0 .net *"_ivl_6", 0 0, L_0x561b28320190;  1 drivers
v0x561b28234b90_0 .net *"_ivl_8", 0 0, L_0x561b28320200;  1 drivers
v0x561b28234c70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28234d60_0 .net "preset", 0 0, L_0x7fcde05812f8;  alias, 1 drivers
v0x561b28234e50_0 .net "q", 0 0, L_0x561b28320090;  alias, 1 drivers
v0x561b28234f10_0 .net "q_bar", 0 0, L_0x561b283202c0;  alias, 1 drivers
v0x561b28234fd0_0 .net "reset", 0 0, L_0x561b28320640;  1 drivers
v0x561b28235120_0 .net "set", 0 0, L_0x561b28320470;  1 drivers
S_0x561b28236a50 .scope module, "sb[4]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28321bc0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326880, C4<1>, C4<1>;
L_0x561b28321c30 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b28321ca0 .functor AND 1, L_0x561b28321c30, L_0x561b28321490, C4<1>, C4<1>;
L_0x561b28321d60 .functor OR 1, L_0x561b28321bc0, L_0x561b28321ca0, C4<0>, C4<0>;
L_0x561b2840ef30 .functor BUFT 1, L_0x561b28321490, C4<0>, C4<0>, C4<0>;
v0x561b2823a470_0 .net *"_ivl_4", 0 0, L_0x561b28321bc0;  1 drivers
v0x561b2823a570_0 .net *"_ivl_6", 0 0, L_0x561b28321c30;  1 drivers
v0x561b2823a650_0 .net *"_ivl_8", 0 0, L_0x561b28321ca0;  1 drivers
v0x561b2823a710_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2823a7b0_0 .net "data", 0 0, L_0x561b28326880;  1 drivers
v0x561b2823a8c0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b2823a9f0_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b2823ab20_0 .net "out", 0 0, L_0x561b2840ef30;  1 drivers
v0x561b2823abe0_0 .net "q", 0 0, L_0x561b28321490;  1 drivers
v0x561b2823ad10_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b28236cf0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28236a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283212a0 .functor NOT 1, L_0x561b28321d60, C4<0>, C4<0>, C4<0>;
L_0x561b28321b50 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28239da0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28239e60_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28239f20_0 .net "d", 0 0, L_0x561b28321d60;  1 drivers
v0x561b28239fc0_0 .net "master_q", 0 0, L_0x561b28320c70;  1 drivers
v0x561b2823a060_0 .net "master_q_bar", 0 0, L_0x561b28320e50;  1 drivers
L_0x7fcde0581340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2823a150_0 .net "preset", 0 0, L_0x7fcde0581340;  1 drivers
v0x561b2823a280_0 .net "q", 0 0, L_0x561b28321490;  alias, 1 drivers
v0x561b2823a320_0 .net "q_bar", 0 0, L_0x561b283216c0;  1 drivers
S_0x561b28236fd0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b28236cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28320f50 .functor AND 1, L_0x561b28321d60, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28321010 .functor NOT 1, L_0x561b28320f50, C4<0>, C4<0>, C4<0>;
L_0x561b28321120 .functor AND 1, L_0x561b283212a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28321190 .functor NOT 1, L_0x561b28321120, C4<0>, C4<0>, C4<0>;
v0x561b28237f60_0 .net *"_ivl_0", 0 0, L_0x561b28320f50;  1 drivers
v0x561b28238060_0 .net *"_ivl_4", 0 0, L_0x561b28321120;  1 drivers
v0x561b28238140_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282381e0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28238280_0 .net "preset", 0 0, L_0x7fcde0581340;  alias, 1 drivers
v0x561b28238320_0 .net "q", 0 0, L_0x561b28320c70;  alias, 1 drivers
v0x561b282383c0_0 .net "q_bar", 0 0, L_0x561b28320e50;  alias, 1 drivers
v0x561b28238460_0 .net "reset", 0 0, L_0x561b283212a0;  1 drivers
v0x561b28238500_0 .net "set", 0 0, L_0x561b28321d60;  alias, 1 drivers
S_0x561b282372c0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28236fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28320ab0 .functor AND 1, L_0x561b28321010, L_0x7fcde0581340, C4<1>, C4<1>;
L_0x561b28320b20 .functor AND 1, L_0x561b28320ab0, L_0x561b28320e50, C4<1>, C4<1>;
L_0x561b28320c70 .functor NOT 1, L_0x561b28320b20, C4<0>, C4<0>, C4<0>;
L_0x561b28320d70 .functor AND 1, L_0x561b28321190, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28320de0 .functor AND 1, L_0x561b28320d70, L_0x561b28320c70, C4<1>, C4<1>;
L_0x561b28320e50 .functor NOT 1, L_0x561b28320de0, C4<0>, C4<0>, C4<0>;
v0x561b282375a0_0 .net *"_ivl_0", 0 0, L_0x561b28320ab0;  1 drivers
v0x561b282376a0_0 .net *"_ivl_2", 0 0, L_0x561b28320b20;  1 drivers
v0x561b28237780_0 .net *"_ivl_6", 0 0, L_0x561b28320d70;  1 drivers
v0x561b28237840_0 .net *"_ivl_8", 0 0, L_0x561b28320de0;  1 drivers
v0x561b28237920_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28237a10_0 .net "preset", 0 0, L_0x7fcde0581340;  alias, 1 drivers
v0x561b28237ad0_0 .net "q", 0 0, L_0x561b28320c70;  alias, 1 drivers
v0x561b28237b90_0 .net "q_bar", 0 0, L_0x561b28320e50;  alias, 1 drivers
v0x561b28237c50_0 .net "reset", 0 0, L_0x561b28321190;  1 drivers
v0x561b28237da0_0 .net "set", 0 0, L_0x561b28321010;  1 drivers
S_0x561b282386d0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b28236cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28321800 .functor AND 1, L_0x561b28320c70, L_0x561b28321b50, C4<1>, C4<1>;
L_0x561b28321870 .functor NOT 1, L_0x561b28321800, C4<0>, C4<0>, C4<0>;
L_0x561b28321980 .functor AND 1, L_0x561b28320e50, L_0x561b28321b50, C4<1>, C4<1>;
L_0x561b28321a40 .functor NOT 1, L_0x561b28321980, C4<0>, C4<0>, C4<0>;
v0x561b282395e0_0 .net *"_ivl_0", 0 0, L_0x561b28321800;  1 drivers
v0x561b282396e0_0 .net *"_ivl_4", 0 0, L_0x561b28321980;  1 drivers
v0x561b282397c0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28239860_0 .net "enable", 0 0, L_0x561b28321b50;  1 drivers
v0x561b28239900_0 .net "preset", 0 0, L_0x7fcde0581340;  alias, 1 drivers
v0x561b282399a0_0 .net "q", 0 0, L_0x561b28321490;  alias, 1 drivers
v0x561b28239a40_0 .net "q_bar", 0 0, L_0x561b283216c0;  alias, 1 drivers
v0x561b28239ae0_0 .net "reset", 0 0, L_0x561b28320e50;  alias, 1 drivers
v0x561b28239bd0_0 .net "set", 0 0, L_0x561b28320c70;  alias, 1 drivers
S_0x561b28238930 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b282386d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28321360 .functor AND 1, L_0x561b28321870, L_0x7fcde0581340, C4<1>, C4<1>;
L_0x561b283213d0 .functor AND 1, L_0x561b28321360, L_0x561b283216c0, C4<1>, C4<1>;
L_0x561b28321490 .functor NOT 1, L_0x561b283213d0, C4<0>, C4<0>, C4<0>;
L_0x561b28321590 .functor AND 1, L_0x561b28321a40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28321600 .functor AND 1, L_0x561b28321590, L_0x561b28321490, C4<1>, C4<1>;
L_0x561b283216c0 .functor NOT 1, L_0x561b28321600, C4<0>, C4<0>, C4<0>;
v0x561b28238bf0_0 .net *"_ivl_0", 0 0, L_0x561b28321360;  1 drivers
v0x561b28238cf0_0 .net *"_ivl_2", 0 0, L_0x561b283213d0;  1 drivers
v0x561b28238dd0_0 .net *"_ivl_6", 0 0, L_0x561b28321590;  1 drivers
v0x561b28238e90_0 .net *"_ivl_8", 0 0, L_0x561b28321600;  1 drivers
v0x561b28238f70_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28239060_0 .net "preset", 0 0, L_0x7fcde0581340;  alias, 1 drivers
v0x561b28239150_0 .net "q", 0 0, L_0x561b28321490;  alias, 1 drivers
v0x561b28239210_0 .net "q_bar", 0 0, L_0x561b283216c0;  alias, 1 drivers
v0x561b282392d0_0 .net "reset", 0 0, L_0x561b28321a40;  1 drivers
v0x561b28239420_0 .net "set", 0 0, L_0x561b28321870;  1 drivers
S_0x561b2823ae70 .scope module, "sb[5]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28322fc0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326970, C4<1>, C4<1>;
L_0x561b28323030 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b283230a0 .functor AND 1, L_0x561b28323030, L_0x561b28322890, C4<1>, C4<1>;
L_0x561b28323160 .functor OR 1, L_0x561b28322fc0, L_0x561b283230a0, C4<0>, C4<0>;
L_0x561b2840eff0 .functor BUFT 1, L_0x561b28322890, C4<0>, C4<0>, C4<0>;
v0x561b2823e7a0_0 .net *"_ivl_4", 0 0, L_0x561b28322fc0;  1 drivers
v0x561b2823e8a0_0 .net *"_ivl_6", 0 0, L_0x561b28323030;  1 drivers
v0x561b2823e980_0 .net *"_ivl_8", 0 0, L_0x561b283230a0;  1 drivers
v0x561b2823ea40_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2823eae0_0 .net "data", 0 0, L_0x561b28326970;  1 drivers
v0x561b2823ebf0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b2823ec90_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b2823ed30_0 .net "out", 0 0, L_0x561b2840eff0;  1 drivers
v0x561b2823edf0_0 .net "q", 0 0, L_0x561b28322890;  1 drivers
v0x561b2823ef20_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2823b0c0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2823ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283226a0 .functor NOT 1, L_0x561b28323160, C4<0>, C4<0>, C4<0>;
L_0x561b28322f50 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b2823e0d0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823e190_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2823e250_0 .net "d", 0 0, L_0x561b28323160;  1 drivers
v0x561b2823e2f0_0 .net "master_q", 0 0, L_0x561b28322070;  1 drivers
v0x561b2823e390_0 .net "master_q_bar", 0 0, L_0x561b28322250;  1 drivers
L_0x7fcde0581388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b2823e480_0 .net "preset", 0 0, L_0x7fcde0581388;  1 drivers
v0x561b2823e5b0_0 .net "q", 0 0, L_0x561b28322890;  alias, 1 drivers
v0x561b2823e650_0 .net "q_bar", 0 0, L_0x561b28322ac0;  1 drivers
S_0x561b2823b350 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2823b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28322350 .functor AND 1, L_0x561b28323160, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28322410 .functor NOT 1, L_0x561b28322350, C4<0>, C4<0>, C4<0>;
L_0x561b28322520 .functor AND 1, L_0x561b283226a0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28322590 .functor NOT 1, L_0x561b28322520, C4<0>, C4<0>, C4<0>;
v0x561b2823c290_0 .net *"_ivl_0", 0 0, L_0x561b28322350;  1 drivers
v0x561b2823c390_0 .net *"_ivl_4", 0 0, L_0x561b28322520;  1 drivers
v0x561b2823c470_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823c510_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b2823c5b0_0 .net "preset", 0 0, L_0x7fcde0581388;  alias, 1 drivers
v0x561b2823c650_0 .net "q", 0 0, L_0x561b28322070;  alias, 1 drivers
v0x561b2823c6f0_0 .net "q_bar", 0 0, L_0x561b28322250;  alias, 1 drivers
v0x561b2823c790_0 .net "reset", 0 0, L_0x561b283226a0;  1 drivers
v0x561b2823c830_0 .net "set", 0 0, L_0x561b28323160;  alias, 1 drivers
S_0x561b2823b5f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2823b350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28321eb0 .functor AND 1, L_0x561b28322410, L_0x7fcde0581388, C4<1>, C4<1>;
L_0x561b28321f20 .functor AND 1, L_0x561b28321eb0, L_0x561b28322250, C4<1>, C4<1>;
L_0x561b28322070 .functor NOT 1, L_0x561b28321f20, C4<0>, C4<0>, C4<0>;
L_0x561b28322170 .functor AND 1, L_0x561b28322590, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283221e0 .functor AND 1, L_0x561b28322170, L_0x561b28322070, C4<1>, C4<1>;
L_0x561b28322250 .functor NOT 1, L_0x561b283221e0, C4<0>, C4<0>, C4<0>;
v0x561b2823b8d0_0 .net *"_ivl_0", 0 0, L_0x561b28321eb0;  1 drivers
v0x561b2823b9d0_0 .net *"_ivl_2", 0 0, L_0x561b28321f20;  1 drivers
v0x561b2823bab0_0 .net *"_ivl_6", 0 0, L_0x561b28322170;  1 drivers
v0x561b2823bb70_0 .net *"_ivl_8", 0 0, L_0x561b283221e0;  1 drivers
v0x561b2823bc50_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823bd40_0 .net "preset", 0 0, L_0x7fcde0581388;  alias, 1 drivers
v0x561b2823be00_0 .net "q", 0 0, L_0x561b28322070;  alias, 1 drivers
v0x561b2823bec0_0 .net "q_bar", 0 0, L_0x561b28322250;  alias, 1 drivers
v0x561b2823bf80_0 .net "reset", 0 0, L_0x561b28322590;  1 drivers
v0x561b2823c0d0_0 .net "set", 0 0, L_0x561b28322410;  1 drivers
S_0x561b2823ca00 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2823b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28322c00 .functor AND 1, L_0x561b28322070, L_0x561b28322f50, C4<1>, C4<1>;
L_0x561b28322c70 .functor NOT 1, L_0x561b28322c00, C4<0>, C4<0>, C4<0>;
L_0x561b28322d80 .functor AND 1, L_0x561b28322250, L_0x561b28322f50, C4<1>, C4<1>;
L_0x561b28322e40 .functor NOT 1, L_0x561b28322d80, C4<0>, C4<0>, C4<0>;
v0x561b2823d910_0 .net *"_ivl_0", 0 0, L_0x561b28322c00;  1 drivers
v0x561b2823da10_0 .net *"_ivl_4", 0 0, L_0x561b28322d80;  1 drivers
v0x561b2823daf0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823db90_0 .net "enable", 0 0, L_0x561b28322f50;  1 drivers
v0x561b2823dc30_0 .net "preset", 0 0, L_0x7fcde0581388;  alias, 1 drivers
v0x561b2823dcd0_0 .net "q", 0 0, L_0x561b28322890;  alias, 1 drivers
v0x561b2823dd70_0 .net "q_bar", 0 0, L_0x561b28322ac0;  alias, 1 drivers
v0x561b2823de10_0 .net "reset", 0 0, L_0x561b28322250;  alias, 1 drivers
v0x561b2823df00_0 .net "set", 0 0, L_0x561b28322070;  alias, 1 drivers
S_0x561b2823cc60 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2823ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28322760 .functor AND 1, L_0x561b28322c70, L_0x7fcde0581388, C4<1>, C4<1>;
L_0x561b283227d0 .functor AND 1, L_0x561b28322760, L_0x561b28322ac0, C4<1>, C4<1>;
L_0x561b28322890 .functor NOT 1, L_0x561b283227d0, C4<0>, C4<0>, C4<0>;
L_0x561b28322990 .functor AND 1, L_0x561b28322e40, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28322a00 .functor AND 1, L_0x561b28322990, L_0x561b28322890, C4<1>, C4<1>;
L_0x561b28322ac0 .functor NOT 1, L_0x561b28322a00, C4<0>, C4<0>, C4<0>;
v0x561b2823cf20_0 .net *"_ivl_0", 0 0, L_0x561b28322760;  1 drivers
v0x561b2823d020_0 .net *"_ivl_2", 0 0, L_0x561b283227d0;  1 drivers
v0x561b2823d100_0 .net *"_ivl_6", 0 0, L_0x561b28322990;  1 drivers
v0x561b2823d1c0_0 .net *"_ivl_8", 0 0, L_0x561b28322a00;  1 drivers
v0x561b2823d2a0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823d390_0 .net "preset", 0 0, L_0x7fcde0581388;  alias, 1 drivers
v0x561b2823d480_0 .net "q", 0 0, L_0x561b28322890;  alias, 1 drivers
v0x561b2823d540_0 .net "q_bar", 0 0, L_0x561b28322ac0;  alias, 1 drivers
v0x561b2823d600_0 .net "reset", 0 0, L_0x561b28322e40;  1 drivers
v0x561b2823d750_0 .net "set", 0 0, L_0x561b28322c70;  1 drivers
S_0x561b2823f080 .scope module, "sb[6]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b283243c0 .functor AND 1, L_0x561b28326dc0, L_0x561b28326aa0, C4<1>, C4<1>;
L_0x561b28324430 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b283244a0 .functor AND 1, L_0x561b28324430, L_0x561b28323c90, C4<1>, C4<1>;
L_0x561b28324560 .functor OR 1, L_0x561b283243c0, L_0x561b283244a0, C4<0>, C4<0>;
L_0x561b2840f0b0 .functor BUFT 1, L_0x561b28323c90, C4<0>, C4<0>, C4<0>;
v0x561b28242a80_0 .net *"_ivl_4", 0 0, L_0x561b283243c0;  1 drivers
v0x561b28242b80_0 .net *"_ivl_6", 0 0, L_0x561b28324430;  1 drivers
v0x561b28242c60_0 .net *"_ivl_8", 0 0, L_0x561b283244a0;  1 drivers
v0x561b28242d20_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28242dc0_0 .net "data", 0 0, L_0x561b28326aa0;  1 drivers
v0x561b28242ed0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b28242f70_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b28243010_0 .net "out", 0 0, L_0x561b2840f0b0;  1 drivers
v0x561b282430d0_0 .net "q", 0 0, L_0x561b28323c90;  1 drivers
v0x561b28243200_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b2823f2d0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b2823f080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28323aa0 .functor NOT 1, L_0x561b28324560, C4<0>, C4<0>, C4<0>;
L_0x561b28324350 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b282423b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28242470_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28242530_0 .net "d", 0 0, L_0x561b28324560;  1 drivers
v0x561b282425d0_0 .net "master_q", 0 0, L_0x561b28323470;  1 drivers
v0x561b28242670_0 .net "master_q_bar", 0 0, L_0x561b28323650;  1 drivers
L_0x7fcde05813d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28242760_0 .net "preset", 0 0, L_0x7fcde05813d0;  1 drivers
v0x561b28242890_0 .net "q", 0 0, L_0x561b28323c90;  alias, 1 drivers
v0x561b28242930_0 .net "q_bar", 0 0, L_0x561b28323ec0;  1 drivers
S_0x561b2823f5b0 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b2823f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28323750 .functor AND 1, L_0x561b28324560, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28323810 .functor NOT 1, L_0x561b28323750, C4<0>, C4<0>, C4<0>;
L_0x561b28323920 .functor AND 1, L_0x561b28323aa0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28323990 .functor NOT 1, L_0x561b28323920, C4<0>, C4<0>, C4<0>;
v0x561b28240540_0 .net *"_ivl_0", 0 0, L_0x561b28323750;  1 drivers
v0x561b28240640_0 .net *"_ivl_4", 0 0, L_0x561b28323920;  1 drivers
v0x561b28240720_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282407c0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28240860_0 .net "preset", 0 0, L_0x7fcde05813d0;  alias, 1 drivers
v0x561b28240900_0 .net "q", 0 0, L_0x561b28323470;  alias, 1 drivers
v0x561b282409a0_0 .net "q_bar", 0 0, L_0x561b28323650;  alias, 1 drivers
v0x561b28240a40_0 .net "reset", 0 0, L_0x561b28323aa0;  1 drivers
v0x561b28240ae0_0 .net "set", 0 0, L_0x561b28324560;  alias, 1 drivers
S_0x561b2823f8a0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b2823f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283232b0 .functor AND 1, L_0x561b28323810, L_0x7fcde05813d0, C4<1>, C4<1>;
L_0x561b28323320 .functor AND 1, L_0x561b283232b0, L_0x561b28323650, C4<1>, C4<1>;
L_0x561b28323470 .functor NOT 1, L_0x561b28323320, C4<0>, C4<0>, C4<0>;
L_0x561b28323570 .functor AND 1, L_0x561b28323990, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b283235e0 .functor AND 1, L_0x561b28323570, L_0x561b28323470, C4<1>, C4<1>;
L_0x561b28323650 .functor NOT 1, L_0x561b283235e0, C4<0>, C4<0>, C4<0>;
v0x561b2823fb80_0 .net *"_ivl_0", 0 0, L_0x561b283232b0;  1 drivers
v0x561b2823fc80_0 .net *"_ivl_2", 0 0, L_0x561b28323320;  1 drivers
v0x561b2823fd60_0 .net *"_ivl_6", 0 0, L_0x561b28323570;  1 drivers
v0x561b2823fe20_0 .net *"_ivl_8", 0 0, L_0x561b283235e0;  1 drivers
v0x561b2823ff00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b2823fff0_0 .net "preset", 0 0, L_0x7fcde05813d0;  alias, 1 drivers
v0x561b282400b0_0 .net "q", 0 0, L_0x561b28323470;  alias, 1 drivers
v0x561b28240170_0 .net "q_bar", 0 0, L_0x561b28323650;  alias, 1 drivers
v0x561b28240230_0 .net "reset", 0 0, L_0x561b28323990;  1 drivers
v0x561b28240380_0 .net "set", 0 0, L_0x561b28323810;  1 drivers
S_0x561b28240cb0 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b2823f2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28324000 .functor AND 1, L_0x561b28323470, L_0x561b28324350, C4<1>, C4<1>;
L_0x561b28324070 .functor NOT 1, L_0x561b28324000, C4<0>, C4<0>, C4<0>;
L_0x561b28324180 .functor AND 1, L_0x561b28323650, L_0x561b28324350, C4<1>, C4<1>;
L_0x561b28324240 .functor NOT 1, L_0x561b28324180, C4<0>, C4<0>, C4<0>;
v0x561b28241bf0_0 .net *"_ivl_0", 0 0, L_0x561b28324000;  1 drivers
v0x561b28241cf0_0 .net *"_ivl_4", 0 0, L_0x561b28324180;  1 drivers
v0x561b28241dd0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28241e70_0 .net "enable", 0 0, L_0x561b28324350;  1 drivers
v0x561b28241f10_0 .net "preset", 0 0, L_0x7fcde05813d0;  alias, 1 drivers
v0x561b28241fb0_0 .net "q", 0 0, L_0x561b28323c90;  alias, 1 drivers
v0x561b28242050_0 .net "q_bar", 0 0, L_0x561b28323ec0;  alias, 1 drivers
v0x561b282420f0_0 .net "reset", 0 0, L_0x561b28323650;  alias, 1 drivers
v0x561b282421e0_0 .net "set", 0 0, L_0x561b28323470;  alias, 1 drivers
S_0x561b28240f10 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28240cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28323b60 .functor AND 1, L_0x561b28324070, L_0x7fcde05813d0, C4<1>, C4<1>;
L_0x561b28323bd0 .functor AND 1, L_0x561b28323b60, L_0x561b28323ec0, C4<1>, C4<1>;
L_0x561b28323c90 .functor NOT 1, L_0x561b28323bd0, C4<0>, C4<0>, C4<0>;
L_0x561b28323d90 .functor AND 1, L_0x561b28324240, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28323e00 .functor AND 1, L_0x561b28323d90, L_0x561b28323c90, C4<1>, C4<1>;
L_0x561b28323ec0 .functor NOT 1, L_0x561b28323e00, C4<0>, C4<0>, C4<0>;
v0x561b282411d0_0 .net *"_ivl_0", 0 0, L_0x561b28323b60;  1 drivers
v0x561b282412d0_0 .net *"_ivl_2", 0 0, L_0x561b28323bd0;  1 drivers
v0x561b282413b0_0 .net *"_ivl_6", 0 0, L_0x561b28323d90;  1 drivers
v0x561b282414a0_0 .net *"_ivl_8", 0 0, L_0x561b28323e00;  1 drivers
v0x561b28241580_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28241670_0 .net "preset", 0 0, L_0x7fcde05813d0;  alias, 1 drivers
v0x561b28241760_0 .net "q", 0 0, L_0x561b28323c90;  alias, 1 drivers
v0x561b28241820_0 .net "q_bar", 0 0, L_0x561b28323ec0;  alias, 1 drivers
v0x561b282418e0_0 .net "reset", 0 0, L_0x561b28324240;  1 drivers
v0x561b28241a30_0 .net "set", 0 0, L_0x561b28324070;  1 drivers
S_0x561b28243360 .scope module, "sb[7]" "sb_register" 4 18, 4 1 0, S_0x561b28225b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_in";
    .port_info 2 /INPUT 1 "enable_out";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "out";
L_0x561b28325820 .functor AND 1, L_0x561b28326dc0, L_0x561b28326b90, C4<1>, C4<1>;
L_0x561b28325890 .functor NOT 1, L_0x561b28326dc0, C4<0>, C4<0>, C4<0>;
L_0x561b28325900 .functor AND 1, L_0x561b28325890, L_0x561b283250f0, C4<1>, C4<1>;
L_0x561b283259c0 .functor OR 1, L_0x561b28325820, L_0x561b28325900, C4<0>, C4<0>;
L_0x561b2840f170 .functor BUFT 1, L_0x561b283250f0, C4<0>, C4<0>, C4<0>;
v0x561b28246d60_0 .net *"_ivl_4", 0 0, L_0x561b28325820;  1 drivers
v0x561b28246e60_0 .net *"_ivl_6", 0 0, L_0x561b28325890;  1 drivers
v0x561b28246f40_0 .net *"_ivl_8", 0 0, L_0x561b28325900;  1 drivers
v0x561b28247000_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b282470a0_0 .net "data", 0 0, L_0x561b28326b90;  1 drivers
v0x561b282471b0_0 .net "enable_in", 0 0, L_0x561b28326dc0;  alias, 1 drivers
v0x561b28247250_0 .net "enable_out", 0 0, L_0x7fcde0581460;  alias, 1 drivers
v0x561b282472f0_0 .net "out", 0 0, L_0x561b2840f170;  1 drivers
v0x561b282473b0_0 .net "q", 0 0, L_0x561b283250f0;  1 drivers
v0x561b282474e0_0 .net "reset", 0 0, v0x561b28258580_0;  alias, 1 drivers
S_0x561b282435b0 .scope module, "dff" "d_ff" 4 6, 5 2 0, S_0x561b28243360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28324f00 .functor NOT 1, L_0x561b283259c0, C4<0>, C4<0>, C4<0>;
L_0x561b283257b0 .functor NOT 1, v0x561b28258420_0, C4<0>, C4<0>, C4<0>;
v0x561b28246690_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28246750_0 .net "clk", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28246810_0 .net "d", 0 0, L_0x561b283259c0;  1 drivers
v0x561b282468b0_0 .net "master_q", 0 0, L_0x561b28324870;  1 drivers
v0x561b28246950_0 .net "master_q_bar", 0 0, L_0x561b28324a80;  1 drivers
L_0x7fcde0581418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561b28246a40_0 .net "preset", 0 0, L_0x7fcde0581418;  1 drivers
v0x561b28246b70_0 .net "q", 0 0, L_0x561b283250f0;  alias, 1 drivers
v0x561b28246c10_0 .net "q_bar", 0 0, L_0x561b28325320;  1 drivers
S_0x561b28243890 .scope module, "master_gsr" "gated_sr_latch" 5 7, 6 8 0, S_0x561b282435b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28324b80 .functor AND 1, L_0x561b283259c0, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28324c40 .functor NOT 1, L_0x561b28324b80, C4<0>, C4<0>, C4<0>;
L_0x561b28324d50 .functor AND 1, L_0x561b28324f00, v0x561b28258420_0, C4<1>, C4<1>;
L_0x561b28324dc0 .functor NOT 1, L_0x561b28324d50, C4<0>, C4<0>, C4<0>;
v0x561b28244820_0 .net *"_ivl_0", 0 0, L_0x561b28324b80;  1 drivers
v0x561b28244920_0 .net *"_ivl_4", 0 0, L_0x561b28324d50;  1 drivers
v0x561b28244a00_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28244aa0_0 .net "enable", 0 0, v0x561b28258420_0;  alias, 1 drivers
v0x561b28244b40_0 .net "preset", 0 0, L_0x7fcde0581418;  alias, 1 drivers
v0x561b28244be0_0 .net "q", 0 0, L_0x561b28324870;  alias, 1 drivers
v0x561b28244c80_0 .net "q_bar", 0 0, L_0x561b28324a80;  alias, 1 drivers
v0x561b28244d20_0 .net "reset", 0 0, L_0x561b28324f00;  1 drivers
v0x561b28244dc0_0 .net "set", 0 0, L_0x561b283259c0;  alias, 1 drivers
S_0x561b28243b80 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28243890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b283246b0 .functor AND 1, L_0x561b28324c40, L_0x7fcde0581418, C4<1>, C4<1>;
L_0x561b28324720 .functor AND 1, L_0x561b283246b0, L_0x561b28324a80, C4<1>, C4<1>;
L_0x561b28324870 .functor NOT 1, L_0x561b28324720, C4<0>, C4<0>, C4<0>;
L_0x561b28324970 .functor AND 1, L_0x561b28324dc0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28324a10 .functor AND 1, L_0x561b28324970, L_0x561b28324870, C4<1>, C4<1>;
L_0x561b28324a80 .functor NOT 1, L_0x561b28324a10, C4<0>, C4<0>, C4<0>;
v0x561b28243e60_0 .net *"_ivl_0", 0 0, L_0x561b283246b0;  1 drivers
v0x561b28243f60_0 .net *"_ivl_2", 0 0, L_0x561b28324720;  1 drivers
v0x561b28244040_0 .net *"_ivl_6", 0 0, L_0x561b28324970;  1 drivers
v0x561b28244100_0 .net *"_ivl_8", 0 0, L_0x561b28324a10;  1 drivers
v0x561b282441e0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b282442d0_0 .net "preset", 0 0, L_0x7fcde0581418;  alias, 1 drivers
v0x561b28244390_0 .net "q", 0 0, L_0x561b28324870;  alias, 1 drivers
v0x561b28244450_0 .net "q_bar", 0 0, L_0x561b28324a80;  alias, 1 drivers
v0x561b28244510_0 .net "reset", 0 0, L_0x561b28324dc0;  1 drivers
v0x561b28244660_0 .net "set", 0 0, L_0x561b28324c40;  1 drivers
S_0x561b28244f90 .scope module, "slave_gsr" "gated_sr_latch" 5 17, 6 8 0, S_0x561b282435b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "set";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q";
    .port_info 6 /OUTPUT 1 "q_bar";
L_0x561b28325460 .functor AND 1, L_0x561b28324870, L_0x561b283257b0, C4<1>, C4<1>;
L_0x561b283254d0 .functor NOT 1, L_0x561b28325460, C4<0>, C4<0>, C4<0>;
L_0x561b283255e0 .functor AND 1, L_0x561b28324a80, L_0x561b283257b0, C4<1>, C4<1>;
L_0x561b283256a0 .functor NOT 1, L_0x561b283255e0, C4<0>, C4<0>, C4<0>;
v0x561b28245ed0_0 .net *"_ivl_0", 0 0, L_0x561b28325460;  1 drivers
v0x561b28245fd0_0 .net *"_ivl_4", 0 0, L_0x561b283255e0;  1 drivers
v0x561b282460b0_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28246150_0 .net "enable", 0 0, L_0x561b283257b0;  1 drivers
v0x561b282461f0_0 .net "preset", 0 0, L_0x7fcde0581418;  alias, 1 drivers
v0x561b28246290_0 .net "q", 0 0, L_0x561b283250f0;  alias, 1 drivers
v0x561b28246330_0 .net "q_bar", 0 0, L_0x561b28325320;  alias, 1 drivers
v0x561b282463d0_0 .net "reset", 0 0, L_0x561b28324a80;  alias, 1 drivers
v0x561b282464c0_0 .net "set", 0 0, L_0x561b28324870;  alias, 1 drivers
S_0x561b282451f0 .scope module, "sr" "sr_latch" 6 9, 6 2 0, S_0x561b28244f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "set";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "preset";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x561b28324fc0 .functor AND 1, L_0x561b283254d0, L_0x7fcde0581418, C4<1>, C4<1>;
L_0x561b28325030 .functor AND 1, L_0x561b28324fc0, L_0x561b28325320, C4<1>, C4<1>;
L_0x561b283250f0 .functor NOT 1, L_0x561b28325030, C4<0>, C4<0>, C4<0>;
L_0x561b283251f0 .functor AND 1, L_0x561b283256a0, v0x561b28258580_0, C4<1>, C4<1>;
L_0x561b28325260 .functor AND 1, L_0x561b283251f0, L_0x561b283250f0, C4<1>, C4<1>;
L_0x561b28325320 .functor NOT 1, L_0x561b28325260, C4<0>, C4<0>, C4<0>;
v0x561b282454b0_0 .net *"_ivl_0", 0 0, L_0x561b28324fc0;  1 drivers
v0x561b282455b0_0 .net *"_ivl_2", 0 0, L_0x561b28325030;  1 drivers
v0x561b28245690_0 .net *"_ivl_6", 0 0, L_0x561b283251f0;  1 drivers
v0x561b28245780_0 .net *"_ivl_8", 0 0, L_0x561b28325260;  1 drivers
v0x561b28245860_0 .net "clear", 0 0, v0x561b28258580_0;  alias, 1 drivers
v0x561b28245950_0 .net "preset", 0 0, L_0x7fcde0581418;  alias, 1 drivers
v0x561b28245a40_0 .net "q", 0 0, L_0x561b283250f0;  alias, 1 drivers
v0x561b28245b00_0 .net "q_bar", 0 0, L_0x561b28325320;  alias, 1 drivers
v0x561b28245bc0_0 .net "reset", 0 0, L_0x561b283256a0;  1 drivers
v0x561b28245d10_0 .net "set", 0 0, L_0x561b283254d0;  1 drivers
S_0x561b28247c10 .scope module, "sub" "subtract" 13 48, 8 75 0, S_0x561b280b1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "sign";
L_0x7fcde0582f60 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x561b2839a570 .functor NOT 8, L_0x7fcde0582f60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561b28253e60_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b28254050_0 .net "b", 7 0, L_0x7fcde0582f60;  1 drivers
v0x561b28254130_0 .net "b_p", 7 0, L_0x561b2839a630;  1 drivers
v0x561b28254220_0 .net "c", 7 0, L_0x561b2839e700;  alias, 1 drivers
v0x561b282542e0_0 .net "carry", 0 0, L_0x561b2839a2f0;  1 drivers
v0x561b28254420_0 .net "sign", 0 0, L_0x561b2839e330;  1 drivers
S_0x561b28247e60 .scope module, "a0" "add" 8 79, 8 1 0, S_0x561b28247c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde05e61c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b2824d850_0 name=_ivl_81
v0x561b2824d950_0 .net "a", 7 0, L_0x561b2839a570;  1 drivers
L_0x7fcde0582ed0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561b2824da30_0 .net "b", 7 0, L_0x7fcde0582ed0;  1 drivers
v0x561b2824daf0_0 .net "c", 7 0, L_0x561b2839a630;  alias, 1 drivers
v0x561b2824dbd0_0 .net "carry", 0 0, L_0x561b2839a2f0;  alias, 1 drivers
v0x561b2824dc70_0 .net "cout", 7 0, L_0x561b2840f610;  1 drivers
L_0x561b28396e00 .part L_0x561b2839a570, 0, 1;
L_0x561b28396ea0 .part L_0x7fcde0582ed0, 0, 1;
L_0x561b28397440 .part L_0x561b2839a570, 1, 1;
L_0x561b28397570 .part L_0x7fcde0582ed0, 1, 1;
L_0x561b283976a0 .part L_0x561b2840f610, 0, 1;
L_0x561b28397c50 .part L_0x561b2839a570, 2, 1;
L_0x561b28397dc0 .part L_0x7fcde0582ed0, 2, 1;
L_0x561b28397ef0 .part L_0x561b2840f610, 1, 1;
L_0x561b28398330 .part L_0x561b2839a570, 3, 1;
L_0x561b283984f0 .part L_0x7fcde0582ed0, 3, 1;
L_0x561b283986b0 .part L_0x561b2840f610, 2, 1;
L_0x561b28398b20 .part L_0x561b2839a570, 4, 1;
L_0x561b28398cc0 .part L_0x7fcde0582ed0, 4, 1;
L_0x561b28398df0 .part L_0x561b2840f610, 3, 1;
L_0x561b28399380 .part L_0x561b2839a570, 5, 1;
L_0x561b283994b0 .part L_0x7fcde0582ed0, 5, 1;
L_0x561b28399670 .part L_0x561b2840f610, 4, 1;
L_0x561b28399bb0 .part L_0x561b2839a570, 6, 1;
L_0x561b28399d80 .part L_0x7fcde0582ed0, 6, 1;
L_0x561b28399e20 .part L_0x561b2840f610, 5, 1;
L_0x561b28399ce0 .part L_0x561b2839a570, 7, 1;
L_0x561b2839a4d0 .part L_0x7fcde0582ed0, 7, 1;
L_0x561b28399ec0 .part L_0x561b2840f610, 6, 1;
LS_0x561b2839a630_0_0 .concat8 [ 1 1 1 1], L_0x561b283969b0, L_0x561b28397040, L_0x561b283977b0, L_0x561b2837a830;
LS_0x561b2839a630_0_4 .concat8 [ 1 1 1 1], L_0x561b283987c0, L_0x561b28398fa0, L_0x561b28399780, L_0x561b28399fe0;
L_0x561b2839a630 .concat8 [ 4 4 0 0], LS_0x561b2839a630_0_0, LS_0x561b2839a630_0_4;
LS_0x561b2840f610_0_0 .concat [ 1 1 1 1], L_0x561b28396cb0, L_0x561b283972f0, L_0x561b28397b00, L_0x561b28398220;
LS_0x561b2840f610_0_4 .concat [ 1 1 1 1], L_0x561b283989d0, L_0x561b28399230, L_0x561b28399a60, o0x7fcde05e61c8;
L_0x561b2840f610 .concat [ 4 4 0 0], LS_0x561b2840f610_0_0, LS_0x561b2840f610_0_4;
S_0x561b282480d0 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28396550 .functor XOR 1, L_0x561b28396e00, L_0x561b28396ea0, C4<0>, C4<0>;
L_0x7fcde0582e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b283969b0 .functor XOR 1, L_0x7fcde0582e88, L_0x561b28396550, C4<0>, C4<0>;
L_0x561b28396a20 .functor XOR 1, L_0x561b28396e00, L_0x561b28396ea0, C4<0>, C4<0>;
L_0x561b28396b30 .functor AND 1, L_0x7fcde0582e88, L_0x561b28396a20, C4<1>, C4<1>;
L_0x561b28396c40 .functor AND 1, L_0x561b28396e00, L_0x561b28396ea0, C4<1>, C4<1>;
L_0x561b28396cb0 .functor OR 1, L_0x561b28396b30, L_0x561b28396c40, C4<0>, C4<0>;
v0x561b28248350_0 .net *"_ivl_0", 0 0, L_0x561b28396550;  1 drivers
v0x561b28248450_0 .net *"_ivl_4", 0 0, L_0x561b28396a20;  1 drivers
v0x561b28248530_0 .net *"_ivl_6", 0 0, L_0x561b28396b30;  1 drivers
v0x561b28248620_0 .net *"_ivl_8", 0 0, L_0x561b28396c40;  1 drivers
v0x561b28248700_0 .net "a", 0 0, L_0x561b28396e00;  1 drivers
v0x561b28248810_0 .net "b", 0 0, L_0x561b28396ea0;  1 drivers
v0x561b282488d0_0 .net "c", 0 0, L_0x561b283969b0;  1 drivers
v0x561b28248990_0 .net "cin", 0 0, L_0x7fcde0582e88;  1 drivers
v0x561b28248a50_0 .net "cout", 0 0, L_0x561b28396cb0;  1 drivers
S_0x561b28248bb0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28396fd0 .functor XOR 1, L_0x561b28397440, L_0x561b28397570, C4<0>, C4<0>;
L_0x561b28397040 .functor XOR 1, L_0x561b283976a0, L_0x561b28396fd0, C4<0>, C4<0>;
L_0x561b283970b0 .functor XOR 1, L_0x561b28397440, L_0x561b28397570, C4<0>, C4<0>;
L_0x561b28397170 .functor AND 1, L_0x561b283976a0, L_0x561b283970b0, C4<1>, C4<1>;
L_0x561b28397280 .functor AND 1, L_0x561b28397440, L_0x561b28397570, C4<1>, C4<1>;
L_0x561b283972f0 .functor OR 1, L_0x561b28397170, L_0x561b28397280, C4<0>, C4<0>;
v0x561b28248de0_0 .net *"_ivl_0", 0 0, L_0x561b28396fd0;  1 drivers
v0x561b28248ec0_0 .net *"_ivl_4", 0 0, L_0x561b283970b0;  1 drivers
v0x561b28248fa0_0 .net *"_ivl_6", 0 0, L_0x561b28397170;  1 drivers
v0x561b28249090_0 .net *"_ivl_8", 0 0, L_0x561b28397280;  1 drivers
v0x561b28249170_0 .net "a", 0 0, L_0x561b28397440;  1 drivers
v0x561b28249280_0 .net "b", 0 0, L_0x561b28397570;  1 drivers
v0x561b28249340_0 .net "c", 0 0, L_0x561b28397040;  1 drivers
v0x561b28249400_0 .net "cin", 0 0, L_0x561b283976a0;  1 drivers
v0x561b282494c0_0 .net "cout", 0 0, L_0x561b283972f0;  1 drivers
S_0x561b28249620 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28397740 .functor XOR 1, L_0x561b28397c50, L_0x561b28397dc0, C4<0>, C4<0>;
L_0x561b283977b0 .functor XOR 1, L_0x561b28397ef0, L_0x561b28397740, C4<0>, C4<0>;
L_0x561b28397870 .functor XOR 1, L_0x561b28397c50, L_0x561b28397dc0, C4<0>, C4<0>;
L_0x561b28397980 .functor AND 1, L_0x561b28397ef0, L_0x561b28397870, C4<1>, C4<1>;
L_0x561b28397a90 .functor AND 1, L_0x561b28397c50, L_0x561b28397dc0, C4<1>, C4<1>;
L_0x561b28397b00 .functor OR 1, L_0x561b28397980, L_0x561b28397a90, C4<0>, C4<0>;
v0x561b28249860_0 .net *"_ivl_0", 0 0, L_0x561b28397740;  1 drivers
v0x561b28249940_0 .net *"_ivl_4", 0 0, L_0x561b28397870;  1 drivers
v0x561b28249a20_0 .net *"_ivl_6", 0 0, L_0x561b28397980;  1 drivers
v0x561b28249b10_0 .net *"_ivl_8", 0 0, L_0x561b28397a90;  1 drivers
v0x561b28249bf0_0 .net "a", 0 0, L_0x561b28397c50;  1 drivers
v0x561b28249d00_0 .net "b", 0 0, L_0x561b28397dc0;  1 drivers
v0x561b28249dc0_0 .net "c", 0 0, L_0x561b283977b0;  1 drivers
v0x561b28249e80_0 .net "cin", 0 0, L_0x561b28397ef0;  1 drivers
v0x561b28249f40_0 .net "cout", 0 0, L_0x561b28397b00;  1 drivers
S_0x561b2824a130 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2837a900 .functor XOR 1, L_0x561b28398330, L_0x561b283984f0, C4<0>, C4<0>;
L_0x561b2837a830 .functor XOR 1, L_0x561b283986b0, L_0x561b2837a900, C4<0>, C4<0>;
L_0x561b28397fe0 .functor XOR 1, L_0x561b28398330, L_0x561b283984f0, C4<0>, C4<0>;
L_0x561b283980a0 .functor AND 1, L_0x561b283986b0, L_0x561b28397fe0, C4<1>, C4<1>;
L_0x561b283981b0 .functor AND 1, L_0x561b28398330, L_0x561b283984f0, C4<1>, C4<1>;
L_0x561b28398220 .functor OR 1, L_0x561b283980a0, L_0x561b283981b0, C4<0>, C4<0>;
v0x561b2824a340_0 .net *"_ivl_0", 0 0, L_0x561b2837a900;  1 drivers
v0x561b2824a440_0 .net *"_ivl_4", 0 0, L_0x561b28397fe0;  1 drivers
v0x561b2824a520_0 .net *"_ivl_6", 0 0, L_0x561b283980a0;  1 drivers
v0x561b2824a610_0 .net *"_ivl_8", 0 0, L_0x561b283981b0;  1 drivers
v0x561b2824a6f0_0 .net "a", 0 0, L_0x561b28398330;  1 drivers
v0x561b2824a800_0 .net "b", 0 0, L_0x561b283984f0;  1 drivers
v0x561b2824a8c0_0 .net "c", 0 0, L_0x561b2837a830;  1 drivers
v0x561b2824a980_0 .net "cin", 0 0, L_0x561b283986b0;  1 drivers
v0x561b2824aa40_0 .net "cout", 0 0, L_0x561b28398220;  1 drivers
S_0x561b2824ac30 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28398750 .functor XOR 1, L_0x561b28398b20, L_0x561b28398cc0, C4<0>, C4<0>;
L_0x561b283987c0 .functor XOR 1, L_0x561b28398df0, L_0x561b28398750, C4<0>, C4<0>;
L_0x561b28398830 .functor XOR 1, L_0x561b28398b20, L_0x561b28398cc0, C4<0>, C4<0>;
L_0x561b283988a0 .functor AND 1, L_0x561b28398df0, L_0x561b28398830, C4<1>, C4<1>;
L_0x561b28398960 .functor AND 1, L_0x561b28398b20, L_0x561b28398cc0, C4<1>, C4<1>;
L_0x561b283989d0 .functor OR 1, L_0x561b283988a0, L_0x561b28398960, C4<0>, C4<0>;
v0x561b2824ae90_0 .net *"_ivl_0", 0 0, L_0x561b28398750;  1 drivers
v0x561b2824af90_0 .net *"_ivl_4", 0 0, L_0x561b28398830;  1 drivers
v0x561b2824b070_0 .net *"_ivl_6", 0 0, L_0x561b283988a0;  1 drivers
v0x561b2824b130_0 .net *"_ivl_8", 0 0, L_0x561b28398960;  1 drivers
v0x561b2824b210_0 .net "a", 0 0, L_0x561b28398b20;  1 drivers
v0x561b2824b320_0 .net "b", 0 0, L_0x561b28398cc0;  1 drivers
v0x561b2824b3e0_0 .net "c", 0 0, L_0x561b283987c0;  1 drivers
v0x561b2824b4a0_0 .net "cin", 0 0, L_0x561b28398df0;  1 drivers
v0x561b2824b560_0 .net "cout", 0 0, L_0x561b283989d0;  1 drivers
S_0x561b2824b750 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28398c50 .functor XOR 1, L_0x561b28399380, L_0x561b283994b0, C4<0>, C4<0>;
L_0x561b28398fa0 .functor XOR 1, L_0x561b28399670, L_0x561b28398c50, C4<0>, C4<0>;
L_0x561b28399010 .functor XOR 1, L_0x561b28399380, L_0x561b283994b0, C4<0>, C4<0>;
L_0x561b28399080 .functor AND 1, L_0x561b28399670, L_0x561b28399010, C4<1>, C4<1>;
L_0x561b283991c0 .functor AND 1, L_0x561b28399380, L_0x561b283994b0, C4<1>, C4<1>;
L_0x561b28399230 .functor OR 1, L_0x561b28399080, L_0x561b283991c0, C4<0>, C4<0>;
v0x561b2824b960_0 .net *"_ivl_0", 0 0, L_0x561b28398c50;  1 drivers
v0x561b2824ba60_0 .net *"_ivl_4", 0 0, L_0x561b28399010;  1 drivers
v0x561b2824bb40_0 .net *"_ivl_6", 0 0, L_0x561b28399080;  1 drivers
v0x561b2824bc30_0 .net *"_ivl_8", 0 0, L_0x561b283991c0;  1 drivers
v0x561b2824bd10_0 .net "a", 0 0, L_0x561b28399380;  1 drivers
v0x561b2824be20_0 .net "b", 0 0, L_0x561b283994b0;  1 drivers
v0x561b2824bee0_0 .net "c", 0 0, L_0x561b28398fa0;  1 drivers
v0x561b2824bfa0_0 .net "cin", 0 0, L_0x561b28399670;  1 drivers
v0x561b2824c060_0 .net "cout", 0 0, L_0x561b28399230;  1 drivers
S_0x561b2824c250 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28399710 .functor XOR 1, L_0x561b28399bb0, L_0x561b28399d80, C4<0>, C4<0>;
L_0x561b28399780 .functor XOR 1, L_0x561b28399e20, L_0x561b28399710, C4<0>, C4<0>;
L_0x561b283997f0 .functor XOR 1, L_0x561b28399bb0, L_0x561b28399d80, C4<0>, C4<0>;
L_0x561b283998b0 .functor AND 1, L_0x561b28399e20, L_0x561b283997f0, C4<1>, C4<1>;
L_0x561b283999f0 .functor AND 1, L_0x561b28399bb0, L_0x561b28399d80, C4<1>, C4<1>;
L_0x561b28399a60 .functor OR 1, L_0x561b283998b0, L_0x561b283999f0, C4<0>, C4<0>;
v0x561b2824c460_0 .net *"_ivl_0", 0 0, L_0x561b28399710;  1 drivers
v0x561b2824c560_0 .net *"_ivl_4", 0 0, L_0x561b283997f0;  1 drivers
v0x561b2824c640_0 .net *"_ivl_6", 0 0, L_0x561b283998b0;  1 drivers
v0x561b2824c730_0 .net *"_ivl_8", 0 0, L_0x561b283999f0;  1 drivers
v0x561b2824c810_0 .net "a", 0 0, L_0x561b28399bb0;  1 drivers
v0x561b2824c920_0 .net "b", 0 0, L_0x561b28399d80;  1 drivers
v0x561b2824c9e0_0 .net "c", 0 0, L_0x561b28399780;  1 drivers
v0x561b2824caa0_0 .net "cin", 0 0, L_0x561b28399e20;  1 drivers
v0x561b2824cb60_0 .net "cout", 0 0, L_0x561b28399a60;  1 drivers
S_0x561b2824cd50 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b28247e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b28399f70 .functor XOR 1, L_0x561b28399ce0, L_0x561b2839a4d0, C4<0>, C4<0>;
L_0x561b28399fe0 .functor XOR 1, L_0x561b28399ec0, L_0x561b28399f70, C4<0>, C4<0>;
L_0x561b2839a080 .functor XOR 1, L_0x561b28399ce0, L_0x561b2839a4d0, C4<0>, C4<0>;
L_0x561b2839a140 .functor AND 1, L_0x561b28399ec0, L_0x561b2839a080, C4<1>, C4<1>;
L_0x561b2839a280 .functor AND 1, L_0x561b28399ce0, L_0x561b2839a4d0, C4<1>, C4<1>;
L_0x561b2839a2f0 .functor OR 1, L_0x561b2839a140, L_0x561b2839a280, C4<0>, C4<0>;
v0x561b2824cf60_0 .net *"_ivl_0", 0 0, L_0x561b28399f70;  1 drivers
v0x561b2824d060_0 .net *"_ivl_4", 0 0, L_0x561b2839a080;  1 drivers
v0x561b2824d140_0 .net *"_ivl_6", 0 0, L_0x561b2839a140;  1 drivers
v0x561b2824d230_0 .net *"_ivl_8", 0 0, L_0x561b2839a280;  1 drivers
v0x561b2824d310_0 .net "a", 0 0, L_0x561b28399ce0;  1 drivers
v0x561b2824d420_0 .net "b", 0 0, L_0x561b2839a4d0;  1 drivers
v0x561b2824d4e0_0 .net "c", 0 0, L_0x561b28399fe0;  1 drivers
v0x561b2824d5a0_0 .net "cin", 0 0, L_0x561b28399ec0;  1 drivers
v0x561b2824d660_0 .net "cout", 0 0, L_0x561b2839a2f0;  alias, 1 drivers
S_0x561b2824dde0 .scope module, "a1" "add" 8 86, 8 1 0, S_0x561b28247c10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
    .port_info 3 /OUTPUT 1 "carry";
o0x7fcde05e7878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b28253900_0 name=_ivl_81
v0x561b28253a00_0 .net "a", 7 0, L_0x561b28326cd0;  alias, 1 drivers
v0x561b28253ac0_0 .net "b", 7 0, L_0x561b2839a630;  alias, 1 drivers
v0x561b28253b90_0 .net "c", 7 0, L_0x561b2839e700;  alias, 1 drivers
v0x561b28253c30_0 .net "carry", 0 0, L_0x561b2839e330;  alias, 1 drivers
v0x561b28253d20_0 .net "cout", 7 0, L_0x561b2840f9f0;  1 drivers
L_0x561b2839ae90 .part L_0x561b28326cd0, 0, 1;
L_0x561b2839af30 .part L_0x561b2839a630, 0, 1;
L_0x561b2839b510 .part L_0x561b28326cd0, 1, 1;
L_0x561b2839b640 .part L_0x561b2839a630, 1, 1;
L_0x561b2839b770 .part L_0x561b2840f9f0, 0, 1;
L_0x561b2839bcb0 .part L_0x561b28326cd0, 2, 1;
L_0x561b2839be20 .part L_0x561b2839a630, 2, 1;
L_0x561b2839bf50 .part L_0x561b2840f9f0, 1, 1;
L_0x561b2839c4f0 .part L_0x561b28326cd0, 3, 1;
L_0x561b2839c620 .part L_0x561b2839a630, 3, 1;
L_0x561b2839c750 .part L_0x561b2840f9f0, 2, 1;
L_0x561b2839cc40 .part L_0x561b28326cd0, 4, 1;
L_0x561b2839cde0 .part L_0x561b2839a630, 4, 1;
L_0x561b2839cf10 .part L_0x561b2840f9f0, 3, 1;
L_0x561b2839d390 .part L_0x561b28326cd0, 5, 1;
L_0x561b2839d4c0 .part L_0x561b2839a630, 5, 1;
L_0x561b2839d680 .part L_0x561b2840f9f0, 4, 1;
L_0x561b2839dbf0 .part L_0x561b28326cd0, 6, 1;
L_0x561b2839ddc0 .part L_0x561b2839a630, 6, 1;
L_0x561b2839de60 .part L_0x561b2840f9f0, 5, 1;
L_0x561b2839dd20 .part L_0x561b28326cd0, 7, 1;
L_0x561b2839e510 .part L_0x561b2839a630, 7, 1;
L_0x561b2839df00 .part L_0x561b2840f9f0, 6, 1;
LS_0x561b2839e700_0_0 .concat8 [ 1 1 1 1], L_0x561b2839aa40, L_0x561b2839b160, L_0x561b2839b880, L_0x561b2839c0b0;
LS_0x561b2839e700_0_4 .concat8 [ 1 1 1 1], L_0x561b2839c860, L_0x561b2839cfb0, L_0x561b2839d790, L_0x561b2839e020;
L_0x561b2839e700 .concat8 [ 4 4 0 0], LS_0x561b2839e700_0_0, LS_0x561b2839e700_0_4;
LS_0x561b2840f9f0_0_0 .concat [ 1 1 1 1], L_0x561b2839ad40, L_0x561b2839b3c0, L_0x561b2839bb60, L_0x561b2839c3e0;
LS_0x561b2840f9f0_0_4 .concat [ 1 1 1 1], L_0x561b2839caf0, L_0x561b2839d240, L_0x561b2839daa0, o0x7fcde05e7878;
L_0x561b2840f9f0 .concat [ 4 4 0 0], LS_0x561b2840f9f0_0_0, LS_0x561b2840f9f0_0_4;
S_0x561b2824e050 .scope module, "sba0" "sb_add" 8 5, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839a9d0 .functor XOR 1, L_0x561b2839ae90, L_0x561b2839af30, C4<0>, C4<0>;
L_0x7fcde0582f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x561b2839aa40 .functor XOR 1, L_0x7fcde0582f18, L_0x561b2839a9d0, C4<0>, C4<0>;
L_0x561b2839aab0 .functor XOR 1, L_0x561b2839ae90, L_0x561b2839af30, C4<0>, C4<0>;
L_0x561b2839abc0 .functor AND 1, L_0x7fcde0582f18, L_0x561b2839aab0, C4<1>, C4<1>;
L_0x561b2839acd0 .functor AND 1, L_0x561b2839ae90, L_0x561b2839af30, C4<1>, C4<1>;
L_0x561b2839ad40 .functor OR 1, L_0x561b2839abc0, L_0x561b2839acd0, C4<0>, C4<0>;
v0x561b2824e2e0_0 .net *"_ivl_0", 0 0, L_0x561b2839a9d0;  1 drivers
v0x561b2824e3e0_0 .net *"_ivl_4", 0 0, L_0x561b2839aab0;  1 drivers
v0x561b2824e4c0_0 .net *"_ivl_6", 0 0, L_0x561b2839abc0;  1 drivers
v0x561b2824e5b0_0 .net *"_ivl_8", 0 0, L_0x561b2839acd0;  1 drivers
v0x561b2824e690_0 .net "a", 0 0, L_0x561b2839ae90;  1 drivers
v0x561b2824e7a0_0 .net "b", 0 0, L_0x561b2839af30;  1 drivers
v0x561b2824e860_0 .net "c", 0 0, L_0x561b2839aa40;  1 drivers
v0x561b2824e920_0 .net "cin", 0 0, L_0x7fcde0582f18;  1 drivers
v0x561b2824e9e0_0 .net "cout", 0 0, L_0x561b2839ad40;  1 drivers
S_0x561b2824ebd0 .scope module, "sba1" "sb_add" 8 13, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839b0f0 .functor XOR 1, L_0x561b2839b510, L_0x561b2839b640, C4<0>, C4<0>;
L_0x561b2839b160 .functor XOR 1, L_0x561b2839b770, L_0x561b2839b0f0, C4<0>, C4<0>;
L_0x561b2839b1d0 .functor XOR 1, L_0x561b2839b510, L_0x561b2839b640, C4<0>, C4<0>;
L_0x561b2839b240 .functor AND 1, L_0x561b2839b770, L_0x561b2839b1d0, C4<1>, C4<1>;
L_0x561b2839b350 .functor AND 1, L_0x561b2839b510, L_0x561b2839b640, C4<1>, C4<1>;
L_0x561b2839b3c0 .functor OR 1, L_0x561b2839b240, L_0x561b2839b350, C4<0>, C4<0>;
v0x561b2824ee00_0 .net *"_ivl_0", 0 0, L_0x561b2839b0f0;  1 drivers
v0x561b2824eee0_0 .net *"_ivl_4", 0 0, L_0x561b2839b1d0;  1 drivers
v0x561b2824efc0_0 .net *"_ivl_6", 0 0, L_0x561b2839b240;  1 drivers
v0x561b2824f0b0_0 .net *"_ivl_8", 0 0, L_0x561b2839b350;  1 drivers
v0x561b2824f190_0 .net "a", 0 0, L_0x561b2839b510;  1 drivers
v0x561b2824f2a0_0 .net "b", 0 0, L_0x561b2839b640;  1 drivers
v0x561b2824f360_0 .net "c", 0 0, L_0x561b2839b160;  1 drivers
v0x561b2824f420_0 .net "cin", 0 0, L_0x561b2839b770;  1 drivers
v0x561b2824f4e0_0 .net "cout", 0 0, L_0x561b2839b3c0;  1 drivers
S_0x561b2824f6d0 .scope module, "sba2" "sb_add" 8 21, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839b810 .functor XOR 1, L_0x561b2839bcb0, L_0x561b2839be20, C4<0>, C4<0>;
L_0x561b2839b880 .functor XOR 1, L_0x561b2839bf50, L_0x561b2839b810, C4<0>, C4<0>;
L_0x561b2839b8f0 .functor XOR 1, L_0x561b2839bcb0, L_0x561b2839be20, C4<0>, C4<0>;
L_0x561b2839b9b0 .functor AND 1, L_0x561b2839bf50, L_0x561b2839b8f0, C4<1>, C4<1>;
L_0x561b2839baf0 .functor AND 1, L_0x561b2839bcb0, L_0x561b2839be20, C4<1>, C4<1>;
L_0x561b2839bb60 .functor OR 1, L_0x561b2839b9b0, L_0x561b2839baf0, C4<0>, C4<0>;
v0x561b2824f910_0 .net *"_ivl_0", 0 0, L_0x561b2839b810;  1 drivers
v0x561b2824f9f0_0 .net *"_ivl_4", 0 0, L_0x561b2839b8f0;  1 drivers
v0x561b2824fad0_0 .net *"_ivl_6", 0 0, L_0x561b2839b9b0;  1 drivers
v0x561b2824fbc0_0 .net *"_ivl_8", 0 0, L_0x561b2839baf0;  1 drivers
v0x561b2824fca0_0 .net "a", 0 0, L_0x561b2839bcb0;  1 drivers
v0x561b2824fdb0_0 .net "b", 0 0, L_0x561b2839be20;  1 drivers
v0x561b2824fe70_0 .net "c", 0 0, L_0x561b2839b880;  1 drivers
v0x561b2824ff30_0 .net "cin", 0 0, L_0x561b2839bf50;  1 drivers
v0x561b2824fff0_0 .net "cout", 0 0, L_0x561b2839bb60;  1 drivers
S_0x561b282501e0 .scope module, "sba3" "sb_add" 8 29, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839c040 .functor XOR 1, L_0x561b2839c4f0, L_0x561b2839c620, C4<0>, C4<0>;
L_0x561b2839c0b0 .functor XOR 1, L_0x561b2839c750, L_0x561b2839c040, C4<0>, C4<0>;
L_0x561b2839c120 .functor XOR 1, L_0x561b2839c4f0, L_0x561b2839c620, C4<0>, C4<0>;
L_0x561b2839c230 .functor AND 1, L_0x561b2839c750, L_0x561b2839c120, C4<1>, C4<1>;
L_0x561b2839c370 .functor AND 1, L_0x561b2839c4f0, L_0x561b2839c620, C4<1>, C4<1>;
L_0x561b2839c3e0 .functor OR 1, L_0x561b2839c230, L_0x561b2839c370, C4<0>, C4<0>;
v0x561b282503f0_0 .net *"_ivl_0", 0 0, L_0x561b2839c040;  1 drivers
v0x561b282504f0_0 .net *"_ivl_4", 0 0, L_0x561b2839c120;  1 drivers
v0x561b282505d0_0 .net *"_ivl_6", 0 0, L_0x561b2839c230;  1 drivers
v0x561b282506c0_0 .net *"_ivl_8", 0 0, L_0x561b2839c370;  1 drivers
v0x561b282507a0_0 .net "a", 0 0, L_0x561b2839c4f0;  1 drivers
v0x561b282508b0_0 .net "b", 0 0, L_0x561b2839c620;  1 drivers
v0x561b28250970_0 .net "c", 0 0, L_0x561b2839c0b0;  1 drivers
v0x561b28250a30_0 .net "cin", 0 0, L_0x561b2839c750;  1 drivers
v0x561b28250af0_0 .net "cout", 0 0, L_0x561b2839c3e0;  1 drivers
S_0x561b28250ce0 .scope module, "sba4" "sb_add" 8 37, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839c7f0 .functor XOR 1, L_0x561b2839cc40, L_0x561b2839cde0, C4<0>, C4<0>;
L_0x561b2839c860 .functor XOR 1, L_0x561b2839cf10, L_0x561b2839c7f0, C4<0>, C4<0>;
L_0x561b2839c8d0 .functor XOR 1, L_0x561b2839cc40, L_0x561b2839cde0, C4<0>, C4<0>;
L_0x561b2839c940 .functor AND 1, L_0x561b2839cf10, L_0x561b2839c8d0, C4<1>, C4<1>;
L_0x561b2839ca80 .functor AND 1, L_0x561b2839cc40, L_0x561b2839cde0, C4<1>, C4<1>;
L_0x561b2839caf0 .functor OR 1, L_0x561b2839c940, L_0x561b2839ca80, C4<0>, C4<0>;
v0x561b28250f40_0 .net *"_ivl_0", 0 0, L_0x561b2839c7f0;  1 drivers
v0x561b28251040_0 .net *"_ivl_4", 0 0, L_0x561b2839c8d0;  1 drivers
v0x561b28251120_0 .net *"_ivl_6", 0 0, L_0x561b2839c940;  1 drivers
v0x561b282511e0_0 .net *"_ivl_8", 0 0, L_0x561b2839ca80;  1 drivers
v0x561b282512c0_0 .net "a", 0 0, L_0x561b2839cc40;  1 drivers
v0x561b282513d0_0 .net "b", 0 0, L_0x561b2839cde0;  1 drivers
v0x561b28251490_0 .net "c", 0 0, L_0x561b2839c860;  1 drivers
v0x561b28251550_0 .net "cin", 0 0, L_0x561b2839cf10;  1 drivers
v0x561b28251610_0 .net "cout", 0 0, L_0x561b2839caf0;  1 drivers
S_0x561b28251800 .scope module, "sba5" "sb_add" 8 45, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839cd70 .functor XOR 1, L_0x561b2839d390, L_0x561b2839d4c0, C4<0>, C4<0>;
L_0x561b2839cfb0 .functor XOR 1, L_0x561b2839d680, L_0x561b2839cd70, C4<0>, C4<0>;
L_0x561b2839d020 .functor XOR 1, L_0x561b2839d390, L_0x561b2839d4c0, C4<0>, C4<0>;
L_0x561b2839d090 .functor AND 1, L_0x561b2839d680, L_0x561b2839d020, C4<1>, C4<1>;
L_0x561b2839d1d0 .functor AND 1, L_0x561b2839d390, L_0x561b2839d4c0, C4<1>, C4<1>;
L_0x561b2839d240 .functor OR 1, L_0x561b2839d090, L_0x561b2839d1d0, C4<0>, C4<0>;
v0x561b28251a10_0 .net *"_ivl_0", 0 0, L_0x561b2839cd70;  1 drivers
v0x561b28251b10_0 .net *"_ivl_4", 0 0, L_0x561b2839d020;  1 drivers
v0x561b28251bf0_0 .net *"_ivl_6", 0 0, L_0x561b2839d090;  1 drivers
v0x561b28251ce0_0 .net *"_ivl_8", 0 0, L_0x561b2839d1d0;  1 drivers
v0x561b28251dc0_0 .net "a", 0 0, L_0x561b2839d390;  1 drivers
v0x561b28251ed0_0 .net "b", 0 0, L_0x561b2839d4c0;  1 drivers
v0x561b28251f90_0 .net "c", 0 0, L_0x561b2839cfb0;  1 drivers
v0x561b28252050_0 .net "cin", 0 0, L_0x561b2839d680;  1 drivers
v0x561b28252110_0 .net "cout", 0 0, L_0x561b2839d240;  1 drivers
S_0x561b28252300 .scope module, "sba6" "sb_add" 8 53, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839d720 .functor XOR 1, L_0x561b2839dbf0, L_0x561b2839ddc0, C4<0>, C4<0>;
L_0x561b2839d790 .functor XOR 1, L_0x561b2839de60, L_0x561b2839d720, C4<0>, C4<0>;
L_0x561b2839d830 .functor XOR 1, L_0x561b2839dbf0, L_0x561b2839ddc0, C4<0>, C4<0>;
L_0x561b2839d8f0 .functor AND 1, L_0x561b2839de60, L_0x561b2839d830, C4<1>, C4<1>;
L_0x561b2839da30 .functor AND 1, L_0x561b2839dbf0, L_0x561b2839ddc0, C4<1>, C4<1>;
L_0x561b2839daa0 .functor OR 1, L_0x561b2839d8f0, L_0x561b2839da30, C4<0>, C4<0>;
v0x561b28252510_0 .net *"_ivl_0", 0 0, L_0x561b2839d720;  1 drivers
v0x561b28252610_0 .net *"_ivl_4", 0 0, L_0x561b2839d830;  1 drivers
v0x561b282526f0_0 .net *"_ivl_6", 0 0, L_0x561b2839d8f0;  1 drivers
v0x561b282527e0_0 .net *"_ivl_8", 0 0, L_0x561b2839da30;  1 drivers
v0x561b282528c0_0 .net "a", 0 0, L_0x561b2839dbf0;  1 drivers
v0x561b282529d0_0 .net "b", 0 0, L_0x561b2839ddc0;  1 drivers
v0x561b28252a90_0 .net "c", 0 0, L_0x561b2839d790;  1 drivers
v0x561b28252b50_0 .net "cin", 0 0, L_0x561b2839de60;  1 drivers
v0x561b28252c10_0 .net "cout", 0 0, L_0x561b2839daa0;  1 drivers
S_0x561b28252e00 .scope module, "sba7" "sb_add" 8 61, 8 70 0, S_0x561b2824dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "cout";
L_0x561b2839dfb0 .functor XOR 1, L_0x561b2839dd20, L_0x561b2839e510, C4<0>, C4<0>;
L_0x561b2839e020 .functor XOR 1, L_0x561b2839df00, L_0x561b2839dfb0, C4<0>, C4<0>;
L_0x561b2839e0c0 .functor XOR 1, L_0x561b2839dd20, L_0x561b2839e510, C4<0>, C4<0>;
L_0x561b2839e180 .functor AND 1, L_0x561b2839df00, L_0x561b2839e0c0, C4<1>, C4<1>;
L_0x561b2839e2c0 .functor AND 1, L_0x561b2839dd20, L_0x561b2839e510, C4<1>, C4<1>;
L_0x561b2839e330 .functor OR 1, L_0x561b2839e180, L_0x561b2839e2c0, C4<0>, C4<0>;
v0x561b28253010_0 .net *"_ivl_0", 0 0, L_0x561b2839dfb0;  1 drivers
v0x561b28253110_0 .net *"_ivl_4", 0 0, L_0x561b2839e0c0;  1 drivers
v0x561b282531f0_0 .net *"_ivl_6", 0 0, L_0x561b2839e180;  1 drivers
v0x561b282532e0_0 .net *"_ivl_8", 0 0, L_0x561b2839e2c0;  1 drivers
v0x561b282533c0_0 .net "a", 0 0, L_0x561b2839dd20;  1 drivers
v0x561b282534d0_0 .net "b", 0 0, L_0x561b2839e510;  1 drivers
v0x561b28253590_0 .net "c", 0 0, L_0x561b2839e020;  1 drivers
v0x561b28253650_0 .net "cin", 0 0, L_0x561b2839df00;  1 drivers
v0x561b28253710_0 .net "cout", 0 0, L_0x561b2839e330;  alias, 1 drivers
    .scope S_0x561b27a45fa0;
T_0 ;
    %wait E_0x561b276eeca0;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 5, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561b27b87380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x561b27b872e0_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x561b27b826f0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 7, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b27b830d0_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x561b27b87380_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x561b27b86110_0;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x561b27b826f0_0, 0, 8;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x561b27b826f0_0, 0, 8;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561b27c956a0;
T_1 ;
    %wait E_0x561b27b37fe0;
    %load/vec4 v0x561b282578e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.1 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.2 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.3 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.5 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.6 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.7 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.8 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.9 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.10 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.11 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.12 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.13 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.14 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.15 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.16 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.17 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.18 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x561b282574b0_0, 0;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561b27c956a0;
T_2 ;
    %wait E_0x561b27a8c8c0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b282568c0_0, 0, 1;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.24, 8;
T_2.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.24, 8;
 ; End of false expr.
    %blend;
T_2.24;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.26, 8;
T_2.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.26, 8;
 ; End of false expr.
    %blend;
T_2.26;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.28, 8;
T_2.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.28, 8;
 ; End of false expr.
    %blend;
T_2.28;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.30, 8;
T_2.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.30, 8;
 ; End of false expr.
    %blend;
T_2.30;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.32, 8;
T_2.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.32, 8;
 ; End of false expr.
    %blend;
T_2.32;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.34, 8;
T_2.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.34, 8;
 ; End of false expr.
    %blend;
T_2.34;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.36, 8;
T_2.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.36, 8;
 ; End of false expr.
    %blend;
T_2.36;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282568c0_0, 0;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561b27c956a0;
T_3 ;
    %wait E_0x561b26ff1560;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28256960_0, 0, 1;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.26, 8;
T_3.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.26, 8;
 ; End of false expr.
    %blend;
T_3.26;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.30, 8;
T_3.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.30, 8;
 ; End of false expr.
    %blend;
T_3.30;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.32, 8;
T_3.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.32, 8;
 ; End of false expr.
    %blend;
T_3.32;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.34, 8;
T_3.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.34, 8;
 ; End of false expr.
    %blend;
T_3.34;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.36, 8;
T_3.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.36, 8;
 ; End of false expr.
    %blend;
T_3.36;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.38, 8;
T_3.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.38, 8;
 ; End of false expr.
    %blend;
T_3.38;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256960_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561b27c956a0;
T_4 ;
    %wait E_0x561b27a8c8c0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28256be0_0, 0, 1;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.42, 8;
T_4.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.42, 8;
 ; End of false expr.
    %blend;
T_4.42;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256be0_0, 0;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561b27c956a0;
T_5 ;
    %wait E_0x561b26ff1560;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28256e90_0, 0, 1;
    %jmp T_5.22;
T_5.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.28, 8;
T_5.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.28, 8;
 ; End of false expr.
    %blend;
T_5.28;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.30, 8;
T_5.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.30, 8;
 ; End of false expr.
    %blend;
T_5.30;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.34, 8;
T_5.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.34, 8;
 ; End of false expr.
    %blend;
T_5.34;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.36, 8;
T_5.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.36, 8;
 ; End of false expr.
    %blend;
T_5.36;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.38, 8;
T_5.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.38, 8;
 ; End of false expr.
    %blend;
T_5.38;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.40, 8;
T_5.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.40, 8;
 ; End of false expr.
    %blend;
T_5.40;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256e90_0, 0;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561b27c956a0;
T_6 ;
    %wait E_0x561b27a8c8c0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28257130_0, 0, 1;
    %jmp T_6.22;
T_6.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.26, 8;
T_6.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.26, 8;
 ; End of false expr.
    %blend;
T_6.26;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.28, 8;
T_6.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.28, 8;
 ; End of false expr.
    %blend;
T_6.28;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.30, 8;
T_6.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.30, 8;
 ; End of false expr.
    %blend;
T_6.30;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.32, 8;
T_6.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.32, 8;
 ; End of false expr.
    %blend;
T_6.32;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.34, 8;
T_6.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.34, 8;
 ; End of false expr.
    %blend;
T_6.34;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.38, 8;
T_6.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.38, 8;
 ; End of false expr.
    %blend;
T_6.38;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.40, 8;
T_6.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.40, 8;
 ; End of false expr.
    %blend;
T_6.40;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.9 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.42, 8;
T_6.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.42, 8;
 ; End of false expr.
    %blend;
T_6.42;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257130_0, 0;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561b27c956a0;
T_7 ;
    %wait E_0x561b26ff1560;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b282571d0_0, 0, 1;
    %jmp T_7.22;
T_7.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.26, 8;
T_7.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.26, 8;
 ; End of false expr.
    %blend;
T_7.26;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.34, 8;
T_7.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.34, 8;
 ; End of false expr.
    %blend;
T_7.34;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.40, 8;
T_7.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.40, 8;
 ; End of false expr.
    %blend;
T_7.40;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b282571d0_0, 0;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561b27c956a0;
T_8 ;
    %wait E_0x561b27a8c8c0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28257570_0, 0, 1;
    %jmp T_8.22;
T_8.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257fb0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.26, 8;
T_8.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.26, 8;
 ; End of false expr.
    %blend;
T_8.26;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.28, 8;
T_8.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.28, 8;
 ; End of false expr.
    %blend;
T_8.28;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.32, 8;
T_8.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.32, 8;
 ; End of false expr.
    %blend;
T_8.32;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.36, 8;
T_8.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.36, 8;
 ; End of false expr.
    %blend;
T_8.36;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.38, 8;
T_8.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.38, 8;
 ; End of false expr.
    %blend;
T_8.38;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.40, 8;
T_8.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.40, 8;
 ; End of false expr.
    %blend;
T_8.40;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.9 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.42, 8;
T_8.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.42, 8;
 ; End of false expr.
    %blend;
T_8.42;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257570_0, 0;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561b27c956a0;
T_9 ;
    %wait E_0x561b26ff1560;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28257610_0, 0, 1;
    %jmp T_9.22;
T_9.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.24, 8;
T_9.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.24, 8;
 ; End of false expr.
    %blend;
T_9.24;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.26, 8;
T_9.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.26, 8;
 ; End of false expr.
    %blend;
T_9.26;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.28, 8;
T_9.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.28, 8;
 ; End of false expr.
    %blend;
T_9.28;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.30, 8;
T_9.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.30, 8;
 ; End of false expr.
    %blend;
T_9.30;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.4 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.5 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.6 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.7 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.38, 8;
T_9.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.38, 8;
 ; End of false expr.
    %blend;
T_9.38;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.8 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282578e0_0;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.40, 8;
T_9.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.40, 8;
 ; End of false expr.
    %blend;
T_9.40;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28257610_0, 0;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561b27c956a0;
T_10 ;
    %wait E_0x561b26ff4a10;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.0 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.1 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.2 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.3 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.4 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.5 ;
    %load/vec4 v0x561b282578e0_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.6 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.23, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.7 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.25, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.26, 8;
T_10.25 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.26, 8;
 ; End of false expr.
    %blend;
T_10.26;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.8 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.27, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.28, 8;
T_10.27 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.28, 8;
 ; End of false expr.
    %blend;
T_10.28;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.9 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.29, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.30, 8;
T_10.29 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.30, 8;
 ; End of false expr.
    %blend;
T_10.30;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.10 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_10.31, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.32, 8;
T_10.31 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.32, 8;
 ; End of false expr.
    %blend;
T_10.32;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.11 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_10.33, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.34, 8;
T_10.33 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.34, 8;
 ; End of false expr.
    %blend;
T_10.34;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.12 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_10.35, 8;
    %load/vec4 v0x561b282578e0_0;
    %jmp/1 T_10.36, 8;
T_10.35 ; End of true expr.
    %load/vec4 v0x561b28257070_0;
    %jmp/0 T_10.36, 8;
 ; End of false expr.
    %blend;
T_10.36;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.13 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.14 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.15 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.16 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.17 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.18 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.19 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x561b28257070_0;
    %assign/vec4 v0x561b28256fd0_0, 0;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561b27c956a0;
T_11 ;
    %wait E_0x561b26ff17a0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.0 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.26, 8;
T_11.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.26, 8;
 ; End of false expr.
    %blend;
T_11.26;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.1 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.28, 8;
T_11.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.28, 8;
 ; End of false expr.
    %blend;
T_11.28;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.2 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.30, 8;
T_11.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.30, 8;
 ; End of false expr.
    %blend;
T_11.30;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.3 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.32, 8;
T_11.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.32, 8;
 ; End of false expr.
    %blend;
T_11.32;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.4 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.34, 8;
T_11.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.34, 8;
 ; End of false expr.
    %blend;
T_11.34;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.5 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.36, 8;
T_11.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.36, 8;
 ; End of false expr.
    %blend;
T_11.36;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.6 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.38, 8;
T_11.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.38, 8;
 ; End of false expr.
    %blend;
T_11.38;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.7 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.40, 8;
T_11.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.40, 8;
 ; End of false expr.
    %blend;
T_11.40;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.8 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_11.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.42, 8;
T_11.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.42, 8;
 ; End of false expr.
    %blend;
T_11.42;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256a00_0, 0;
    %jmp T_11.24;
T_11.24 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561b27c956a0;
T_12 ;
    %wait E_0x561b26ff17a0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.0 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.26, 8;
T_12.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.26, 8;
 ; End of false expr.
    %blend;
T_12.26;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.1 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.28, 8;
T_12.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.28, 8;
 ; End of false expr.
    %blend;
T_12.28;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.2 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.30, 8;
T_12.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.30, 8;
 ; End of false expr.
    %blend;
T_12.30;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.3 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.32, 8;
T_12.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.32, 8;
 ; End of false expr.
    %blend;
T_12.32;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.4 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.34, 8;
T_12.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.34, 8;
 ; End of false expr.
    %blend;
T_12.34;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.5 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.36, 8;
T_12.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.36, 8;
 ; End of false expr.
    %blend;
T_12.36;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.6 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.37, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.38, 8;
T_12.37 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.38, 8;
 ; End of false expr.
    %blend;
T_12.38;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.7 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.40, 8;
T_12.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.40, 8;
 ; End of false expr.
    %blend;
T_12.40;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.8 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.41, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.42, 8;
T_12.41 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.42, 8;
 ; End of false expr.
    %blend;
T_12.42;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256aa0_0, 0;
    %jmp T_12.24;
T_12.24 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561b27c956a0;
T_13 ;
    %wait E_0x561b26ff17a0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.0 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.26, 8;
T_13.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.26, 8;
 ; End of false expr.
    %blend;
T_13.26;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.27, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.28, 8;
T_13.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.28, 8;
 ; End of false expr.
    %blend;
T_13.28;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.29, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.30, 8;
T_13.29 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.30, 8;
 ; End of false expr.
    %blend;
T_13.30;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %load/vec4 v0x561b28257980_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256b40_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x561b27c956a0;
T_14 ;
    %wait E_0x561b26ff1940;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 10, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 11, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x561b28257750_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x561b27c956a0;
T_15 ;
    %wait E_0x561b26ff15a0;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 13, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x561b28258280_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x561b27c956a0;
T_16 ;
    %wait E_0x561b26ff15a0;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 12, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x561b28258320_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x561b27c956a0;
T_17 ;
    %wait E_0x561b26ff15a0;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 16, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x561b28257dd0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561b27c956a0;
T_18 ;
    %wait E_0x561b26ff15a0;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 14, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257bf0_0;
    %pushi/vec4 15, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x561b28257e70_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561b27c956a0;
T_19 ;
    %wait E_0x561b26ff17e0;
    %load/vec4 v0x561b28257bf0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.0 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282576b0_0;
    %and;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.1 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282576b0_0;
    %inv;
    %and;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.2 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b282577f0_0;
    %and;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.3 ;
    %load/vec4 v0x561b28257980_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b28257ce0_0;
    %and;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b28256f30_0, 0;
    %jmp T_19.22;
T_19.22 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x561b279cad80;
T_20 ;
    %delay 10, 0;
    %load/vec4 v0x561b28258420_0;
    %inv;
    %store/vec4 v0x561b28258420_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561b279cad80;
T_21 ;
    %vpi_call 2 24 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28258420_0, 0, 1;
    %pushi/vec4 2819752192, 0, 1776;
    %concati/vec4 2419089678, 0, 36;
    %concati/vec4 3764449312, 0, 32;
    %concati/vec4 3761291316, 0, 40;
    %concati/vec4 3116499136, 0, 34;
    %concati/vec4 2172683904, 0, 41;
    %concati/vec4 3490758656, 0, 37;
    %concati/vec4 3487563796, 0, 32;
    %concati/vec4 262401, 0, 20;
    %store/vec4 v0x561b282584c0_0, 0, 2048;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b28258580_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b28258580_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./computer.v";
    "./register.v";
    "./flops.v";
    "./latches.v";
    "./alu.v";
    "./arithmetic.v";
    "./logic.v";
    "./counter.v";
    "./mux.v";
    "./memory.v";
    "./stack.v";
