

================================================================
== Vivado HLS Report for 'BlackScholes'
================================================================
* Date:           Mon Dec 15 17:26:12 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  210|  210|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 211


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 211
* Pipeline: 1
  Pipeline-0: II = 4, D = 211, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
* FSM state operations: 

 <State 1>: 1.37ns
ST_1: r_read [1/1] 0.00ns
_ifconv:1  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

ST_1: tmp [3/3] 0.00ns
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

ST_1: tmp_51_to_int [1/1] 0.00ns
_ifconv:73  %tmp_51_to_int = bitcast double %r_read to i64

ST_1: tmp_51_neg [1/1] 1.37ns
_ifconv:74  %tmp_51_neg = xor i64 %tmp_51_to_int, -9223372036854775808


 <State 2>: 7.70ns
ST_2: T_read [1/1] 0.00ns
_ifconv:2  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

ST_2: tmp [2/3] 6.85ns
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

ST_2: tmp_23 [1/1] 0.00ns
_ifconv:75  %tmp_23 = bitcast i64 %tmp_51_neg to double

ST_2: tmp_24 [6/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 3>: 7.70ns
ST_3: tmp [1/3] 6.85ns
_ifconv:7  %tmp = call fastcc i64 @rand_uint32()

ST_3: tmp_24 [5/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 4>: 7.70ns
ST_4: b_read [1/1] 0.00ns
_ifconv:0  %b_read = call double @_ssdm_op_Read.ap_auto.double(double %b) nounwind

ST_4: X_read [1/1] 0.00ns
_ifconv:3  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

ST_4: S_read [1/1] 0.00ns
_ifconv:4  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

ST_4: CallPutFlag_read [1/1] 0.00ns
_ifconv:5  %CallPutFlag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %CallPutFlag) nounwind

ST_4: rand_number [6/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double

ST_4: tmp_11 [1/1] 2.00ns
_ifconv:59  %tmp_11 = icmp eq i8 %CallPutFlag_read, 99

ST_4: tmp_24 [4/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 5>: 7.70ns
ST_5: rand_number [5/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double

ST_5: tmp_24 [3/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 6>: 7.70ns
ST_6: rand_number [4/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double

ST_6: tmp_24 [2/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 7>: 7.70ns
ST_7: rand_number [3/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double

ST_7: tmp_24 [1/6] 7.70ns
_ifconv:76  %tmp_24 = fmul double %tmp_23, %T_read


 <State 8>: 6.28ns
ST_8: rand_number [2/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double


 <State 9>: 6.28ns
ST_9: rand_number [1/6] 6.28ns
_ifconv:8  %rand_number = uitofp i64 %tmp to double


 <State 10>: 8.62ns
ST_10: rand_number_1 [31/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_10: tmp_25 [15/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 11>: 8.62ns
ST_11: rand_number_1 [30/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_11: tmp_25 [14/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 12>: 8.62ns
ST_12: rand_number_1 [29/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_12: tmp_25 [13/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 13>: 8.62ns
ST_13: rand_number_1 [28/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_13: tmp_25 [12/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 14>: 8.62ns
ST_14: rand_number_1 [27/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_14: tmp_25 [11/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 15>: 8.62ns
ST_15: rand_number_1 [26/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_15: tmp_25 [10/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 16>: 8.62ns
ST_16: rand_number_1 [25/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_16: tmp_25 [9/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 17>: 8.62ns
ST_17: rand_number_1 [24/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_17: tmp_25 [8/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 18>: 8.62ns
ST_18: rand_number_1 [23/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_18: tmp_25 [7/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 19>: 8.62ns
ST_19: rand_number_1 [22/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_19: tmp_25 [6/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 20>: 8.62ns
ST_20: rand_number_1 [21/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_20: tmp_25 [5/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 21>: 8.62ns
ST_21: rand_number_1 [20/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_21: tmp_25 [4/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 22>: 8.62ns
ST_22: rand_number_1 [19/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_22: tmp_25 [3/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 23>: 8.62ns
ST_23: rand_number_1 [18/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_23: tmp_25 [2/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 24>: 8.62ns
ST_24: rand_number_1 [17/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09

ST_24: tmp_25 [1/15] 8.46ns
_ifconv:77  %tmp_25 = call double @llvm.exp.f64(double %tmp_24)


 <State 25>: 8.62ns
ST_25: rand_number_1 [16/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 26>: 8.62ns
ST_26: rand_number_1 [15/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 27>: 8.62ns
ST_27: rand_number_1 [14/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 28>: 8.62ns
ST_28: rand_number_1 [13/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 29>: 8.62ns
ST_29: rand_number_1 [12/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 30>: 8.62ns
ST_30: rand_number_1 [11/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 31>: 8.62ns
ST_31: rand_number_1 [10/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 32>: 8.62ns
ST_32: rand_number_1 [9/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 33>: 8.62ns
ST_33: rand_number_1 [8/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 34>: 8.62ns
ST_34: rand_number_1 [7/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 35>: 8.62ns
ST_35: rand_number_1 [6/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 36>: 8.62ns
ST_36: rand_number_1 [5/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 37>: 8.62ns
ST_37: rand_number_1 [4/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 38>: 8.62ns
ST_38: rand_number_1 [3/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 39>: 8.62ns
ST_39: rand_number_1 [2/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 40>: 8.62ns
ST_40: rand_number_1 [1/31] 8.62ns
_ifconv:9  %rand_number_1 = fdiv double %rand_number, 1.000000e+09


 <State 41>: 6.77ns
ST_41: p_Val2_s [1/1] 0.00ns
_ifconv:10  %p_Val2_s = bitcast double %rand_number_1 to i64

ST_41: p_Result_s [1/1] 0.00ns
_ifconv:11  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_41: loc_V [1/1] 0.00ns
_ifconv:12  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_41: loc_V_1 [1/1] 0.00ns
_ifconv:13  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_41: p_Result_1 [1/1] 0.00ns
_ifconv:14  %p_Result_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_41: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:16  %tmp_i_i_i_cast1 = zext i11 %loc_V to i12

ST_41: sh_assign [1/1] 1.84ns
_ifconv:17  %sh_assign = add i12 %tmp_i_i_i_cast1, -1023

ST_41: isNeg [1/1] 0.00ns
_ifconv:18  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_41: tmp_i_i_101 [1/1] 1.84ns
_ifconv:19  %tmp_i_i_101 = sub i11 1023, %loc_V

ST_41: tmp_i_i_cast [1/1] 0.00ns
_ifconv:20  %tmp_i_i_cast = sext i11 %tmp_i_i_101 to i12

ST_41: sh_assign_1 [1/1] 1.37ns
_ifconv:21  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

ST_41: sh_assign_1_cast [1/1] 0.00ns
_ifconv:22  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_41: tmp_68_i_i_cast [1/1] 0.00ns
_ifconv:24  %tmp_68_i_i_cast = zext i32 %sh_assign_1_cast to i53

ST_41: tmp_69_i_i [1/1] 3.56ns
_ifconv:25  %tmp_69_i_i = lshr i53 %p_Result_1, %tmp_68_i_i_cast


 <State 42>: 8.33ns
ST_42: tmp_i_i [1/1] 0.00ns
_ifconv:15  %tmp_i_i = zext i53 %p_Result_1 to i168

ST_42: tmp_68_i_i [1/1] 0.00ns
_ifconv:23  %tmp_68_i_i = zext i32 %sh_assign_1_cast to i168

ST_42: tmp_69_i_i_cast [1/1] 0.00ns
_ifconv:26  %tmp_69_i_i_cast = zext i53 %tmp_69_i_i to i168

ST_42: tmp_71_i_i [1/1] 3.56ns
_ifconv:27  %tmp_71_i_i = shl i168 %tmp_i_i, %tmp_68_i_i

ST_42: p_Val2_3 [1/1] 1.37ns
_ifconv:28  %p_Val2_3 = select i1 %isNeg, i168 %tmp_69_i_i_cast, i168 %tmp_71_i_i

ST_42: p_Val2_4 [1/1] 0.00ns
_ifconv:29  %p_Val2_4 = call i64 @_ssdm_op_PartSelect.i64.i168.i32.i32(i168 %p_Val2_3, i32 52, i32 115)

ST_42: p_Val2_i_i [1/1] 3.40ns
_ifconv:30  %p_Val2_i_i = sub i64 0, %p_Val2_4


 <State 43>: 7.65ns
ST_43: p_Val2_6 [1/1] 1.37ns
_ifconv:31  %p_Val2_6 = select i1 %p_Result_s, i64 %p_Val2_i_i, i64 %p_Val2_4

ST_43: tmp_s [6/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 44>: 6.28ns
ST_44: tmp_s [5/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 45>: 6.28ns
ST_45: tmp_s [4/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 46>: 6.28ns
ST_46: tmp_s [3/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 47>: 6.28ns
ST_47: tmp_s [2/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 48>: 6.28ns
ST_48: tmp_s [1/6] 6.28ns
_ifconv:32  %tmp_s = sitofp i64 %p_Val2_6 to double


 <State 49>: 8.33ns
ST_49: rand_number_2 [5/5] 8.33ns
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s


 <State 50>: 8.33ns
ST_50: rand_number_2 [4/5] 8.33ns
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s


 <State 51>: 8.33ns
ST_51: rand_number_2 [3/5] 8.33ns
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s


 <State 52>: 8.33ns
ST_52: rand_number_2 [2/5] 8.33ns
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s


 <State 53>: 8.33ns
ST_53: rand_number_2 [1/5] 8.33ns
_ifconv:33  %rand_number_2 = fsub double %rand_number_1, %tmp_s


 <State 54>: 8.33ns
ST_54: X_assign [5/5] 8.33ns
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read


 <State 55>: 8.33ns
ST_55: X_assign [4/5] 8.33ns
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read


 <State 56>: 8.33ns
ST_56: X_assign [3/5] 8.33ns
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read


 <State 57>: 8.33ns
ST_57: X_assign [2/5] 8.33ns
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read


 <State 58>: 8.33ns
ST_58: X_assign [1/5] 8.33ns
_ifconv:34  %X_assign = fadd double %rand_number_2, %b_read


 <State 59>: 7.70ns
ST_59: p_Val2_7 [1/1] 0.00ns
_ifconv:35  %p_Val2_7 = bitcast double %X_assign to i64

ST_59: tmp_35 [1/1] 0.00ns
_ifconv:36  %tmp_35 = trunc i64 %p_Val2_7 to i63

ST_59: p_Result_2 [1/1] 0.00ns
_ifconv:37  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_35)

ST_59: ret_i_i_i_i_i_i [1/1] 0.00ns
_ifconv:38  %ret_i_i_i_i_i_i = bitcast i64 %p_Result_2 to double

ST_59: tmp_i [6/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_59: tmp_21_i [6/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

ST_59: tmp_34_i [3/3] 4.55ns
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00


 <State 60>: 7.70ns
ST_60: tmp_i [5/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_60: tmp_21_i [5/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

ST_60: tmp_34_i [2/3] 4.55ns
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00


 <State 61>: 7.70ns
ST_61: tmp_i [4/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_61: tmp_21_i [4/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign

ST_61: tmp_34_i [1/3] 4.55ns
_ifconv:56  %tmp_34_i = fcmp olt double %X_assign, 0.000000e+00


 <State 62>: 7.70ns
ST_62: tmp_i [3/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_62: tmp_21_i [3/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign


 <State 63>: 7.70ns
ST_63: tmp_i [2/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_63: tmp_21_i [2/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign


 <State 64>: 7.70ns
ST_64: tmp_i [1/6] 7.70ns
_ifconv:39  %tmp_i = fmul double %ret_i_i_i_i_i_i, 2.316419e-01

ST_64: tmp_21_i [1/6] 7.70ns
_ifconv:42  %tmp_21_i = fmul double %X_assign, %X_assign


 <State 65>: 8.33ns
ST_65: tmp_20_i [5/5] 8.33ns
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

ST_65: tmp_22_i [6/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 66>: 8.33ns
ST_66: tmp_20_i [4/5] 8.33ns
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

ST_66: tmp_22_i [5/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 67>: 8.33ns
ST_67: tmp_20_i [3/5] 8.33ns
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

ST_67: tmp_22_i [4/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 68>: 8.33ns
ST_68: tmp_20_i [2/5] 8.33ns
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

ST_68: tmp_22_i [3/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 69>: 8.33ns
ST_69: tmp_20_i [1/5] 8.33ns
_ifconv:40  %tmp_20_i = fadd double %tmp_i, 1.000000e+00

ST_69: tmp_22_i [2/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 70>: 7.91ns
ST_70: K [11/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_70: tmp_22_i [1/6] 7.70ns
_ifconv:43  %tmp_22_i = fmul double %tmp_21_i, -5.000000e-01


 <State 71>: 8.46ns
ST_71: K [10/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_71: tmp_23_i [15/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 72>: 8.46ns
ST_72: K [9/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_72: tmp_23_i [14/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 73>: 8.46ns
ST_73: K [8/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_73: tmp_23_i [13/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 74>: 8.46ns
ST_74: K [7/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_74: tmp_23_i [12/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 75>: 8.46ns
ST_75: K [6/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_75: tmp_23_i [11/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 76>: 8.46ns
ST_76: K [5/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_76: tmp_23_i [10/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 77>: 8.46ns
ST_77: K [4/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_77: tmp_23_i [9/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 78>: 8.46ns
ST_78: K [3/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_78: tmp_23_i [8/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 79>: 8.46ns
ST_79: K [2/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_79: tmp_23_i [7/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 80>: 8.46ns
ST_80: K [1/11] 7.91ns
_ifconv:41  %K = call double @_ssdm_op_DRecip.f64(double %tmp_20_i) nounwind

ST_80: tmp_23_i [6/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind


 <State 81>: 8.46ns
ST_81: tmp_23_i [5/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

ST_81: tmp_25_i [6/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 82>: 8.46ns
ST_82: tmp_23_i [4/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

ST_82: tmp_25_i [5/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 83>: 8.46ns
ST_83: tmp_23_i [3/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

ST_83: tmp_25_i [4/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 84>: 8.46ns
ST_84: tmp_23_i [2/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

ST_84: tmp_25_i [3/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 85>: 8.46ns
ST_85: tmp_23_i [1/15] 8.46ns
_ifconv:44  %tmp_23_i = call double @llvm.exp.f64(double %tmp_22_i) nounwind

ST_85: tmp_25_i [2/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 86>: 7.70ns
ST_86: tmp_24_i [6/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_86: tmp_25_i [1/6] 7.70ns
_ifconv:46  %tmp_25_i = fmul double %K, 0x3FF548CDD6F42943


 <State 87>: 8.33ns
ST_87: tmp_24_i [5/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_87: tmp_26_i [5/5] 8.33ns
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0


 <State 88>: 8.33ns
ST_88: tmp_24_i [4/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_88: tmp_26_i [4/5] 8.33ns
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0


 <State 89>: 8.33ns
ST_89: tmp_24_i [3/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_89: tmp_26_i [3/5] 8.33ns
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0


 <State 90>: 8.33ns
ST_90: tmp_24_i [2/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_90: tmp_26_i [2/5] 8.33ns
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0


 <State 91>: 8.33ns
ST_91: tmp_24_i [1/6] 7.70ns
_ifconv:45  %tmp_24_i = fmul double %tmp_23_i, 0x3FD9884533D43651

ST_91: tmp_26_i [1/5] 8.33ns
_ifconv:47  %tmp_26_i = fadd double %tmp_25_i, 0xBFFD23DD4EF278D0


 <State 92>: 7.70ns
ST_92: tmp_27_i [6/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 93>: 7.70ns
ST_93: tmp_27_i [5/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 94>: 7.70ns
ST_94: tmp_27_i [4/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 95>: 7.70ns
ST_95: tmp_27_i [3/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 96>: 7.70ns
ST_96: tmp_27_i [2/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 97>: 7.70ns
ST_97: tmp_27_i [1/6] 7.70ns
_ifconv:48  %tmp_27_i = fmul double %K, %tmp_26_i


 <State 98>: 8.33ns
ST_98: tmp_28_i [5/5] 8.33ns
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68


 <State 99>: 8.33ns
ST_99: tmp_28_i [4/5] 8.33ns
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68


 <State 100>: 8.33ns
ST_100: tmp_28_i [3/5] 8.33ns
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68


 <State 101>: 8.33ns
ST_101: tmp_28_i [2/5] 8.33ns
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68


 <State 102>: 8.33ns
ST_102: tmp_28_i [1/5] 8.33ns
_ifconv:49  %tmp_28_i = fadd double %tmp_27_i, 0x3FFC80EF025F5E68


 <State 103>: 7.70ns
ST_103: tmp_29_i [6/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 104>: 7.70ns
ST_104: tmp_29_i [5/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 105>: 7.70ns
ST_105: tmp_29_i [4/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 106>: 7.70ns
ST_106: tmp_29_i [3/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 107>: 7.70ns
ST_107: tmp_29_i [2/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 108>: 7.70ns
ST_108: tmp_29_i [1/6] 7.70ns
_ifconv:50  %tmp_29_i = fmul double %K, %tmp_28_i


 <State 109>: 8.33ns
ST_109: tmp_30_i [5/5] 8.33ns
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B


 <State 110>: 8.33ns
ST_110: tmp_30_i [4/5] 8.33ns
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B


 <State 111>: 8.33ns
ST_111: tmp_30_i [3/5] 8.33ns
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B


 <State 112>: 8.33ns
ST_112: tmp_30_i [2/5] 8.33ns
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B


 <State 113>: 8.62ns
ST_113: tmp_30_i [1/5] 8.33ns
_ifconv:51  %tmp_30_i = fadd double %tmp_29_i, 0xBFD6D1F0E5A8325B

ST_113: tmp_16 [31/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 114>: 8.62ns
ST_114: tmp_31_i [6/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_114: tmp_16 [30/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 115>: 8.62ns
ST_115: tmp_31_i [5/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_115: tmp_16 [29/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 116>: 8.62ns
ST_116: tmp_31_i [4/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_116: tmp_16 [28/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 117>: 8.62ns
ST_117: tmp_31_i [3/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_117: tmp_16 [27/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 118>: 8.62ns
ST_118: tmp_31_i [2/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_118: tmp_16 [26/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 119>: 8.62ns
ST_119: tmp_31_i [1/6] 7.70ns
_ifconv:52  %tmp_31_i = fmul double %K, %tmp_30_i

ST_119: tmp_16 [25/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 120>: 8.62ns
ST_120: tmp_32_i [5/5] 8.33ns
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

ST_120: tmp_16 [24/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 121>: 8.62ns
ST_121: tmp_32_i [4/5] 8.33ns
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

ST_121: tmp_16 [23/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 122>: 8.62ns
ST_122: tmp_32_i [3/5] 8.33ns
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

ST_122: tmp_16 [22/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 123>: 8.62ns
ST_123: tmp_32_i [2/5] 8.33ns
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

ST_123: tmp_16 [21/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 124>: 8.62ns
ST_124: tmp_32_i [1/5] 8.33ns
_ifconv:53  %tmp_32_i = fadd double %tmp_31_i, 0x3FD470BF3A92F8EC

ST_124: tmp_16 [20/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 125>: 8.62ns
ST_125: tmp_33_i [6/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_125: tmp_16 [19/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 126>: 8.62ns
ST_126: tmp_33_i [5/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_126: tmp_16 [18/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 127>: 8.62ns
ST_127: tmp_33_i [4/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_127: tmp_16 [17/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 128>: 8.62ns
ST_128: tmp_33_i [3/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_128: tmp_16 [16/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 129>: 8.62ns
ST_129: tmp_33_i [2/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_129: tmp_16 [15/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 130>: 8.62ns
ST_130: tmp_33_i [1/6] 7.70ns
_ifconv:54  %tmp_33_i = fmul double %K, %tmp_32_i

ST_130: tmp_16 [14/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 131>: 8.62ns
ST_131: w [6/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_131: tmp_16 [13/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 132>: 8.62ns
ST_132: w [5/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_132: tmp_16 [12/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 133>: 8.62ns
ST_133: w [4/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_133: tmp_16 [11/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 134>: 8.62ns
ST_134: w [3/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_134: tmp_16 [10/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 135>: 8.62ns
ST_135: w [2/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_135: tmp_16 [9/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 136>: 8.62ns
ST_136: w [1/6] 7.70ns
_ifconv:55  %w = fmul double %tmp_24_i, %tmp_33_i

ST_136: tmp_16 [8/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 137>: 8.62ns
ST_137: tmp_35_i [5/5] 8.33ns
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

ST_137: tmp_16 [7/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 138>: 8.62ns
ST_138: tmp_35_i [4/5] 8.33ns
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

ST_138: tmp_16 [6/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 139>: 8.62ns
ST_139: tmp_35_i [3/5] 8.33ns
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

ST_139: tmp_16 [5/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 140>: 8.62ns
ST_140: tmp_35_i [2/5] 8.33ns
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

ST_140: tmp_16 [4/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 141>: 8.62ns
ST_141: tmp_35_i [1/5] 8.33ns
_ifconv:57  %tmp_35_i = fsub double 1.000000e+00, %w

ST_141: tmp_16 [3/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 142>: 8.62ns
ST_142: sig [1/1] 1.37ns
_ifconv:58  %sig = select i1 %tmp_34_i, double %w, double %tmp_35_i

ST_142: tmp_16 [2/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 143>: 8.62ns
ST_143: tmp_12 [6/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_143: tmp_16 [1/31] 8.62ns
_ifconv:64  %tmp_16 = call double @llvm.sqrt.f64(double %T_read)


 <State 144>: 7.70ns
ST_144: tmp_12 [5/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_144: tmp_17 [6/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 145>: 7.70ns
ST_145: tmp_12 [4/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_145: tmp_17 [5/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 146>: 7.70ns
ST_146: tmp_12 [3/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_146: tmp_17 [4/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 147>: 7.70ns
ST_147: tmp_12 [2/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_147: tmp_17 [3/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 148>: 7.70ns
ST_148: tmp_12 [1/6] 7.70ns
_ifconv:60  %tmp_12 = fmul double %sig, %sig

ST_148: tmp_17 [2/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 149>: 7.70ns
ST_149: tmp_13 [6/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_149: tmp_17 [1/6] 7.70ns
_ifconv:65  %tmp_17 = fmul double %sig, %tmp_16


 <State 150>: 7.70ns
ST_150: tmp_13 [5/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_150: tmp_18 [6/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2


 <State 151>: 7.70ns
ST_151: tmp_13 [4/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_151: tmp_18 [5/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2


 <State 152>: 7.70ns
ST_152: tmp_13 [3/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_152: tmp_18 [4/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2


 <State 153>: 7.70ns
ST_153: tmp_13 [2/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_153: tmp_18 [3/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2


 <State 154>: 7.70ns
ST_154: tmp_13 [1/6] 7.70ns
_ifconv:61  %tmp_13 = fmul double %tmp_12, 5.000000e-01

ST_154: tmp_18 [2/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2


 <State 155>: 8.33ns
ST_155: tmp_14 [5/5] 8.33ns
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

ST_155: tmp_18 [1/6] 7.70ns
_ifconv:66  %tmp_18 = fmul double %tmp_17, %rand_number_2

ST_155: tmp_26 [5/5] 8.33ns
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read


 <State 156>: 8.33ns
ST_156: tmp_14 [4/5] 8.33ns
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

ST_156: tmp_26 [4/5] 8.33ns
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read


 <State 157>: 8.33ns
ST_157: tmp_14 [3/5] 8.33ns
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

ST_157: tmp_26 [3/5] 8.33ns
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read


 <State 158>: 8.33ns
ST_158: tmp_14 [2/5] 8.33ns
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

ST_158: tmp_26 [2/5] 8.33ns
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read


 <State 159>: 8.33ns
ST_159: tmp_14 [1/5] 8.33ns
_ifconv:62  %tmp_14 = fsub double %r_read, %tmp_13

ST_159: tmp_26 [1/5] 8.33ns
_ifconv:78  %tmp_26 = fadd double %tmp_13, %r_read


 <State 160>: 7.70ns
ST_160: tmp_15 [6/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_160: tmp_27 [6/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 161>: 7.70ns
ST_161: tmp_15 [5/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_161: tmp_27 [5/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 162>: 7.70ns
ST_162: tmp_15 [4/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_162: tmp_27 [4/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 163>: 7.70ns
ST_163: tmp_15 [3/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_163: tmp_27 [3/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 164>: 7.70ns
ST_164: tmp_15 [2/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_164: tmp_27 [2/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 165>: 7.70ns
ST_165: tmp_15 [1/6] 7.70ns
_ifconv:63  %tmp_15 = fmul double %tmp_14, %T_read

ST_165: tmp_27 [1/6] 7.70ns
_ifconv:79  %tmp_27 = fmul double %tmp_26, %T_read


 <State 166>: 8.33ns
ST_166: tmp_19 [5/5] 8.33ns
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

ST_166: tmp_28 [5/5] 8.33ns
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18


 <State 167>: 8.33ns
ST_167: tmp_19 [4/5] 8.33ns
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

ST_167: tmp_28 [4/5] 8.33ns
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18


 <State 168>: 8.33ns
ST_168: tmp_19 [3/5] 8.33ns
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

ST_168: tmp_28 [3/5] 8.33ns
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18


 <State 169>: 8.33ns
ST_169: tmp_19 [2/5] 8.33ns
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

ST_169: tmp_28 [2/5] 8.33ns
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18


 <State 170>: 8.33ns
ST_170: tmp_19 [1/5] 8.33ns
_ifconv:67  %tmp_19 = fadd double %tmp_15, %tmp_18

ST_170: tmp_28 [1/5] 8.33ns
_ifconv:80  %tmp_28 = fadd double %tmp_27, %tmp_18


 <State 171>: 0.00ns

 <State 172>: 8.46ns
ST_172: tmp_20 [15/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)


 <State 173>: 8.46ns
ST_173: tmp_20 [14/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_173: tmp_29 [15/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 174>: 8.46ns
ST_174: tmp_20 [13/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_174: tmp_29 [14/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 175>: 8.46ns
ST_175: tmp_20 [12/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_175: tmp_29 [13/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 176>: 8.46ns
ST_176: tmp_20 [11/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_176: tmp_29 [12/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 177>: 8.46ns
ST_177: tmp_20 [10/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_177: tmp_29 [11/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 178>: 8.46ns
ST_178: tmp_20 [9/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_178: tmp_29 [10/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 179>: 8.46ns
ST_179: tmp_20 [8/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_179: tmp_29 [9/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 180>: 8.46ns
ST_180: tmp_20 [7/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_180: tmp_29 [8/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 181>: 8.46ns
ST_181: tmp_20 [6/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_181: tmp_29 [7/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 182>: 8.46ns
ST_182: tmp_20 [5/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_182: tmp_29 [6/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 183>: 8.46ns
ST_183: tmp_20 [4/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_183: tmp_29 [5/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 184>: 8.46ns
ST_184: tmp_20 [3/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_184: tmp_29 [4/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 185>: 8.46ns
ST_185: tmp_20 [2/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_185: tmp_29 [3/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 186>: 8.46ns
ST_186: tmp_20 [1/15] 8.46ns
_ifconv:68  %tmp_20 = call double @llvm.exp.f64(double %tmp_19)

ST_186: tmp_29 [2/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 187>: 8.46ns
ST_187: tmp_29 [1/15] 8.46ns
_ifconv:81  %tmp_29 = call double @llvm.exp.f64(double %tmp_28)


 <State 188>: 7.70ns
ST_188: vc [6/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read


 <State 189>: 7.70ns
ST_189: vc [5/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read

ST_189: vp [6/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 190>: 7.70ns
ST_190: vc [4/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read

ST_190: vp [5/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 191>: 7.70ns
ST_191: vc [3/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read

ST_191: vp [4/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 192>: 7.70ns
ST_192: vc [2/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read

ST_192: vp [3/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 193>: 7.70ns
ST_193: vc [1/6] 7.70ns
_ifconv:69  %vc = fmul double %tmp_20, %S_read

ST_193: vp [2/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 194>: 7.70ns
ST_194: vp [1/6] 7.70ns
_ifconv:82  %vp = fmul double %tmp_29, %S_read


 <State 195>: 8.33ns
ST_195: tmp_21 [5/5] 8.33ns
_ifconv:70  %tmp_21 = fsub double %vc, %X_read


 <State 196>: 8.33ns
ST_196: tmp_21 [4/5] 8.33ns
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

ST_196: tmp_30 [5/5] 8.33ns
_ifconv:83  %tmp_30 = fsub double %X_read, %vp


 <State 197>: 8.33ns
ST_197: tmp_21 [3/5] 8.33ns
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

ST_197: tmp_30 [4/5] 8.33ns
_ifconv:83  %tmp_30 = fsub double %X_read, %vp


 <State 198>: 8.33ns
ST_198: tmp_21 [2/5] 8.33ns
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

ST_198: tmp_30 [3/5] 8.33ns
_ifconv:83  %tmp_30 = fsub double %X_read, %vp


 <State 199>: 8.33ns
ST_199: tmp_21 [1/5] 8.33ns
_ifconv:70  %tmp_21 = fsub double %vc, %X_read

ST_199: tmp_30 [2/5] 8.33ns
_ifconv:83  %tmp_30 = fsub double %X_read, %vp


 <State 200>: 8.33ns
ST_200: tmp_22 [3/3] 4.55ns
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

ST_200: tmp_30 [1/5] 8.33ns
_ifconv:83  %tmp_30 = fsub double %X_read, %vp


 <State 201>: 4.55ns
ST_201: tmp_22 [2/3] 4.55ns
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

ST_201: tmp_31 [3/3] 4.55ns
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00


 <State 202>: 5.92ns
ST_202: tmp_22 [1/3] 4.55ns
_ifconv:71  %tmp_22 = fcmp olt double %tmp_21, 0.000000e+00

ST_202: call [1/1] 1.37ns
_ifconv:72  %call = select i1 %tmp_22, double 0.000000e+00, double %tmp_21

ST_202: tmp_31 [2/3] 4.55ns
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00


 <State 203>: 7.29ns
ST_203: tmp_31 [1/3] 4.55ns
_ifconv:84  %tmp_31 = fcmp olt double %tmp_30, 0.000000e+00

ST_203: put [1/1] 1.37ns
_ifconv:85  %put = select i1 %tmp_31, double 0.000000e+00, double %tmp_30

ST_203: p_0_v [1/1] 1.37ns
_ifconv:86  %p_0_v = select i1 %tmp_11, double %call, double %put


 <State 204>: 0.00ns

 <State 205>: 0.00ns

 <State 206>: 7.70ns
ST_206: p_0 [6/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v


 <State 207>: 7.70ns
ST_207: p_0 [5/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v


 <State 208>: 7.70ns
ST_208: p_0 [4/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v


 <State 209>: 7.70ns
ST_209: p_0 [3/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v


 <State 210>: 7.70ns
ST_210: p_0 [2/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v


 <State 211>: 7.70ns
ST_211: stg_598 [1/1] 0.00ns
_ifconv:6  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

ST_211: p_0 [1/6] 7.70ns
_ifconv:87  %p_0 = fmul double %tmp_25, %p_0_v

ST_211: stg_600 [1/1] 0.00ns
_ifconv:88  ret double %p_0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
