INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/fulladder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HardwareLab/FullAdder_4-bit/FullAdder_4-bit.srcs/sim_1/new/testbench_fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_fa
