$date
	Fri May  7 15:44:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module tb_one_bitadder $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module U1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 ! sum $end
$var wire 1 " c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
0%
1#
#3
1$
0#
#4
0!
1"
1#
#5
1!
1%
#6
