/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* D1_A */
#define D1_A__0__INTTYPE CYREG_PICU12_INTTYPE1
#define D1_A__0__MASK 0x02u
#define D1_A__0__PC CYREG_PRT12_PC1
#define D1_A__0__PORT 12u
#define D1_A__0__SHIFT 1u
#define D1_A__AG CYREG_PRT12_AG
#define D1_A__BIE CYREG_PRT12_BIE
#define D1_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define D1_A__BYP CYREG_PRT12_BYP
#define D1_A__DM0 CYREG_PRT12_DM0
#define D1_A__DM1 CYREG_PRT12_DM1
#define D1_A__DM2 CYREG_PRT12_DM2
#define D1_A__DR CYREG_PRT12_DR
#define D1_A__INP_DIS CYREG_PRT12_INP_DIS
#define D1_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D1_A__MASK 0x02u
#define D1_A__PORT 12u
#define D1_A__PRT CYREG_PRT12_PRT
#define D1_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D1_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D1_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D1_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D1_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D1_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D1_A__PS CYREG_PRT12_PS
#define D1_A__SHIFT 1u
#define D1_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define D1_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D1_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D1_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D1_A__SLW CYREG_PRT12_SLW

/* D1_B */
#define D1_B__0__INTTYPE CYREG_PICU15_INTTYPE0
#define D1_B__0__MASK 0x01u
#define D1_B__0__PC CYREG_IO_PC_PRT15_PC0
#define D1_B__0__PORT 15u
#define D1_B__0__SHIFT 0u
#define D1_B__AG CYREG_PRT15_AG
#define D1_B__AMUX CYREG_PRT15_AMUX
#define D1_B__BIE CYREG_PRT15_BIE
#define D1_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define D1_B__BYP CYREG_PRT15_BYP
#define D1_B__CTL CYREG_PRT15_CTL
#define D1_B__DM0 CYREG_PRT15_DM0
#define D1_B__DM1 CYREG_PRT15_DM1
#define D1_B__DM2 CYREG_PRT15_DM2
#define D1_B__DR CYREG_PRT15_DR
#define D1_B__INP_DIS CYREG_PRT15_INP_DIS
#define D1_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define D1_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define D1_B__LCD_EN CYREG_PRT15_LCD_EN
#define D1_B__MASK 0x01u
#define D1_B__PORT 15u
#define D1_B__PRT CYREG_PRT15_PRT
#define D1_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define D1_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define D1_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define D1_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define D1_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define D1_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define D1_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define D1_B__PS CYREG_PRT15_PS
#define D1_B__SHIFT 0u
#define D1_B__SLW CYREG_PRT15_SLW

/* D2_A */
#define D2_A__0__INTTYPE CYREG_PICU12_INTTYPE2
#define D2_A__0__MASK 0x04u
#define D2_A__0__PC CYREG_PRT12_PC2
#define D2_A__0__PORT 12u
#define D2_A__0__SHIFT 2u
#define D2_A__AG CYREG_PRT12_AG
#define D2_A__BIE CYREG_PRT12_BIE
#define D2_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define D2_A__BYP CYREG_PRT12_BYP
#define D2_A__DM0 CYREG_PRT12_DM0
#define D2_A__DM1 CYREG_PRT12_DM1
#define D2_A__DM2 CYREG_PRT12_DM2
#define D2_A__DR CYREG_PRT12_DR
#define D2_A__INP_DIS CYREG_PRT12_INP_DIS
#define D2_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define D2_A__MASK 0x04u
#define D2_A__PORT 12u
#define D2_A__PRT CYREG_PRT12_PRT
#define D2_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define D2_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define D2_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define D2_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define D2_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define D2_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define D2_A__PS CYREG_PRT12_PS
#define D2_A__SHIFT 2u
#define D2_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define D2_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define D2_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define D2_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define D2_A__SLW CYREG_PRT12_SLW

/* D2_B */
#define D2_B__0__INTTYPE CYREG_PICU15_INTTYPE1
#define D2_B__0__MASK 0x02u
#define D2_B__0__PC CYREG_IO_PC_PRT15_PC1
#define D2_B__0__PORT 15u
#define D2_B__0__SHIFT 1u
#define D2_B__AG CYREG_PRT15_AG
#define D2_B__AMUX CYREG_PRT15_AMUX
#define D2_B__BIE CYREG_PRT15_BIE
#define D2_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define D2_B__BYP CYREG_PRT15_BYP
#define D2_B__CTL CYREG_PRT15_CTL
#define D2_B__DM0 CYREG_PRT15_DM0
#define D2_B__DM1 CYREG_PRT15_DM1
#define D2_B__DM2 CYREG_PRT15_DM2
#define D2_B__DR CYREG_PRT15_DR
#define D2_B__INP_DIS CYREG_PRT15_INP_DIS
#define D2_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define D2_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define D2_B__LCD_EN CYREG_PRT15_LCD_EN
#define D2_B__MASK 0x02u
#define D2_B__PORT 15u
#define D2_B__PRT CYREG_PRT15_PRT
#define D2_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define D2_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define D2_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define D2_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define D2_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define D2_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define D2_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define D2_B__PS CYREG_PRT15_PS
#define D2_B__SHIFT 1u
#define D2_B__SLW CYREG_PRT15_SLW

/* EN_A */
#define EN_A__0__INTTYPE CYREG_PICU1_INTTYPE6
#define EN_A__0__MASK 0x40u
#define EN_A__0__PC CYREG_PRT1_PC6
#define EN_A__0__PORT 1u
#define EN_A__0__SHIFT 6u
#define EN_A__AG CYREG_PRT1_AG
#define EN_A__AMUX CYREG_PRT1_AMUX
#define EN_A__BIE CYREG_PRT1_BIE
#define EN_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define EN_A__BYP CYREG_PRT1_BYP
#define EN_A__CTL CYREG_PRT1_CTL
#define EN_A__DM0 CYREG_PRT1_DM0
#define EN_A__DM1 CYREG_PRT1_DM1
#define EN_A__DM2 CYREG_PRT1_DM2
#define EN_A__DR CYREG_PRT1_DR
#define EN_A__INP_DIS CYREG_PRT1_INP_DIS
#define EN_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define EN_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EN_A__LCD_EN CYREG_PRT1_LCD_EN
#define EN_A__MASK 0x40u
#define EN_A__PORT 1u
#define EN_A__PRT CYREG_PRT1_PRT
#define EN_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EN_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EN_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EN_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EN_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EN_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EN_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EN_A__PS CYREG_PRT1_PS
#define EN_A__SHIFT 6u
#define EN_A__SLW CYREG_PRT1_SLW

/* EN_B */
#define EN_B__0__INTTYPE CYREG_PICU15_INTTYPE4
#define EN_B__0__MASK 0x10u
#define EN_B__0__PC CYREG_IO_PC_PRT15_PC4
#define EN_B__0__PORT 15u
#define EN_B__0__SHIFT 4u
#define EN_B__AG CYREG_PRT15_AG
#define EN_B__AMUX CYREG_PRT15_AMUX
#define EN_B__BIE CYREG_PRT15_BIE
#define EN_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define EN_B__BYP CYREG_PRT15_BYP
#define EN_B__CTL CYREG_PRT15_CTL
#define EN_B__DM0 CYREG_PRT15_DM0
#define EN_B__DM1 CYREG_PRT15_DM1
#define EN_B__DM2 CYREG_PRT15_DM2
#define EN_B__DR CYREG_PRT15_DR
#define EN_B__INP_DIS CYREG_PRT15_INP_DIS
#define EN_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define EN_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define EN_B__LCD_EN CYREG_PRT15_LCD_EN
#define EN_B__MASK 0x10u
#define EN_B__PORT 15u
#define EN_B__PRT CYREG_PRT15_PRT
#define EN_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define EN_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define EN_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define EN_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define EN_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define EN_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define EN_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define EN_B__PS CYREG_PRT15_PS
#define EN_B__SHIFT 4u
#define EN_B__SLW CYREG_PRT15_SLW

/* IN1_A */
#define IN1_A__0__INTTYPE CYREG_PICU1_INTTYPE7
#define IN1_A__0__MASK 0x80u
#define IN1_A__0__PC CYREG_PRT1_PC7
#define IN1_A__0__PORT 1u
#define IN1_A__0__SHIFT 7u
#define IN1_A__AG CYREG_PRT1_AG
#define IN1_A__AMUX CYREG_PRT1_AMUX
#define IN1_A__BIE CYREG_PRT1_BIE
#define IN1_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define IN1_A__BYP CYREG_PRT1_BYP
#define IN1_A__CTL CYREG_PRT1_CTL
#define IN1_A__DM0 CYREG_PRT1_DM0
#define IN1_A__DM1 CYREG_PRT1_DM1
#define IN1_A__DM2 CYREG_PRT1_DM2
#define IN1_A__DR CYREG_PRT1_DR
#define IN1_A__INP_DIS CYREG_PRT1_INP_DIS
#define IN1_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IN1_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IN1_A__LCD_EN CYREG_PRT1_LCD_EN
#define IN1_A__MASK 0x80u
#define IN1_A__PORT 1u
#define IN1_A__PRT CYREG_PRT1_PRT
#define IN1_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IN1_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IN1_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IN1_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IN1_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IN1_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IN1_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IN1_A__PS CYREG_PRT1_PS
#define IN1_A__SHIFT 7u
#define IN1_A__SLW CYREG_PRT1_SLW

/* IN1_B */
#define IN1_B__0__INTTYPE CYREG_PICU15_INTTYPE2
#define IN1_B__0__MASK 0x04u
#define IN1_B__0__PC CYREG_IO_PC_PRT15_PC2
#define IN1_B__0__PORT 15u
#define IN1_B__0__SHIFT 2u
#define IN1_B__AG CYREG_PRT15_AG
#define IN1_B__AMUX CYREG_PRT15_AMUX
#define IN1_B__BIE CYREG_PRT15_BIE
#define IN1_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define IN1_B__BYP CYREG_PRT15_BYP
#define IN1_B__CTL CYREG_PRT15_CTL
#define IN1_B__DM0 CYREG_PRT15_DM0
#define IN1_B__DM1 CYREG_PRT15_DM1
#define IN1_B__DM2 CYREG_PRT15_DM2
#define IN1_B__DR CYREG_PRT15_DR
#define IN1_B__INP_DIS CYREG_PRT15_INP_DIS
#define IN1_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define IN1_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define IN1_B__LCD_EN CYREG_PRT15_LCD_EN
#define IN1_B__MASK 0x04u
#define IN1_B__PORT 15u
#define IN1_B__PRT CYREG_PRT15_PRT
#define IN1_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define IN1_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define IN1_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define IN1_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define IN1_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define IN1_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define IN1_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define IN1_B__PS CYREG_PRT15_PS
#define IN1_B__SHIFT 2u
#define IN1_B__SLW CYREG_PRT15_SLW

/* IN2_A */
#define IN2_A__0__INTTYPE CYREG_PICU12_INTTYPE0
#define IN2_A__0__MASK 0x01u
#define IN2_A__0__PC CYREG_PRT12_PC0
#define IN2_A__0__PORT 12u
#define IN2_A__0__SHIFT 0u
#define IN2_A__AG CYREG_PRT12_AG
#define IN2_A__BIE CYREG_PRT12_BIE
#define IN2_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define IN2_A__BYP CYREG_PRT12_BYP
#define IN2_A__DM0 CYREG_PRT12_DM0
#define IN2_A__DM1 CYREG_PRT12_DM1
#define IN2_A__DM2 CYREG_PRT12_DM2
#define IN2_A__DR CYREG_PRT12_DR
#define IN2_A__INP_DIS CYREG_PRT12_INP_DIS
#define IN2_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IN2_A__MASK 0x01u
#define IN2_A__PORT 12u
#define IN2_A__PRT CYREG_PRT12_PRT
#define IN2_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IN2_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IN2_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IN2_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IN2_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IN2_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IN2_A__PS CYREG_PRT12_PS
#define IN2_A__SHIFT 0u
#define IN2_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define IN2_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IN2_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IN2_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IN2_A__SLW CYREG_PRT12_SLW

/* IN2_B */
#define IN2_B__0__INTTYPE CYREG_PICU15_INTTYPE3
#define IN2_B__0__MASK 0x08u
#define IN2_B__0__PC CYREG_IO_PC_PRT15_PC3
#define IN2_B__0__PORT 15u
#define IN2_B__0__SHIFT 3u
#define IN2_B__AG CYREG_PRT15_AG
#define IN2_B__AMUX CYREG_PRT15_AMUX
#define IN2_B__BIE CYREG_PRT15_BIE
#define IN2_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define IN2_B__BYP CYREG_PRT15_BYP
#define IN2_B__CTL CYREG_PRT15_CTL
#define IN2_B__DM0 CYREG_PRT15_DM0
#define IN2_B__DM1 CYREG_PRT15_DM1
#define IN2_B__DM2 CYREG_PRT15_DM2
#define IN2_B__DR CYREG_PRT15_DR
#define IN2_B__INP_DIS CYREG_PRT15_INP_DIS
#define IN2_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define IN2_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define IN2_B__LCD_EN CYREG_PRT15_LCD_EN
#define IN2_B__MASK 0x08u
#define IN2_B__PORT 15u
#define IN2_B__PRT CYREG_PRT15_PRT
#define IN2_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define IN2_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define IN2_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define IN2_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define IN2_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define IN2_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define IN2_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define IN2_B__PS CYREG_PRT15_PS
#define IN2_B__SHIFT 3u
#define IN2_B__SLW CYREG_PRT15_SLW

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* ENCD_A_1 */
#define ENCD_A_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define ENCD_A_1__0__MASK 0x20u
#define ENCD_A_1__0__PC CYREG_PRT12_PC5
#define ENCD_A_1__0__PORT 12u
#define ENCD_A_1__0__SHIFT 5u
#define ENCD_A_1__AG CYREG_PRT12_AG
#define ENCD_A_1__BIE CYREG_PRT12_BIE
#define ENCD_A_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define ENCD_A_1__BYP CYREG_PRT12_BYP
#define ENCD_A_1__DM0 CYREG_PRT12_DM0
#define ENCD_A_1__DM1 CYREG_PRT12_DM1
#define ENCD_A_1__DM2 CYREG_PRT12_DM2
#define ENCD_A_1__DR CYREG_PRT12_DR
#define ENCD_A_1__INP_DIS CYREG_PRT12_INP_DIS
#define ENCD_A_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ENCD_A_1__MASK 0x20u
#define ENCD_A_1__PORT 12u
#define ENCD_A_1__PRT CYREG_PRT12_PRT
#define ENCD_A_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ENCD_A_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ENCD_A_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ENCD_A_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ENCD_A_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ENCD_A_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ENCD_A_1__PS CYREG_PRT12_PS
#define ENCD_A_1__SHIFT 5u
#define ENCD_A_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define ENCD_A_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ENCD_A_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ENCD_A_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ENCD_A_1__SLW CYREG_PRT12_SLW

/* ENCD_A_2 */
#define ENCD_A_2__0__INTTYPE CYREG_PICU12_INTTYPE6
#define ENCD_A_2__0__MASK 0x40u
#define ENCD_A_2__0__PC CYREG_PRT12_PC6
#define ENCD_A_2__0__PORT 12u
#define ENCD_A_2__0__SHIFT 6u
#define ENCD_A_2__AG CYREG_PRT12_AG
#define ENCD_A_2__BIE CYREG_PRT12_BIE
#define ENCD_A_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ENCD_A_2__BYP CYREG_PRT12_BYP
#define ENCD_A_2__DM0 CYREG_PRT12_DM0
#define ENCD_A_2__DM1 CYREG_PRT12_DM1
#define ENCD_A_2__DM2 CYREG_PRT12_DM2
#define ENCD_A_2__DR CYREG_PRT12_DR
#define ENCD_A_2__INP_DIS CYREG_PRT12_INP_DIS
#define ENCD_A_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ENCD_A_2__MASK 0x40u
#define ENCD_A_2__PORT 12u
#define ENCD_A_2__PRT CYREG_PRT12_PRT
#define ENCD_A_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ENCD_A_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ENCD_A_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ENCD_A_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ENCD_A_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ENCD_A_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ENCD_A_2__PS CYREG_PRT12_PS
#define ENCD_A_2__SHIFT 6u
#define ENCD_A_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ENCD_A_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ENCD_A_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ENCD_A_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ENCD_A_2__SLW CYREG_PRT12_SLW

/* ENCD_B_1 */
#define ENCD_B_1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define ENCD_B_1__0__MASK 0x40u
#define ENCD_B_1__0__PC CYREG_PRT3_PC6
#define ENCD_B_1__0__PORT 3u
#define ENCD_B_1__0__SHIFT 6u
#define ENCD_B_1__AG CYREG_PRT3_AG
#define ENCD_B_1__AMUX CYREG_PRT3_AMUX
#define ENCD_B_1__BIE CYREG_PRT3_BIE
#define ENCD_B_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define ENCD_B_1__BYP CYREG_PRT3_BYP
#define ENCD_B_1__CTL CYREG_PRT3_CTL
#define ENCD_B_1__DM0 CYREG_PRT3_DM0
#define ENCD_B_1__DM1 CYREG_PRT3_DM1
#define ENCD_B_1__DM2 CYREG_PRT3_DM2
#define ENCD_B_1__DR CYREG_PRT3_DR
#define ENCD_B_1__INP_DIS CYREG_PRT3_INP_DIS
#define ENCD_B_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ENCD_B_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ENCD_B_1__LCD_EN CYREG_PRT3_LCD_EN
#define ENCD_B_1__MASK 0x40u
#define ENCD_B_1__PORT 3u
#define ENCD_B_1__PRT CYREG_PRT3_PRT
#define ENCD_B_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ENCD_B_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ENCD_B_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ENCD_B_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ENCD_B_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ENCD_B_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ENCD_B_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ENCD_B_1__PS CYREG_PRT3_PS
#define ENCD_B_1__SHIFT 6u
#define ENCD_B_1__SLW CYREG_PRT3_SLW

/* ENCD_B_2 */
#define ENCD_B_2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define ENCD_B_2__0__MASK 0x80u
#define ENCD_B_2__0__PC CYREG_PRT3_PC7
#define ENCD_B_2__0__PORT 3u
#define ENCD_B_2__0__SHIFT 7u
#define ENCD_B_2__AG CYREG_PRT3_AG
#define ENCD_B_2__AMUX CYREG_PRT3_AMUX
#define ENCD_B_2__BIE CYREG_PRT3_BIE
#define ENCD_B_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define ENCD_B_2__BYP CYREG_PRT3_BYP
#define ENCD_B_2__CTL CYREG_PRT3_CTL
#define ENCD_B_2__DM0 CYREG_PRT3_DM0
#define ENCD_B_2__DM1 CYREG_PRT3_DM1
#define ENCD_B_2__DM2 CYREG_PRT3_DM2
#define ENCD_B_2__DR CYREG_PRT3_DR
#define ENCD_B_2__INP_DIS CYREG_PRT3_INP_DIS
#define ENCD_B_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ENCD_B_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ENCD_B_2__LCD_EN CYREG_PRT3_LCD_EN
#define ENCD_B_2__MASK 0x80u
#define ENCD_B_2__PORT 3u
#define ENCD_B_2__PRT CYREG_PRT3_PRT
#define ENCD_B_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ENCD_B_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ENCD_B_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ENCD_B_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ENCD_B_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ENCD_B_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ENCD_B_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ENCD_B_2__PS CYREG_PRT3_PS
#define ENCD_B_2__SHIFT 7u
#define ENCD_B_2__SLW CYREG_PRT3_SLW

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x01u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x02u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x02u

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Clock_QENC */
#define Clock_QENC__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_QENC__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_QENC__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_QENC__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QENC__INDEX 0x00u
#define Clock_QENC__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QENC__PM_ACT_MSK 0x01u
#define Clock_QENC__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QENC__PM_STBY_MSK 0x01u

/* QuadDec_M1 */
#define QuadDec_M1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_M1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_M1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_M1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define QuadDec_M1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_M1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_M1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_M1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_M1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_M1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_M1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB01_ST
#define QuadDec_M1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_M1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_M1_isr__INTC_MASK 0x01u
#define QuadDec_M1_isr__INTC_NUMBER 0u
#define QuadDec_M1_isr__INTC_PRIOR_NUM 7u
#define QuadDec_M1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define QuadDec_M1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_M1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* QuadDec_M2 */
#define QuadDec_M2_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_M2_bQuadDec_Stsreg__0__POS 0
#define QuadDec_M2_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_M2_bQuadDec_Stsreg__1__POS 1
#define QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define QuadDec_M2_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_M2_bQuadDec_Stsreg__2__POS 2
#define QuadDec_M2_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_M2_bQuadDec_Stsreg__3__POS 3
#define QuadDec_M2_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_M2_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_M2_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define QuadDec_M2_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_M2_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_M2_isr__INTC_MASK 0x02u
#define QuadDec_M2_isr__INTC_NUMBER 1u
#define QuadDec_M2_isr__INTC_PRIOR_NUM 7u
#define QuadDec_M2_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_M2_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_M2_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_1_isr */
#define timer_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define timer_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define timer_1_isr__INTC_MASK 0x80000u
#define timer_1_isr__INTC_NUMBER 19u
#define timer_1_isr__INTC_PRIOR_NUM 7u
#define timer_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define timer_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define timer_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x04u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x04u
#define Timer_1_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR2_SR0

/* CONTROL_ENABLE_0 */
#define CONTROL_ENABLE_0_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__0__POS 0
#define CONTROL_ENABLE_0_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__1__POS 1
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_ENABLE_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CONTROL_ENABLE_0_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* CONTROL_DISABLE_1 */
#define CONTROL_DISABLE_1_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__0__POS 0
#define CONTROL_DISABLE_1_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__1__POS 1
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_DISABLE_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define CONTROL_DISABLE_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* CONTROL_DISABLE_2 */
#define CONTROL_DISABLE_2_Sync_ctrl_reg__0__MASK 0x01u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__0__POS 0
#define CONTROL_DISABLE_2_Sync_ctrl_reg__1__MASK 0x02u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__1__POS 1
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__MASK 0x03u
#define CONTROL_DISABLE_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define CONTROL_DISABLE_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "hwTask2"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
