{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600953230992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600953231002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 21:13:50 2020 " "Processing started: Thu Sep 24 21:13:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600953231002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600953231002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600953231009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600953232147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/10_uart/rtl/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/10_uart/rtl/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../rtl/uart_top.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600953232487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600953232487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/10_uart/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/10_uart/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_send.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600953232499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600953232499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/fpga_learning/10_uart/rtl/uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/fpga_learning/10_uart/rtl/uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_recv " "Found entity 1: uart_recv" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600953232503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600953232503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "srart_flag uart_recv.v(24) " "Verilog HDL Implicit Net warning at uart_recv.v(24): created implicit net for \"srart_flag\"" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600953232503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_top " "Elaborating entity \"uart_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600953232678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_recv:u_uart_recv " "Elaborating entity \"uart_recv\" for hierarchy \"uart_recv:u_uart_recv\"" {  } { { "../rtl/uart_top.v" "u_uart_recv" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600953232828 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srart_flag uart_recv.v(24) " "Verilog HDL or VHDL warning at uart_recv.v(24): object \"srart_flag\" assigned a value but never read" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1600953232865 "|uart_top|uart_recv:u_uart_recv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "start_flag uart_recv.v(21) " "Verilog HDL warning at uart_recv.v(21): object start_flag used but never assigned" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1600953232865 "|uart_top|uart_recv:u_uart_recv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_rxd_d0 uart_recv.v(27) " "Verilog HDL Always Construct warning at uart_recv.v(27): inferring latch(es) for variable \"uart_rxd_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1600953232866 "|uart_top|uart_recv:u_uart_recv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_rxd_d1 uart_recv.v(27) " "Verilog HDL Always Construct warning at uart_recv.v(27): inferring latch(es) for variable \"uart_rxd_d1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1600953232866 "|uart_top|uart_recv:u_uart_recv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "start_flag 0 uart_recv.v(21) " "Net \"start_flag\" at uart_recv.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1600953232868 "|uart_top|uart_recv:u_uart_recv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_rxd_d1 uart_recv.v(27) " "Inferred latch for \"uart_rxd_d1\" at uart_recv.v(27)" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600953232869 "|uart_top|uart_recv:u_uart_recv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_rxd_d0 uart_recv.v(27) " "Inferred latch for \"uart_rxd_d0\" at uart_recv.v(27)" {  } { { "../rtl/uart_recv.v" "" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_recv.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1600953232869 "|uart_top|uart_recv:u_uart_recv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:u_uart_send " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:u_uart_send\"" {  } { { "../rtl/uart_top.v" "u_uart_send" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600953232907 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_pll clk_div " "Node instance \"u_pll\" instantiates undefined entity \"clk_div\"" {  } { { "../rtl/uart_top.v" "u_pll" { Text "F:/Code/FPGA_learning/10_uart/rtl/uart_top.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600953232917 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600953233280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 24 21:13:53 2020 " "Processing ended: Thu Sep 24 21:13:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600953233280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600953233280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600953233280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600953233280 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600953234573 ""}
