Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  8 22:23:08 2020
| Host         : DESKTOP-E6CPFKC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_attack_on_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/atk_FSM/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/is_collision_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/is_collision_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/is_collision_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: display/attack_screen/dodge_screen/damage_taken_hero_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.764    -1266.702                    126                  700        0.187        0.000                      0                  700        4.500        0.000                       0                   407  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.764    -1266.702                    126                  700        0.187        0.000                      0                  700        4.500        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          126  Failing Endpoints,  Worst Slack      -10.764ns,  Total Violation    -1266.702ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.764ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/move_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.710ns  (logic 11.156ns (53.866%)  route 9.554ns (46.134%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.559     5.080    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/Q
                         net (fo=2, routed)           0.413     5.949    display/attack_screen/dodge_screen/bullet_unit_3/move_reg_n_0_[1]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.605 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.605    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 f  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1/O[1]
                         net (fo=9, routed)           0.762     8.157    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1_n_6
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.303     8.460 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1/O
                         net (fo=1, routed)           0.000     8.460    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.010 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.010    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.124 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     9.124    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1/O[1]
                         net (fo=9, routed)           0.709    10.168    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1_n_6
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.303    10.471 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1/O
                         net (fo=9, routed)           1.205    11.676    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    11.800    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.380 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6/O[2]
                         net (fo=3, routed)           0.548    12.928    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6_n_5
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.230 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1/O
                         net (fo=2, routed)           0.438    13.668    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.792 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1/O
                         net (fo=2, routed)           0.835    14.627    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.301 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.301    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.635 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7/O[1]
                         net (fo=14, routed)          0.641    16.275    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7_n_6
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.303    16.578 r  display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1/O
                         net (fo=1, routed)           0.800    17.379    display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.886 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.886    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.199 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.803    19.002    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.306    19.308 r  display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000    19.308    display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.888 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.554    20.442    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.302    20.744 r  display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    20.744    display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.324 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.660    21.983    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.743 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.779    23.522    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.332    23.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2/O
                         net (fo=1, routed)           0.000    23.854    display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.404 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.404    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.518    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.632 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.746 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.746    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.080 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]_i_3__2/O[1]
                         net (fo=1, routed)           0.408    25.488    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]_i_3__2_n_6
    SLICE_X37Y23         LUT5 (Prop_lut5_I0_O)        0.303    25.791 r  display/attack_screen/dodge_screen/bullet_unit_3/move[22]_i_1__1/O
                         net (fo=1, routed)           0.000    25.791    display/attack_screen/dodge_screen/bullet_unit_3/move[22]_i_1__1_n_0
    SLICE_X37Y23         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.430    14.771    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[22]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.031    15.027    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[22]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -25.791    
  -------------------------------------------------------------------
                         slack                                -10.764    

Slack (VIOLATED) :        -10.684ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.634ns  (logic 11.060ns (53.600%)  route 9.574ns (46.400%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.559     5.080    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/Q
                         net (fo=2, routed)           0.413     5.949    display/attack_screen/dodge_screen/bullet_unit_3/move_reg_n_0_[1]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.605 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.605    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 f  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1/O[1]
                         net (fo=9, routed)           0.762     8.157    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1_n_6
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.303     8.460 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1/O
                         net (fo=1, routed)           0.000     8.460    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.010 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.010    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.124 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     9.124    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1/O[1]
                         net (fo=9, routed)           0.709    10.168    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1_n_6
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.303    10.471 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1/O
                         net (fo=9, routed)           1.205    11.676    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    11.800    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.380 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6/O[2]
                         net (fo=3, routed)           0.548    12.928    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6_n_5
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.230 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1/O
                         net (fo=2, routed)           0.438    13.668    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.792 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1/O
                         net (fo=2, routed)           0.835    14.627    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.301 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.301    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.635 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7/O[1]
                         net (fo=14, routed)          0.641    16.275    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7_n_6
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.303    16.578 r  display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1/O
                         net (fo=1, routed)           0.800    17.379    display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.886 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.886    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.199 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.803    19.002    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.306    19.308 r  display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000    19.308    display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.888 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.554    20.442    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.302    20.744 r  display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    20.744    display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.324 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.660    21.983    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.743 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.779    23.522    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.332    23.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2/O
                         net (fo=1, routed)           0.000    23.854    display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.404 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.404    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.518    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.632 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.746 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.746    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.974 f  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]_i_3__2/CO[2]
                         net (fo=1, routed)           0.428    25.401    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]_i_3__2_n_1
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.313    25.714 r  display/attack_screen/dodge_screen/bullet_unit_3/move[23]_i_1__2/O
                         net (fo=1, routed)           0.000    25.714    display/attack_screen/dodge_screen/bullet_unit_3/move[23]_i_1__2_n_0
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.434    14.775    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.031    15.031    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[23]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                -10.684    

Slack (VIOLATED) :        -10.657ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/move_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 11.042ns (53.580%)  route 9.566ns (46.420%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.559     5.080    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/Q
                         net (fo=2, routed)           0.413     5.949    display/attack_screen/dodge_screen/bullet_unit_3/move_reg_n_0_[1]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.605 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.605    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 f  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1/O[1]
                         net (fo=9, routed)           0.762     8.157    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1_n_6
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.303     8.460 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1/O
                         net (fo=1, routed)           0.000     8.460    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.010 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.010    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.124 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     9.124    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1/O[1]
                         net (fo=9, routed)           0.709    10.168    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1_n_6
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.303    10.471 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1/O
                         net (fo=9, routed)           1.205    11.676    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    11.800    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.380 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6/O[2]
                         net (fo=3, routed)           0.548    12.928    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6_n_5
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.230 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1/O
                         net (fo=2, routed)           0.438    13.668    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.792 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1/O
                         net (fo=2, routed)           0.835    14.627    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.301 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.301    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.635 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7/O[1]
                         net (fo=14, routed)          0.641    16.275    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7_n_6
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.303    16.578 r  display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1/O
                         net (fo=1, routed)           0.800    17.379    display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.886 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.886    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.199 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.803    19.002    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.306    19.308 r  display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000    19.308    display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.888 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.554    20.442    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.302    20.744 r  display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    20.744    display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.324 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.660    21.983    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.743 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.779    23.522    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.332    23.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2/O
                         net (fo=1, routed)           0.000    23.854    display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.404 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.404    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.518    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.632 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.966 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2/O[1]
                         net (fo=1, routed)           0.420    25.386    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2_n_6
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.303    25.689 r  display/attack_screen/dodge_screen/bullet_unit_3/move[18]_i_1__2/O
                         net (fo=1, routed)           0.000    25.689    display/attack_screen/dodge_screen/bullet_unit_3/move[18]_i_1__2_n_0
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.434    14.775    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[18]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.032    15.032    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[18]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -25.689    
  -------------------------------------------------------------------
                         slack                                -10.657    

Slack (VIOLATED) :        -10.639ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.670ns  (logic 9.788ns (47.353%)  route 10.882ns (52.647%))
  Logic Levels:           30  (CARRY4=19 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.549     5.070    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  display/attack_screen/atk_FSM/state_divider_reg[7]/Q
                         net (fo=2, routed)           0.914     6.440    display/attack_screen/atk_FSM/state_divider[7]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.962 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.296 f  display/attack_screen/atk_FSM/state_divider3_carry__1/O[1]
                         net (fo=10, routed)          0.520     7.816    display/attack_screen/atk_FSM/p_1_in[10]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.303     8.119 r  display/attack_screen/atk_FSM/i__carry__1_i_14/O
                         net (fo=1, routed)           0.000     8.119    display/attack_screen/atk_FSM/i__carry__1_i_14_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.669 r  display/attack_screen/atk_FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/attack_screen/atk_FSM/i__carry__1_i_9__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.982 r  display/attack_screen/atk_FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.971     9.953    display/attack_screen/atk_FSM/state_divider4[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.306    10.259 r  display/attack_screen/atk_FSM/i__carry__3_i_11/O
                         net (fo=8, routed)           1.341    11.600    display/attack_screen/atk_FSM/state_divider3[16]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.724 r  display/attack_screen/atk_FSM/i___71_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.724    display/attack_screen/atk_FSM/i___71_carry__3_i_3__0_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.302 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/O[2]
                         net (fo=3, routed)           0.910    13.212    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_5
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.301    13.513 r  display/attack_screen/atk_FSM/i___171_carry__4_i_4/O
                         net (fo=1, routed)           0.658    14.171    display/attack_screen/atk_FSM/i___171_carry__4_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.697 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.697    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.811 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.811    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.009    14.934    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.156 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7/O[0]
                         net (fo=15, routed)          1.041    16.196    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7_n_7
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.299    16.495 r  display/attack_screen/atk_FSM/i___299_carry__0_i_1/O
                         net (fo=1, routed)           0.611    17.106    display/attack_screen/atk_FSM/i___299_carry__0_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.502 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.502    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.825 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1/O[1]
                         net (fo=3, routed)           0.564    18.389    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1_n_6
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.306    18.695 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1__0/O
                         net (fo=2, routed)           0.511    19.206    display/attack_screen/atk_FSM/i___332_carry__1_i_1__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.124    19.330 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.330    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.731 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.731    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.953 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.572    20.525    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.299    20.824 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.824    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.072 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.581    21.653    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.302    21.955 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.955    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.447 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          1.030    23.476    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.332    23.808 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.808    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.341 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.350    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.467 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.467    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.584 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.584    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.803 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.642    25.446    display/attack_screen/atk_FSM/state_divider1[17]
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.295    25.741 r  display/attack_screen/atk_FSM/state_divider[17]_i_1/O
                         net (fo=1, routed)           0.000    25.741    display/attack_screen/atk_FSM/p_0_in[17]
    SLICE_X7Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.505    14.846    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    15.102    display/attack_screen/atk_FSM/state_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -25.741    
  -------------------------------------------------------------------
                         slack                                -10.639    

Slack (VIOLATED) :        -10.620ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.597ns  (logic 9.903ns (48.080%)  route 10.694ns (51.920%))
  Logic Levels:           30  (CARRY4=19 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.549     5.070    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  display/attack_screen/atk_FSM/state_divider_reg[7]/Q
                         net (fo=2, routed)           0.914     6.440    display/attack_screen/atk_FSM/state_divider[7]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.962 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.296 f  display/attack_screen/atk_FSM/state_divider3_carry__1/O[1]
                         net (fo=10, routed)          0.520     7.816    display/attack_screen/atk_FSM/p_1_in[10]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.303     8.119 r  display/attack_screen/atk_FSM/i__carry__1_i_14/O
                         net (fo=1, routed)           0.000     8.119    display/attack_screen/atk_FSM/i__carry__1_i_14_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.669 r  display/attack_screen/atk_FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/attack_screen/atk_FSM/i__carry__1_i_9__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.982 r  display/attack_screen/atk_FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.971     9.953    display/attack_screen/atk_FSM/state_divider4[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.306    10.259 r  display/attack_screen/atk_FSM/i__carry__3_i_11/O
                         net (fo=8, routed)           1.341    11.600    display/attack_screen/atk_FSM/state_divider3[16]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.724 r  display/attack_screen/atk_FSM/i___71_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.724    display/attack_screen/atk_FSM/i___71_carry__3_i_3__0_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.302 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/O[2]
                         net (fo=3, routed)           0.910    13.212    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_5
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.301    13.513 r  display/attack_screen/atk_FSM/i___171_carry__4_i_4/O
                         net (fo=1, routed)           0.658    14.171    display/attack_screen/atk_FSM/i___171_carry__4_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.697 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.697    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.811 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.811    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.009    14.934    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.156 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7/O[0]
                         net (fo=15, routed)          1.041    16.196    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7_n_7
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.299    16.495 r  display/attack_screen/atk_FSM/i___299_carry__0_i_1/O
                         net (fo=1, routed)           0.611    17.106    display/attack_screen/atk_FSM/i___299_carry__0_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.502 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.502    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.825 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1/O[1]
                         net (fo=3, routed)           0.564    18.389    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1_n_6
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.306    18.695 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1__0/O
                         net (fo=2, routed)           0.511    19.206    display/attack_screen/atk_FSM/i___332_carry__1_i_1__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.124    19.330 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.330    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.731 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.731    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.953 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.572    20.525    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.299    20.824 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.824    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.072 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.581    21.653    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.302    21.955 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.955    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.447 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          1.030    23.476    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.332    23.808 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.808    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.341 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.350    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.467 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.467    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.584 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.584    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.907 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.454    25.361    display/attack_screen/atk_FSM/state_divider1[18]
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.306    25.667 r  display/attack_screen/atk_FSM/state_divider[18]_i_1/O
                         net (fo=1, routed)           0.000    25.667    display/attack_screen/atk_FSM/p_0_in[18]
    SLICE_X9Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.438    14.779    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.029    15.047    display/attack_screen/atk_FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -25.667    
  -------------------------------------------------------------------
                         slack                                -10.620    

Slack (VIOLATED) :        -10.582ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/move_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/move_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.537ns  (logic 10.912ns (53.132%)  route 9.625ns (46.868%))
  Logic Levels:           31  (CARRY4=20 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.556     5.077    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[6]/Q
                         net (fo=2, routed)           0.450     6.045    display/attack_screen/dodge_screen/bullet_unit_3/move_reg_n_0_[6]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.719 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 f  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1/O[1]
                         net (fo=9, routed)           0.762     8.157    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1_n_6
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.303     8.460 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1/O
                         net (fo=1, routed)           0.000     8.460    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.010 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.010    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.124 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     9.124    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1/O[1]
                         net (fo=9, routed)           0.709    10.168    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1_n_6
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.303    10.471 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1/O
                         net (fo=9, routed)           1.205    11.676    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    11.800    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.380 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6/O[2]
                         net (fo=3, routed)           0.548    12.928    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6_n_5
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.230 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1/O
                         net (fo=2, routed)           0.438    13.668    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.792 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1/O
                         net (fo=2, routed)           0.835    14.627    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.301 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.301    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.635 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7/O[1]
                         net (fo=14, routed)          0.641    16.275    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7_n_6
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.303    16.578 r  display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1/O
                         net (fo=1, routed)           0.800    17.379    display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.886 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.886    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.199 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.803    19.002    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.306    19.308 r  display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000    19.308    display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.888 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.554    20.442    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.302    20.744 r  display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    20.744    display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.324 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.660    21.983    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.743 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.779    23.522    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.332    23.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2/O
                         net (fo=1, routed)           0.000    23.854    display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.404 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.404    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.518    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.632 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.871 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2/O[2]
                         net (fo=1, routed)           0.442    25.313    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2_n_5
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.302    25.615 r  display/attack_screen/dodge_screen/bullet_unit_3/move[19]_i_1__2/O
                         net (fo=1, routed)           0.000    25.615    display/attack_screen/dodge_screen/bullet_unit_3/move[19]_i_1__2_n_0
    SLICE_X40Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.436    14.777    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[19]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.031    15.033    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[19]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -25.615    
  -------------------------------------------------------------------
                         slack                                -10.582    

Slack (VIOLATED) :        -10.558ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.589ns  (logic 9.669ns (46.963%)  route 10.920ns (53.037%))
  Logic Levels:           28  (CARRY4=17 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.549     5.070    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  display/attack_screen/atk_FSM/state_divider_reg[7]/Q
                         net (fo=2, routed)           0.914     6.440    display/attack_screen/atk_FSM/state_divider[7]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.962 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.296 f  display/attack_screen/atk_FSM/state_divider3_carry__1/O[1]
                         net (fo=10, routed)          0.520     7.816    display/attack_screen/atk_FSM/p_1_in[10]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.303     8.119 r  display/attack_screen/atk_FSM/i__carry__1_i_14/O
                         net (fo=1, routed)           0.000     8.119    display/attack_screen/atk_FSM/i__carry__1_i_14_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.669 r  display/attack_screen/atk_FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/attack_screen/atk_FSM/i__carry__1_i_9__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.982 r  display/attack_screen/atk_FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.971     9.953    display/attack_screen/atk_FSM/state_divider4[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.306    10.259 r  display/attack_screen/atk_FSM/i__carry__3_i_11/O
                         net (fo=8, routed)           1.341    11.600    display/attack_screen/atk_FSM/state_divider3[16]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.724 r  display/attack_screen/atk_FSM/i___71_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.724    display/attack_screen/atk_FSM/i___71_carry__3_i_3__0_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.302 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/O[2]
                         net (fo=3, routed)           0.910    13.212    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_5
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.301    13.513 r  display/attack_screen/atk_FSM/i___171_carry__4_i_4/O
                         net (fo=1, routed)           0.658    14.171    display/attack_screen/atk_FSM/i___171_carry__4_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.697 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.697    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.811 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.811    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.009    14.934    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.156 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7/O[0]
                         net (fo=15, routed)          1.041    16.196    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7_n_7
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.299    16.495 r  display/attack_screen/atk_FSM/i___299_carry__0_i_1/O
                         net (fo=1, routed)           0.611    17.106    display/attack_screen/atk_FSM/i___299_carry__0_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.502 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.502    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.825 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1/O[1]
                         net (fo=3, routed)           0.564    18.389    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1_n_6
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.306    18.695 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1__0/O
                         net (fo=2, routed)           0.511    19.206    display/attack_screen/atk_FSM/i___332_carry__1_i_1__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.124    19.330 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.330    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.731 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.731    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.953 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.572    20.525    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.299    20.824 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.824    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.072 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.581    21.653    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.302    21.955 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.955    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.447 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          1.030    23.476    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.332    23.808 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.808    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.341 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.350    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.673 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.680    25.353    display/attack_screen/atk_FSM/state_divider1[10]
    SLICE_X7Y29          LUT5 (Prop_lut5_I0_O)        0.306    25.659 r  display/attack_screen/atk_FSM/state_divider[10]_i_1/O
                         net (fo=1, routed)           0.000    25.659    display/attack_screen/atk_FSM/p_0_in[10]
    SLICE_X7Y29          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.506    14.847    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X7Y29          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[10]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.029    15.101    display/attack_screen/atk_FSM/state_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -25.659    
  -------------------------------------------------------------------
                         slack                                -10.558    

Slack (VIOLATED) :        -10.555ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/move_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.506ns  (logic 10.926ns (53.282%)  route 9.580ns (46.718%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.559     5.080    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/Q
                         net (fo=2, routed)           0.413     5.949    display/attack_screen/dodge_screen/bullet_unit_3/move_reg_n_0_[1]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.605 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     6.605    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry_i_9__1_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__0_i_11__1_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.833    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__1_i_11__1_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     6.947    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__2_i_11__1_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__3_i_11__1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 f  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1/O[1]
                         net (fo=9, routed)           0.762     8.157    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_10__1_n_6
    SLICE_X47Y26         LUT1 (Prop_lut1_I0_O)        0.303     8.460 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1/O
                         net (fo=1, routed)           0.000     8.460    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_17__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.010 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     9.010    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__4_i_9__1_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.124 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     9.124    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__5_i_10__1_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.458 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1/O[1]
                         net (fo=9, routed)           0.709    10.168    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_9__1_n_6
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.303    10.471 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1/O
                         net (fo=9, routed)           1.205    11.676    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_10__1_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.800 r  display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    11.800    display/attack_screen/dodge_screen/bullet_unit_3/i___0_carry__6_i_7__1_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.380 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6/O[2]
                         net (fo=3, routed)           0.548    12.928    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___0_carry__6_n_5
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.302    13.230 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1/O
                         net (fo=2, routed)           0.438    13.668    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_11__1_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.792 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1/O
                         net (fo=2, routed)           0.835    14.627    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_3__1_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    14.751 r  display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1/O
                         net (fo=1, routed)           0.000    14.751    display/attack_screen/dodge_screen/bullet_unit_3/i___104_carry__6_i_7__1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.301 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.301    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.635 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7/O[1]
                         net (fo=14, routed)          0.641    16.275    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___104_carry__7_n_6
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.303    16.578 r  display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1/O
                         net (fo=1, routed)           0.800    17.379    display/attack_screen/dodge_screen/bullet_unit_3/i___186_carry__0_i_3__1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.886 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.886    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.199 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.803    19.002    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.306    19.308 r  display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1/O
                         net (fo=1, routed)           0.000    19.308    display/attack_screen/dodge_screen/bullet_unit_3/i___258_carry__1_i_6__1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.888 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.554    20.442    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.302    20.744 r  display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1/O
                         net (fo=1, routed)           0.000    20.744    display/attack_screen/dodge_screen/bullet_unit_3/i___294_carry__4_i_6__1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.324 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.660    21.983    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.760    22.743 r  display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.779    23.522    display/attack_screen/dodge_screen/bullet_unit_3/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X37Y18         LUT3 (Prop_lut3_I1_O)        0.332    23.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2/O
                         net (fo=1, routed)           0.000    23.854    display/attack_screen/dodge_screen/bullet_unit_3/move[8]_i_5__2_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.404 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.404    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[8]_i_2__2_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.518 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.518    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[12]_i_2__2_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.632 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    24.632    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]_i_2__2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.854 r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2/O[0]
                         net (fo=1, routed)           0.433    25.287    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[20]_i_2__2_n_7
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.299    25.586 r  display/attack_screen/dodge_screen/bullet_unit_3/move[17]_i_1__2/O
                         net (fo=1, routed)           0.000    25.586    display/attack_screen/dodge_screen/bullet_unit_3/move[17]_i_1__2_n_0
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.434    14.775    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/move_reg[17]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y20         FDRE (Setup_fdre_C_D)        0.031    15.031    display/attack_screen/dodge_screen/bullet_unit_3/move_reg[17]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -25.586    
  -------------------------------------------------------------------
                         slack                                -10.555    

Slack (VIOLATED) :        -10.548ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.575ns  (logic 9.697ns (47.129%)  route 10.878ns (52.871%))
  Logic Levels:           29  (CARRY4=18 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.549     5.070    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  display/attack_screen/atk_FSM/state_divider_reg[7]/Q
                         net (fo=2, routed)           0.914     6.440    display/attack_screen/atk_FSM/state_divider[7]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.962 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.296 f  display/attack_screen/atk_FSM/state_divider3_carry__1/O[1]
                         net (fo=10, routed)          0.520     7.816    display/attack_screen/atk_FSM/p_1_in[10]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.303     8.119 r  display/attack_screen/atk_FSM/i__carry__1_i_14/O
                         net (fo=1, routed)           0.000     8.119    display/attack_screen/atk_FSM/i__carry__1_i_14_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.669 r  display/attack_screen/atk_FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/attack_screen/atk_FSM/i__carry__1_i_9__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.982 r  display/attack_screen/atk_FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.971     9.953    display/attack_screen/atk_FSM/state_divider4[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.306    10.259 r  display/attack_screen/atk_FSM/i__carry__3_i_11/O
                         net (fo=8, routed)           1.341    11.600    display/attack_screen/atk_FSM/state_divider3[16]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.724 r  display/attack_screen/atk_FSM/i___71_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.724    display/attack_screen/atk_FSM/i___71_carry__3_i_3__0_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.302 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/O[2]
                         net (fo=3, routed)           0.910    13.212    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_5
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.301    13.513 r  display/attack_screen/atk_FSM/i___171_carry__4_i_4/O
                         net (fo=1, routed)           0.658    14.171    display/attack_screen/atk_FSM/i___171_carry__4_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.697 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.697    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.811 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.811    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.009    14.934    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.156 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7/O[0]
                         net (fo=15, routed)          1.041    16.196    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7_n_7
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.299    16.495 r  display/attack_screen/atk_FSM/i___299_carry__0_i_1/O
                         net (fo=1, routed)           0.611    17.106    display/attack_screen/atk_FSM/i___299_carry__0_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.502 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.502    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.825 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1/O[1]
                         net (fo=3, routed)           0.564    18.389    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1_n_6
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.306    18.695 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1__0/O
                         net (fo=2, routed)           0.511    19.206    display/attack_screen/atk_FSM/i___332_carry__1_i_1__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.124    19.330 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.330    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.731 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.731    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.953 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.572    20.525    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.299    20.824 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.824    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.072 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.581    21.653    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.302    21.955 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.955    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.447 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          1.030    23.476    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.332    23.808 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.808    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.341 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.350    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.467 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.467    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.706 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.638    25.345    display/attack_screen/atk_FSM/state_divider1[15]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.301    25.646 r  display/attack_screen/atk_FSM/state_divider[15]_i_1/O
                         net (fo=1, routed)           0.000    25.646    display/attack_screen/atk_FSM/p_0_in[15]
    SLICE_X7Y27          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.503    14.844    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[15]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.029    15.098    display/attack_screen/atk_FSM/state_divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -25.646    
  -------------------------------------------------------------------
                         slack                                -10.548    

Slack (VIOLATED) :        -10.544ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.574ns  (logic 9.671ns (47.007%)  route 10.903ns (52.993%))
  Logic Levels:           29  (CARRY4=18 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.549     5.070    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  display/attack_screen/atk_FSM/state_divider_reg[7]/Q
                         net (fo=2, routed)           0.914     6.440    display/attack_screen/atk_FSM/state_divider[7]
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.962 r  display/attack_screen/atk_FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.962    display/attack_screen/atk_FSM/state_divider3_carry__0_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.296 f  display/attack_screen/atk_FSM/state_divider3_carry__1/O[1]
                         net (fo=10, routed)          0.520     7.816    display/attack_screen/atk_FSM/p_1_in[10]
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.303     8.119 r  display/attack_screen/atk_FSM/i__carry__1_i_14/O
                         net (fo=1, routed)           0.000     8.119    display/attack_screen/atk_FSM/i__carry__1_i_14_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.669 r  display/attack_screen/atk_FSM/i__carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/attack_screen/atk_FSM/i__carry__1_i_9__0_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.982 r  display/attack_screen/atk_FSM/i__carry__2_i_9__0/O[3]
                         net (fo=7, routed)           0.971     9.953    display/attack_screen/atk_FSM/state_divider4[16]
    SLICE_X9Y25          LUT3 (Prop_lut3_I0_O)        0.306    10.259 r  display/attack_screen/atk_FSM/i__carry__3_i_11/O
                         net (fo=8, routed)           1.341    11.600    display/attack_screen/atk_FSM/state_divider3[16]
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.124    11.724 r  display/attack_screen/atk_FSM/i___71_carry__3_i_3__0/O
                         net (fo=1, routed)           0.000    11.724    display/attack_screen/atk_FSM/i___71_carry__3_i_3__0_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.302 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/O[2]
                         net (fo=3, routed)           0.910    13.212    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_5
    SLICE_X0Y22          LUT5 (Prop_lut5_I0_O)        0.301    13.513 r  display/attack_screen/atk_FSM/i___171_carry__4_i_4/O
                         net (fo=1, routed)           0.658    14.171    display/attack_screen/atk_FSM/i___171_carry__4_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.697 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.697    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.811 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.811    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.925 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.009    14.934    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.156 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7/O[0]
                         net (fo=15, routed)          1.041    16.196    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__7_n_7
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.299    16.495 r  display/attack_screen/atk_FSM/i___299_carry__0_i_1/O
                         net (fo=1, routed)           0.611    17.106    display/attack_screen/atk_FSM/i___299_carry__0_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.502 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.502    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__0_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.825 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1/O[1]
                         net (fo=3, routed)           0.564    18.389    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___299_carry__1_n_6
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.306    18.695 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1__0/O
                         net (fo=2, routed)           0.511    19.206    display/attack_screen/atk_FSM/i___332_carry__1_i_1__0_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.124    19.330 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.330    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.731 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.731    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.953 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.572    20.525    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.299    20.824 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.824    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.072 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.581    21.653    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X6Y28          LUT1 (Prop_lut1_I0_O)        0.302    21.955 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.955    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.447 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          1.030    23.476    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.332    23.808 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.808    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.341 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.350    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.467 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.467    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.686 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.662    25.349    display/attack_screen/atk_FSM/state_divider1[13]
    SLICE_X7Y28          LUT5 (Prop_lut5_I0_O)        0.295    25.644 r  display/attack_screen/atk_FSM/state_divider[13]_i_1/O
                         net (fo=1, routed)           0.000    25.644    display/attack_screen/atk_FSM/p_0_in[13]
    SLICE_X7Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.505    14.846    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    15.100    display/attack_screen/atk_FSM/state_divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -25.644    
  -------------------------------------------------------------------
                         slack                                -10.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.562     1.445    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  display/vsync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/vsync_unit/h_count_reg_reg[3]/Q
                         net (fo=46, routed)          0.134     1.720    display/vsync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.765 r  display/vsync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    display/vsync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  display/vsync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.831     1.958    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  display/vsync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     1.578    display/vsync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/damage_taken_hero_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.347%)  route 0.127ns (40.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q
                         net (fo=3, routed)           0.127     1.717    display/attack_screen/dodge_screen/collision_3
    SLICE_X15Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  display/attack_screen/dodge_screen/damage_taken_hero0/O
                         net (fo=1, routed)           0.000     1.762    display/attack_screen/dodge_screen/damage_taken_hero0_n_0
    SLICE_X15Y7          FDRE                                         r  display/attack_screen/dodge_screen/damage_taken_hero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.962    display/attack_screen/dodge_screen/clk_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  display/attack_screen/dodge_screen/damage_taken_hero_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X15Y7          FDRE (Hold_fdre_C_D)         0.092     1.556    display/attack_screen/dodge_screen/damage_taken_hero_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 display/attack_screen/fight_screen/movable_bar_1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.564     1.447    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display/attack_screen/fight_screen/movable_bar_1/direction_reg/Q
                         net (fo=2, routed)           0.098     1.686    display/attack_screen/fight_screen/movable_bar_1/direction
    SLICE_X12Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  display/attack_screen/fight_screen/movable_bar_1/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     1.731    display/attack_screen/fight_screen/movable_bar_1_n_18
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.801 r  display/attack_screen/fight_screen/p_0_out_carry/O[0]
                         net (fo=1, routed)           0.000     1.801    display/attack_screen/fight_screen/movable_bar_1/D[0]
    SLICE_X12Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.834     1.961    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.134     1.594    display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  display/vsync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  display/vsync_unit/v_count_reg_reg[7]/Q
                         net (fo=27, routed)          0.104     1.698    display/vsync_unit/Q[7]
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.098     1.796 r  display/vsync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.796    display/vsync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  display/vsync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.832     1.959    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  display/vsync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.121     1.567    display/vsync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_receiver/receive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.998%)  route 0.168ns (47.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.591     1.474    uart_receiver/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  uart_receiver/receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uart_receiver/receive_reg/Q
                         net (fo=3, routed)           0.168     1.783    uart_receiver/rx_receive
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.831 r  uart_receiver/tx_transmit_i_1/O
                         net (fo=1, routed)           0.000     1.831    uart_receiver_n_16
    SLICE_X0Y16          FDRE                                         r  tx_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  tx_transmit_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    tx_transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.592     1.475    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/Q
                         net (fo=26, routed)          0.146     1.762    display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]_0[0]
    SLICE_X7Y7           LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    display/attack_screen/dodge_screen/bullet_unit_3/p_0_in[0]
    SLICE_X7Y7           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.863     1.990    display/attack_screen/dodge_screen/bullet_unit_3/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.092     1.567    display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.957%)  route 0.210ns (53.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.562     1.445    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=45, routed)          0.210     1.796    display/vsync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X8Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  display/vsync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.841    display/vsync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.831     1.958    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  display/vsync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.600    display/vsync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 display/attack_screen/fight_screen/movable_bar_1/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.767%)  route 0.098ns (25.233%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.564     1.447    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  display/attack_screen/fight_screen/movable_bar_1/direction_reg/Q
                         net (fo=2, routed)           0.098     1.686    display/attack_screen/fight_screen/movable_bar_1/direction
    SLICE_X12Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  display/attack_screen/fight_screen/movable_bar_1/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     1.731    display/attack_screen/fight_screen/movable_bar_1_n_18
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.836 r  display/attack_screen/fight_screen/p_0_out_carry/O[1]
                         net (fo=1, routed)           0.000     1.836    display/attack_screen/fight_screen/movable_bar_1/D[1]
    SLICE_X12Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.834     1.961    display/attack_screen/fight_screen/movable_bar_1/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.134     1.594    display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 display/vsync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  display/vsync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  display/vsync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.167     1.754    display/vsync_unit/pixel_reg[0]
    SLICE_X13Y12         LUT2 (Prop_lut2_I0_O)        0.042     1.796 r  display/vsync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    display/vsync_unit/pixel_next[1]
    SLICE_X13Y12         FDRE                                         r  display/vsync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.832     1.959    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X13Y12         FDRE                                         r  display/vsync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.107     1.553    display/vsync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.231ns (66.377%)  route 0.117ns (33.623%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.058     1.671    uart_transmitter/Q[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  uart_transmitter/tx_i_5/O
                         net (fo=1, routed)           0.059     1.775    uart_transmitter/tx_i_5_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  uart_transmitter/tx_i_2/O
                         net (fo=1, routed)           0.000     1.820    uart_transmitter/tx_i_2_n_0
    SLICE_X0Y17          FDRE                                         r  uart_transmitter/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.858     1.985    uart_transmitter/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  uart_transmitter/tx_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.091     1.576    uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    display/attack_screen/dodge_screen/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    display/attack_screen/dodge_screen/sel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    display/attack_screen/dodge_screen/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    display/attack_screen/flame_monster_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y20   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y20   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y19   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y20   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y4    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y4    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y5    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y4    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y11   display/attack_screen/fight_screen/movable_bar_1/top_left_x_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y15   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y0    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y2    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y2    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y2    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y16   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y16   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y16   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y15   display/attack_screen/dodge_screen/bullet_unit_3/move_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y0    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[1]/C



