- Studied If-Case constructs.

- Labs on incomplete if and overlapping case.

- Used for-loop and for-generate in Verilog.

- Verified synthesis results of iterative constructs.

Screenshot Examples:

🖼️ Waveform for incomplete case condition.

🖼️ Yosys schematic for for-generate construct.
