
DEV_KIT_STM32F3_BOOTLOADER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002600  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002788  08002788  00012788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027b8  080027b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080027b8  080027b8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027b8  080027b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027b8  080027b8  000127b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027bc  080027bc  000127bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080027c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000032c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000338  20000338  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ab93  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bab  00000000  00000000  0002abcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000860  00000000  00000000  0002c780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000788  00000000  00000000  0002cfe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cd55  00000000  00000000  0002d768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a928  00000000  00000000  0004a4bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000add3c  00000000  00000000  00054de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00102b21  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002150  00000000  00000000  00102b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002770 	.word	0x08002770

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002770 	.word	0x08002770

080001c8 <JumpToBootloader>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void JumpToBootloader(uint32_t ADDR_FLASH_BOOT)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

	typedef void (*pFunction)(void);

	pFunction appEntry;

	appStack = (uint32_t) *((__IO uint32_t*) ADDR_FLASH_BOOT);
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	617b      	str	r3, [r7, #20]

	/* Get the application entry point (Second entry in the application vector table) */
	appEntry = (pFunction) *(__IO uint32_t*) (ADDR_FLASH_BOOT + 4);
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	3304      	adds	r3, #4
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	613b      	str	r3, [r7, #16]

	/* Reconfigure vector table offset register to match the application location */
	SCB->VTOR = ADDR_FLASH_BOOT;
 80001de:	4a07      	ldr	r2, [pc, #28]	; (80001fc <JumpToBootloader+0x34>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	6093      	str	r3, [r2, #8]
 80001e4:	697b      	ldr	r3, [r7, #20]
 80001e6:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80001e8:	68fb      	ldr	r3, [r7, #12]
 80001ea:	f383 8808 	msr	MSP, r3
}
 80001ee:	bf00      	nop
	/* Set the application stack pointer */
	__set_MSP(appStack);

	/* Start the application */

	appEntry();
 80001f0:	693b      	ldr	r3, [r7, #16]
 80001f2:	4798      	blx	r3
}
 80001f4:	bf00      	nop
 80001f6:	3718      	adds	r7, #24
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	e000ed00 	.word	0xe000ed00

08000200 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000204:	f000 fa5a 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000208:	f000 f80c 	bl	8000224 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020c:	f000 f8bc 	bl	8000388 <MX_GPIO_Init>
  MX_USB_PCD_Init();
 8000210:	f000 f898 	bl	8000344 <MX_USB_PCD_Init>
  MX_RTC_Init();
 8000214:	f000 f866 	bl	80002e4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  JumpToBootloader(APP_START);
 8000218:	4801      	ldr	r0, [pc, #4]	; (8000220 <main+0x20>)
 800021a:	f7ff ffd5 	bl	80001c8 <JumpToBootloader>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800021e:	e7fe      	b.n	800021e <main+0x1e>
 8000220:	0800a000 	.word	0x0800a000

08000224 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b09e      	sub	sp, #120	; 0x78
 8000228:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800022e:	2228      	movs	r2, #40	; 0x28
 8000230:	2100      	movs	r1, #0
 8000232:	4618      	mov	r0, r3
 8000234:	f002 fa94 	bl	8002760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000238:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
 8000240:	605a      	str	r2, [r3, #4]
 8000242:	609a      	str	r2, [r3, #8]
 8000244:	60da      	str	r2, [r3, #12]
 8000246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000248:	463b      	mov	r3, r7
 800024a:	223c      	movs	r2, #60	; 0x3c
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f002 fa86 	bl	8002760 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000254:	2309      	movs	r3, #9
 8000256:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000258:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800025c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000262:	2301      	movs	r3, #1
 8000264:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000266:	2301      	movs	r3, #1
 8000268:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026a:	2302      	movs	r3, #2
 800026c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800026e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000272:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000274:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000278:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800027e:	4618      	mov	r0, r3
 8000280:	f000 fdcc 	bl	8000e1c <HAL_RCC_OscConfig>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800028a:	f000 f91d 	bl	80004c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028e:	230f      	movs	r3, #15
 8000290:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000292:	2302      	movs	r3, #2
 8000294:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000296:	2300      	movs	r3, #0
 8000298:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800029a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800029e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002a0:	2300      	movs	r3, #0
 80002a2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002a8:	2102      	movs	r1, #2
 80002aa:	4618      	mov	r0, r3
 80002ac:	f001 fcbe 	bl	8001c2c <HAL_RCC_ClockConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80002b6:	f000 f907 	bl	80004c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_RTC;
 80002ba:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80002be:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80002c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80002c6:	2300      	movs	r3, #0
 80002c8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002ca:	463b      	mov	r3, r7
 80002cc:	4618      	mov	r0, r3
 80002ce:	f001 fe93 	bl	8001ff8 <HAL_RCCEx_PeriphCLKConfig>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80002d8:	f000 f8f6 	bl	80004c8 <Error_Handler>
  }
}
 80002dc:	bf00      	nop
 80002de:	3778      	adds	r7, #120	; 0x78
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
void MX_RTC_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80002e8:	4b14      	ldr	r3, [pc, #80]	; (800033c <MX_RTC_Init+0x58>)
 80002ea:	4a15      	ldr	r2, [pc, #84]	; (8000340 <MX_RTC_Init+0x5c>)
 80002ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80002ee:	4b13      	ldr	r3, [pc, #76]	; (800033c <MX_RTC_Init+0x58>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80002f4:	4b11      	ldr	r3, [pc, #68]	; (800033c <MX_RTC_Init+0x58>)
 80002f6:	227f      	movs	r2, #127	; 0x7f
 80002f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80002fa:	4b10      	ldr	r3, [pc, #64]	; (800033c <MX_RTC_Init+0x58>)
 80002fc:	22ff      	movs	r2, #255	; 0xff
 80002fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000300:	4b0e      	ldr	r3, [pc, #56]	; (800033c <MX_RTC_Init+0x58>)
 8000302:	2200      	movs	r2, #0
 8000304:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000306:	4b0d      	ldr	r3, [pc, #52]	; (800033c <MX_RTC_Init+0x58>)
 8000308:	2200      	movs	r2, #0
 800030a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800030c:	4b0b      	ldr	r3, [pc, #44]	; (800033c <MX_RTC_Init+0x58>)
 800030e:	2200      	movs	r2, #0
 8000310:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000312:	480a      	ldr	r0, [pc, #40]	; (800033c <MX_RTC_Init+0x58>)
 8000314:	f002 f820 	bl	8002358 <HAL_RTC_Init>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800031e:	f000 f8d3 	bl	80004c8 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8000322:	2200      	movs	r2, #0
 8000324:	2100      	movs	r1, #0
 8000326:	4805      	ldr	r0, [pc, #20]	; (800033c <MX_RTC_Init+0x58>)
 8000328:	f002 f91c 	bl	8002564 <HAL_RTCEx_SetWakeUpTimer>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000332:	f000 f8c9 	bl	80004c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	20000028 	.word	0x20000028
 8000340:	40002800 	.word	0x40002800

08000344 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
void MX_USB_PCD_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000348:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 800034a:	4a0e      	ldr	r2, [pc, #56]	; (8000384 <MX_USB_PCD_Init+0x40>)
 800034c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800034e:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 8000350:	2208      	movs	r2, #8
 8000352:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000354:	4b0a      	ldr	r3, [pc, #40]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 8000356:	2202      	movs	r2, #2
 8000358:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 800035c:	2202      	movs	r2, #2
 800035e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 8000362:	2200      	movs	r2, #0
 8000364:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 8000368:	2200      	movs	r2, #0
 800036a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800036c:	4804      	ldr	r0, [pc, #16]	; (8000380 <MX_USB_PCD_Init+0x3c>)
 800036e:	f000 fc83 	bl	8000c78 <HAL_PCD_Init>
 8000372:	4603      	mov	r3, r0
 8000374:	2b00      	cmp	r3, #0
 8000376:	d001      	beq.n	800037c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000378:	f000 f8a6 	bl	80004c8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800037c:	bf00      	nop
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000048 	.word	0x20000048
 8000384:	40005c00 	.word	0x40005c00

08000388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b08a      	sub	sp, #40	; 0x28
 800038c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038e:	f107 0314 	add.w	r3, r7, #20
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]
 8000398:	609a      	str	r2, [r3, #8]
 800039a:	60da      	str	r2, [r3, #12]
 800039c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800039e:	4b47      	ldr	r3, [pc, #284]	; (80004bc <MX_GPIO_Init+0x134>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	4a46      	ldr	r2, [pc, #280]	; (80004bc <MX_GPIO_Init+0x134>)
 80003a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003a8:	6153      	str	r3, [r2, #20]
 80003aa:	4b44      	ldr	r3, [pc, #272]	; (80004bc <MX_GPIO_Init+0x134>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80003b2:	613b      	str	r3, [r7, #16]
 80003b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b6:	4b41      	ldr	r3, [pc, #260]	; (80004bc <MX_GPIO_Init+0x134>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	4a40      	ldr	r2, [pc, #256]	; (80004bc <MX_GPIO_Init+0x134>)
 80003bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80003c0:	6153      	str	r3, [r2, #20]
 80003c2:	4b3e      	ldr	r3, [pc, #248]	; (80004bc <MX_GPIO_Init+0x134>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003ce:	4b3b      	ldr	r3, [pc, #236]	; (80004bc <MX_GPIO_Init+0x134>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	4a3a      	ldr	r2, [pc, #232]	; (80004bc <MX_GPIO_Init+0x134>)
 80003d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003d8:	6153      	str	r3, [r2, #20]
 80003da:	4b38      	ldr	r3, [pc, #224]	; (80004bc <MX_GPIO_Init+0x134>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003e2:	60bb      	str	r3, [r7, #8]
 80003e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e6:	4b35      	ldr	r3, [pc, #212]	; (80004bc <MX_GPIO_Init+0x134>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a34      	ldr	r2, [pc, #208]	; (80004bc <MX_GPIO_Init+0x134>)
 80003ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003f0:	6153      	str	r3, [r2, #20]
 80003f2:	4b32      	ldr	r3, [pc, #200]	; (80004bc <MX_GPIO_Init+0x134>)
 80003f4:	695b      	ldr	r3, [r3, #20]
 80003f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fe:	4b2f      	ldr	r3, [pc, #188]	; (80004bc <MX_GPIO_Init+0x134>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <MX_GPIO_Init+0x134>)
 8000404:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000408:	6153      	str	r3, [r2, #20]
 800040a:	4b2c      	ldr	r3, [pc, #176]	; (80004bc <MX_GPIO_Init+0x134>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000412:	603b      	str	r3, [r7, #0]
 8000414:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2108      	movs	r1, #8
 800041a:	4829      	ldr	r0, [pc, #164]	; (80004c0 <MX_GPIO_Init+0x138>)
 800041c:	f000 fc14 	bl	8000c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000420:	2337      	movs	r3, #55	; 0x37
 8000422:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000424:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000428:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042a:	2300      	movs	r3, #0
 800042c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800042e:	f107 0314 	add.w	r3, r7, #20
 8000432:	4619      	mov	r1, r3
 8000434:	4822      	ldr	r0, [pc, #136]	; (80004c0 <MX_GPIO_Init+0x138>)
 8000436:	f000 fa8d 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800043a:	2308      	movs	r3, #8
 800043c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043e:	2301      	movs	r3, #1
 8000440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000442:	2300      	movs	r3, #0
 8000444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000446:	2300      	movs	r3, #0
 8000448:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800044a:	f107 0314 	add.w	r3, r7, #20
 800044e:	4619      	mov	r1, r3
 8000450:	481b      	ldr	r0, [pc, #108]	; (80004c0 <MX_GPIO_Init+0x138>)
 8000452:	f000 fa7f 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000456:	2301      	movs	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045e:	2300      	movs	r3, #0
 8000460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000462:	f107 0314 	add.w	r3, r7, #20
 8000466:	4619      	mov	r1, r3
 8000468:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800046c:	f000 fa72 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000470:	23e0      	movs	r3, #224	; 0xe0
 8000472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000474:	2302      	movs	r3, #2
 8000476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800047c:	2303      	movs	r3, #3
 800047e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000480:	2305      	movs	r3, #5
 8000482:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000484:	f107 0314 	add.w	r3, r7, #20
 8000488:	4619      	mov	r1, r3
 800048a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800048e:	f000 fa61 	bl	8000954 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000492:	23c0      	movs	r3, #192	; 0xc0
 8000494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000496:	2312      	movs	r3, #18
 8000498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800049a:	2301      	movs	r3, #1
 800049c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800049e:	2303      	movs	r3, #3
 80004a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004a2:	2304      	movs	r3, #4
 80004a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a6:	f107 0314 	add.w	r3, r7, #20
 80004aa:	4619      	mov	r1, r3
 80004ac:	4805      	ldr	r0, [pc, #20]	; (80004c4 <MX_GPIO_Init+0x13c>)
 80004ae:	f000 fa51 	bl	8000954 <HAL_GPIO_Init>

}
 80004b2:	bf00      	nop
 80004b4:	3728      	adds	r7, #40	; 0x28
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40021000 	.word	0x40021000
 80004c0:	48001000 	.word	0x48001000
 80004c4:	48000400 	.word	0x48000400

080004c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80004cc:	b672      	cpsid	i
}
 80004ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d0:	e7fe      	b.n	80004d0 <Error_Handler+0x8>
	...

080004d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004da:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <HAL_MspInit+0x44>)
 80004dc:	699b      	ldr	r3, [r3, #24]
 80004de:	4a0e      	ldr	r2, [pc, #56]	; (8000518 <HAL_MspInit+0x44>)
 80004e0:	f043 0301 	orr.w	r3, r3, #1
 80004e4:	6193      	str	r3, [r2, #24]
 80004e6:	4b0c      	ldr	r3, [pc, #48]	; (8000518 <HAL_MspInit+0x44>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f2:	4b09      	ldr	r3, [pc, #36]	; (8000518 <HAL_MspInit+0x44>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	4a08      	ldr	r2, [pc, #32]	; (8000518 <HAL_MspInit+0x44>)
 80004f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004fc:	61d3      	str	r3, [r2, #28]
 80004fe:	4b06      	ldr	r3, [pc, #24]	; (8000518 <HAL_MspInit+0x44>)
 8000500:	69db      	ldr	r3, [r3, #28]
 8000502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800050a:	2007      	movs	r0, #7
 800050c:	f000 f9ee 	bl	80008ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40021000 	.word	0x40021000

0800051c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a0d      	ldr	r2, [pc, #52]	; (8000560 <HAL_RTC_MspInit+0x44>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d111      	bne.n	8000552 <HAL_RTC_MspInit+0x36>
 800052e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000532:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	fa93 f3a3 	rbit	r3, r3
 800053a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800053c:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800053e:	fab3 f383 	clz	r3, r3
 8000542:	b2db      	uxtb	r3, r3
 8000544:	461a      	mov	r2, r3
 8000546:	4b07      	ldr	r3, [pc, #28]	; (8000564 <HAL_RTC_MspInit+0x48>)
 8000548:	4413      	add	r3, r2
 800054a:	009b      	lsls	r3, r3, #2
 800054c:	461a      	mov	r2, r3
 800054e:	2301      	movs	r3, #1
 8000550:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000552:	bf00      	nop
 8000554:	3714      	adds	r7, #20
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	40002800 	.word	0x40002800
 8000564:	10908100 	.word	0x10908100

08000568 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a18      	ldr	r2, [pc, #96]	; (80005e8 <HAL_PCD_MspInit+0x80>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d129      	bne.n	80005de <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058a:	4b18      	ldr	r3, [pc, #96]	; (80005ec <HAL_PCD_MspInit+0x84>)
 800058c:	695b      	ldr	r3, [r3, #20]
 800058e:	4a17      	ldr	r2, [pc, #92]	; (80005ec <HAL_PCD_MspInit+0x84>)
 8000590:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000594:	6153      	str	r3, [r2, #20]
 8000596:	4b15      	ldr	r3, [pc, #84]	; (80005ec <HAL_PCD_MspInit+0x84>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800059e:	613b      	str	r3, [r7, #16]
 80005a0:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80005a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80005a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a8:	2302      	movs	r3, #2
 80005aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005b0:	2303      	movs	r3, #3
 80005b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80005b4:	230e      	movs	r3, #14
 80005b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	4619      	mov	r1, r3
 80005be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c2:	f000 f9c7 	bl	8000954 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_PCD_MspInit+0x84>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <HAL_PCD_MspInit+0x84>)
 80005cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80005d0:	61d3      	str	r3, [r2, #28]
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <HAL_PCD_MspInit+0x84>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80005de:	bf00      	nop
 80005e0:	3728      	adds	r7, #40	; 0x28
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40005c00 	.word	0x40005c00
 80005ec:	40021000 	.word	0x40021000

080005f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f4:	e7fe      	b.n	80005f4 <NMI_Handler+0x4>

080005f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005fa:	e7fe      	b.n	80005fa <HardFault_Handler+0x4>

080005fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000600:	e7fe      	b.n	8000600 <MemManage_Handler+0x4>

08000602 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000602:	b480      	push	{r7}
 8000604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000606:	e7fe      	b.n	8000606 <BusFault_Handler+0x4>

08000608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800060c:	e7fe      	b.n	800060c <UsageFault_Handler+0x4>

0800060e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000612:	bf00      	nop
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062a:	b480      	push	{r7}
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800062e:	bf00      	nop
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr

08000638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063c:	f000 f884 	bl	8000748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}

08000644 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <SystemInit+0x20>)
 800064a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800064e:	4a05      	ldr	r2, [pc, #20]	; (8000664 <SystemInit+0x20>)
 8000650:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000654:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006a0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800066c:	f7ff ffea 	bl	8000644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000670:	480c      	ldr	r0, [pc, #48]	; (80006a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000672:	490d      	ldr	r1, [pc, #52]	; (80006a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000674:	4a0d      	ldr	r2, [pc, #52]	; (80006ac <LoopForever+0xe>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000678:	e002      	b.n	8000680 <LoopCopyDataInit>

0800067a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800067a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800067c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800067e:	3304      	adds	r3, #4

08000680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000684:	d3f9      	bcc.n	800067a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000688:	4c0a      	ldr	r4, [pc, #40]	; (80006b4 <LoopForever+0x16>)
  movs r3, #0
 800068a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800068c:	e001      	b.n	8000692 <LoopFillZerobss>

0800068e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800068e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000690:	3204      	adds	r2, #4

08000692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000694:	d3fb      	bcc.n	800068e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000696:	f002 f83f 	bl	8002718 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800069a:	f7ff fdb1 	bl	8000200 <main>

0800069e <LoopForever>:

LoopForever:
    b LoopForever
 800069e:	e7fe      	b.n	800069e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006a0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80006a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006ac:	080027c0 	.word	0x080027c0
  ldr r2, =_sbss
 80006b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006b4:	20000338 	.word	0x20000338

080006b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006b8:	e7fe      	b.n	80006b8 <ADC1_2_IRQHandler>
	...

080006bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <HAL_Init+0x28>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a07      	ldr	r2, [pc, #28]	; (80006e4 <HAL_Init+0x28>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006cc:	2003      	movs	r0, #3
 80006ce:	f000 f90d 	bl	80008ec <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 f808 	bl	80006e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006d8:	f7ff fefc 	bl	80004d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006dc:	2300      	movs	r3, #0
}
 80006de:	4618      	mov	r0, r3
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40022000 	.word	0x40022000

080006e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006f0:	4b12      	ldr	r3, [pc, #72]	; (800073c <HAL_InitTick+0x54>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <HAL_InitTick+0x58>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4619      	mov	r1, r3
 80006fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000702:	fbb2 f3f3 	udiv	r3, r2, r3
 8000706:	4618      	mov	r0, r3
 8000708:	f000 f917 	bl	800093a <HAL_SYSTICK_Config>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e00e      	b.n	8000734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	2b0f      	cmp	r3, #15
 800071a:	d80a      	bhi.n	8000732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800071c:	2200      	movs	r2, #0
 800071e:	6879      	ldr	r1, [r7, #4]
 8000720:	f04f 30ff 	mov.w	r0, #4294967295
 8000724:	f000 f8ed 	bl	8000902 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000728:	4a06      	ldr	r2, [pc, #24]	; (8000744 <HAL_InitTick+0x5c>)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800072e:	2300      	movs	r3, #0
 8000730:	e000      	b.n	8000734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000732:	2301      	movs	r3, #1
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000000 	.word	0x20000000
 8000740:	20000008 	.word	0x20000008
 8000744:	20000004 	.word	0x20000004

08000748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_IncTick+0x20>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_IncTick+0x24>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4413      	add	r3, r2
 8000758:	4a04      	ldr	r2, [pc, #16]	; (800076c <HAL_IncTick+0x24>)
 800075a:	6013      	str	r3, [r2, #0]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	20000008 	.word	0x20000008
 800076c:	20000334 	.word	0x20000334

08000770 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  return uwTick;  
 8000774:	4b03      	ldr	r3, [pc, #12]	; (8000784 <HAL_GetTick+0x14>)
 8000776:	681b      	ldr	r3, [r3, #0]
}
 8000778:	4618      	mov	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	20000334 	.word	0x20000334

08000788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	f003 0307 	and.w	r3, r3, #7
 8000796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000798:	4b0c      	ldr	r3, [pc, #48]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007a4:	4013      	ands	r3, r2
 80007a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ba:	4a04      	ldr	r2, [pc, #16]	; (80007cc <__NVIC_SetPriorityGrouping+0x44>)
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	60d3      	str	r3, [r2, #12]
}
 80007c0:	bf00      	nop
 80007c2:	3714      	adds	r7, #20
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d4:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <__NVIC_GetPriorityGrouping+0x18>)
 80007d6:	68db      	ldr	r3, [r3, #12]
 80007d8:	0a1b      	lsrs	r3, r3, #8
 80007da:	f003 0307 	and.w	r3, r3, #7
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	e000ed00 	.word	0xe000ed00

080007ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	6039      	str	r1, [r7, #0]
 80007f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	db0a      	blt.n	8000816 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	b2da      	uxtb	r2, r3
 8000804:	490c      	ldr	r1, [pc, #48]	; (8000838 <__NVIC_SetPriority+0x4c>)
 8000806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080a:	0112      	lsls	r2, r2, #4
 800080c:	b2d2      	uxtb	r2, r2
 800080e:	440b      	add	r3, r1
 8000810:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000814:	e00a      	b.n	800082c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4908      	ldr	r1, [pc, #32]	; (800083c <__NVIC_SetPriority+0x50>)
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	f003 030f 	and.w	r3, r3, #15
 8000822:	3b04      	subs	r3, #4
 8000824:	0112      	lsls	r2, r2, #4
 8000826:	b2d2      	uxtb	r2, r2
 8000828:	440b      	add	r3, r1
 800082a:	761a      	strb	r2, [r3, #24]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100
 800083c:	e000ed00 	.word	0xe000ed00

08000840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000840:	b480      	push	{r7}
 8000842:	b089      	sub	sp, #36	; 0x24
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	f1c3 0307 	rsb	r3, r3, #7
 800085a:	2b04      	cmp	r3, #4
 800085c:	bf28      	it	cs
 800085e:	2304      	movcs	r3, #4
 8000860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3304      	adds	r3, #4
 8000866:	2b06      	cmp	r3, #6
 8000868:	d902      	bls.n	8000870 <NVIC_EncodePriority+0x30>
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3b03      	subs	r3, #3
 800086e:	e000      	b.n	8000872 <NVIC_EncodePriority+0x32>
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	f04f 32ff 	mov.w	r2, #4294967295
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	43da      	mvns	r2, r3
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	401a      	ands	r2, r3
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000888:	f04f 31ff 	mov.w	r1, #4294967295
 800088c:	697b      	ldr	r3, [r7, #20]
 800088e:	fa01 f303 	lsl.w	r3, r1, r3
 8000892:	43d9      	mvns	r1, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	4313      	orrs	r3, r2
         );
}
 800089a:	4618      	mov	r0, r3
 800089c:	3724      	adds	r7, #36	; 0x24
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
	...

080008a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b8:	d301      	bcc.n	80008be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ba:	2301      	movs	r3, #1
 80008bc:	e00f      	b.n	80008de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008be:	4a0a      	ldr	r2, [pc, #40]	; (80008e8 <SysTick_Config+0x40>)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c6:	210f      	movs	r1, #15
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295
 80008cc:	f7ff ff8e 	bl	80007ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <SysTick_Config+0x40>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d6:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <SysTick_Config+0x40>)
 80008d8:	2207      	movs	r2, #7
 80008da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	e000e010 	.word	0xe000e010

080008ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff ff47 	bl	8000788 <__NVIC_SetPriorityGrouping>
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000902:	b580      	push	{r7, lr}
 8000904:	b086      	sub	sp, #24
 8000906:	af00      	add	r7, sp, #0
 8000908:	4603      	mov	r3, r0
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
 800090e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000914:	f7ff ff5c 	bl	80007d0 <__NVIC_GetPriorityGrouping>
 8000918:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	68b9      	ldr	r1, [r7, #8]
 800091e:	6978      	ldr	r0, [r7, #20]
 8000920:	f7ff ff8e 	bl	8000840 <NVIC_EncodePriority>
 8000924:	4602      	mov	r2, r0
 8000926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092a:	4611      	mov	r1, r2
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff ff5d 	bl	80007ec <__NVIC_SetPriority>
}
 8000932:	bf00      	nop
 8000934:	3718      	adds	r7, #24
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b082      	sub	sp, #8
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000942:	6878      	ldr	r0, [r7, #4]
 8000944:	f7ff ffb0 	bl	80008a8 <SysTick_Config>
 8000948:	4603      	mov	r3, r0
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000954:	b480      	push	{r7}
 8000956:	b087      	sub	sp, #28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000962:	e154      	b.n	8000c0e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	2101      	movs	r1, #1
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	fa01 f303 	lsl.w	r3, r1, r3
 8000970:	4013      	ands	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2b00      	cmp	r3, #0
 8000978:	f000 8146 	beq.w	8000c08 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	f003 0303 	and.w	r3, r3, #3
 8000984:	2b01      	cmp	r3, #1
 8000986:	d005      	beq.n	8000994 <HAL_GPIO_Init+0x40>
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	2b02      	cmp	r3, #2
 8000992:	d130      	bne.n	80009f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	005b      	lsls	r3, r3, #1
 800099e:	2203      	movs	r2, #3
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	43db      	mvns	r3, r3
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	68da      	ldr	r2, [r3, #12]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ca:	2201      	movs	r2, #1
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	091b      	lsrs	r3, r3, #4
 80009e0:	f003 0201 	and.w	r2, r3, #1
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f003 0303 	and.w	r3, r3, #3
 80009fe:	2b03      	cmp	r3, #3
 8000a00:	d017      	beq.n	8000a32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	68db      	ldr	r3, [r3, #12]
 8000a06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	2203      	movs	r2, #3
 8000a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a12:	43db      	mvns	r3, r3
 8000a14:	693a      	ldr	r2, [r7, #16]
 8000a16:	4013      	ands	r3, r2
 8000a18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	689a      	ldr	r2, [r3, #8]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	005b      	lsls	r3, r3, #1
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	f003 0303 	and.w	r3, r3, #3
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d123      	bne.n	8000a86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	08da      	lsrs	r2, r3, #3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	3208      	adds	r2, #8
 8000a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	f003 0307 	and.w	r3, r3, #7
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	220f      	movs	r2, #15
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	691a      	ldr	r2, [r3, #16]
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	f003 0307 	and.w	r3, r3, #7
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	4313      	orrs	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	08da      	lsrs	r2, r3, #3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3208      	adds	r2, #8
 8000a80:	6939      	ldr	r1, [r7, #16]
 8000a82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f003 0203 	and.w	r2, r3, #3
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	f000 80a0 	beq.w	8000c08 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac8:	4b58      	ldr	r3, [pc, #352]	; (8000c2c <HAL_GPIO_Init+0x2d8>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a57      	ldr	r2, [pc, #348]	; (8000c2c <HAL_GPIO_Init+0x2d8>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b55      	ldr	r3, [pc, #340]	; (8000c2c <HAL_GPIO_Init+0x2d8>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0301 	and.w	r3, r3, #1
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ae0:	4a53      	ldr	r2, [pc, #332]	; (8000c30 <HAL_GPIO_Init+0x2dc>)
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	089b      	lsrs	r3, r3, #2
 8000ae6:	3302      	adds	r3, #2
 8000ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	f003 0303 	and.w	r3, r3, #3
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	220f      	movs	r2, #15
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	43db      	mvns	r3, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b0a:	d019      	beq.n	8000b40 <HAL_GPIO_Init+0x1ec>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a49      	ldr	r2, [pc, #292]	; (8000c34 <HAL_GPIO_Init+0x2e0>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d013      	beq.n	8000b3c <HAL_GPIO_Init+0x1e8>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	4a48      	ldr	r2, [pc, #288]	; (8000c38 <HAL_GPIO_Init+0x2e4>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d00d      	beq.n	8000b38 <HAL_GPIO_Init+0x1e4>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	4a47      	ldr	r2, [pc, #284]	; (8000c3c <HAL_GPIO_Init+0x2e8>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d007      	beq.n	8000b34 <HAL_GPIO_Init+0x1e0>
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4a46      	ldr	r2, [pc, #280]	; (8000c40 <HAL_GPIO_Init+0x2ec>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d101      	bne.n	8000b30 <HAL_GPIO_Init+0x1dc>
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	e008      	b.n	8000b42 <HAL_GPIO_Init+0x1ee>
 8000b30:	2305      	movs	r3, #5
 8000b32:	e006      	b.n	8000b42 <HAL_GPIO_Init+0x1ee>
 8000b34:	2303      	movs	r3, #3
 8000b36:	e004      	b.n	8000b42 <HAL_GPIO_Init+0x1ee>
 8000b38:	2302      	movs	r3, #2
 8000b3a:	e002      	b.n	8000b42 <HAL_GPIO_Init+0x1ee>
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	e000      	b.n	8000b42 <HAL_GPIO_Init+0x1ee>
 8000b40:	2300      	movs	r3, #0
 8000b42:	697a      	ldr	r2, [r7, #20]
 8000b44:	f002 0203 	and.w	r2, r2, #3
 8000b48:	0092      	lsls	r2, r2, #2
 8000b4a:	4093      	lsls	r3, r2
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b52:	4937      	ldr	r1, [pc, #220]	; (8000c30 <HAL_GPIO_Init+0x2dc>)
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	089b      	lsrs	r3, r3, #2
 8000b58:	3302      	adds	r3, #2
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b60:	4b38      	ldr	r3, [pc, #224]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d003      	beq.n	8000b84 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b84:	4a2f      	ldr	r2, [pc, #188]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000b8c:	68db      	ldr	r3, [r3, #12]
 8000b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	43db      	mvns	r3, r3
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	4013      	ands	r3, r2
 8000b98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d003      	beq.n	8000bae <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000ba6:	693a      	ldr	r2, [r7, #16]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bae:	4a25      	ldr	r2, [pc, #148]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d003      	beq.n	8000bd8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bd8:	4a1a      	ldr	r2, [pc, #104]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bde:	4b19      	ldr	r3, [pc, #100]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	43db      	mvns	r3, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d003      	beq.n	8000c02 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c02:	4a10      	ldr	r2, [pc, #64]	; (8000c44 <HAL_GPIO_Init+0x2f0>)
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	fa22 f303 	lsr.w	r3, r2, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	f47f aea3 	bne.w	8000964 <HAL_GPIO_Init+0x10>
  }
}
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	371c      	adds	r7, #28
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40010000 	.word	0x40010000
 8000c34:	48000400 	.word	0x48000400
 8000c38:	48000800 	.word	0x48000800
 8000c3c:	48000c00 	.word	0x48000c00
 8000c40:	48001000 	.word	0x48001000
 8000c44:	40010400 	.word	0x40010400

08000c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	460b      	mov	r3, r1
 8000c52:	807b      	strh	r3, [r7, #2]
 8000c54:	4613      	mov	r3, r2
 8000c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c58:	787b      	ldrb	r3, [r7, #1]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d003      	beq.n	8000c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c5e:	887a      	ldrh	r2, [r7, #2]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c64:	e002      	b.n	8000c6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c66:	887a      	ldrh	r2, [r7, #2]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7a:	b08b      	sub	sp, #44	; 0x2c
 8000c7c:	af06      	add	r7, sp, #24
 8000c7e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d101      	bne.n	8000c8a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e0c4      	b.n	8000e14 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d106      	bne.n	8000ca4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000c9e:	6878      	ldr	r0, [r7, #4]
 8000ca0:	f7ff fc62 	bl	8000568 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 fcf4 	bl	800269e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]
 8000cba:	e040      	b.n	8000d3e <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	6879      	ldr	r1, [r7, #4]
 8000cc0:	1c5a      	adds	r2, r3, #1
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	4413      	add	r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	440b      	add	r3, r1
 8000ccc:	3301      	adds	r3, #1
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000cd2:	7bfb      	ldrb	r3, [r7, #15]
 8000cd4:	6879      	ldr	r1, [r7, #4]
 8000cd6:	1c5a      	adds	r2, r3, #1
 8000cd8:	4613      	mov	r3, r2
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	4413      	add	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	440b      	add	r3, r1
 8000ce2:	7bfa      	ldrb	r2, [r7, #15]
 8000ce4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	6879      	ldr	r1, [r7, #4]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	440b      	add	r3, r1
 8000cf6:	3303      	adds	r3, #3
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000cfc:	7bfa      	ldrb	r2, [r7, #15]
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	4613      	mov	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	4413      	add	r3, r2
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	440b      	add	r3, r1
 8000d0a:	3338      	adds	r3, #56	; 0x38
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d10:	7bfa      	ldrb	r2, [r7, #15]
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	4613      	mov	r3, r2
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	4413      	add	r3, r2
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	333c      	adds	r3, #60	; 0x3c
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000d24:	7bfa      	ldrb	r2, [r7, #15]
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	4613      	mov	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	440b      	add	r3, r1
 8000d32:	3340      	adds	r3, #64	; 0x40
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	73fb      	strb	r3, [r7, #15]
 8000d3e:	7bfa      	ldrb	r2, [r7, #15]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d3b9      	bcc.n	8000cbc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d48:	2300      	movs	r3, #0
 8000d4a:	73fb      	strb	r3, [r7, #15]
 8000d4c:	e044      	b.n	8000dd8 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000d4e:	7bfa      	ldrb	r2, [r7, #15]
 8000d50:	6879      	ldr	r1, [r7, #4]
 8000d52:	4613      	mov	r3, r2
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	440b      	add	r3, r1
 8000d5c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000d64:	7bfa      	ldrb	r2, [r7, #15]
 8000d66:	6879      	ldr	r1, [r7, #4]
 8000d68:	4613      	mov	r3, r2
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	00db      	lsls	r3, r3, #3
 8000d70:	440b      	add	r3, r1
 8000d72:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000d76:	7bfa      	ldrb	r2, [r7, #15]
 8000d78:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000d7a:	7bfa      	ldrb	r2, [r7, #15]
 8000d7c:	6879      	ldr	r1, [r7, #4]
 8000d7e:	4613      	mov	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4413      	add	r3, r2
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	440b      	add	r3, r1
 8000d88:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000d90:	7bfa      	ldrb	r2, [r7, #15]
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	4613      	mov	r3, r2
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	00db      	lsls	r3, r3, #3
 8000d9c:	440b      	add	r3, r1
 8000d9e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000da6:	7bfa      	ldrb	r2, [r7, #15]
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	4613      	mov	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	00db      	lsls	r3, r3, #3
 8000db2:	440b      	add	r3, r1
 8000db4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000dbc:	7bfa      	ldrb	r2, [r7, #15]
 8000dbe:	6879      	ldr	r1, [r7, #4]
 8000dc0:	4613      	mov	r3, r2
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4413      	add	r3, r2
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	440b      	add	r3, r1
 8000dca:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
 8000dd8:	7bfa      	ldrb	r2, [r7, #15]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d3b5      	bcc.n	8000d4e <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	687e      	ldr	r6, [r7, #4]
 8000dea:	466d      	mov	r5, sp
 8000dec:	f106 0410 	add.w	r4, r6, #16
 8000df0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000df2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	602b      	str	r3, [r5, #0]
 8000df8:	1d33      	adds	r3, r6, #4
 8000dfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dfc:	6838      	ldr	r0, [r7, #0]
 8000dfe:	f001 fc69 	bl	80026d4 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8000e12:	2300      	movs	r3, #0
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d102      	bne.n	8000e36 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000e30:	2301      	movs	r3, #1
 8000e32:	f000 bef4 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f000 816a 	beq.w	800111a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e46:	4bb3      	ldr	r3, [pc, #716]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f003 030c 	and.w	r3, r3, #12
 8000e4e:	2b04      	cmp	r3, #4
 8000e50:	d00c      	beq.n	8000e6c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e52:	4bb0      	ldr	r3, [pc, #704]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 030c 	and.w	r3, r3, #12
 8000e5a:	2b08      	cmp	r3, #8
 8000e5c:	d159      	bne.n	8000f12 <HAL_RCC_OscConfig+0xf6>
 8000e5e:	4bad      	ldr	r3, [pc, #692]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e6a:	d152      	bne.n	8000f12 <HAL_RCC_OscConfig+0xf6>
 8000e6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e70:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e74:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000e78:	fa93 f3a3 	rbit	r3, r3
 8000e7c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8000e80:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e84:	fab3 f383 	clz	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	095b      	lsrs	r3, r3, #5
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f043 0301 	orr.w	r3, r3, #1
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d102      	bne.n	8000e9e <HAL_RCC_OscConfig+0x82>
 8000e98:	4b9e      	ldr	r3, [pc, #632]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	e015      	b.n	8000eca <HAL_RCC_OscConfig+0xae>
 8000e9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ea2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000eaa:	fa93 f3a3 	rbit	r3, r3
 8000eae:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000eb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eb6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000eba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000ebe:	fa93 f3a3 	rbit	r3, r3
 8000ec2:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000ec6:	4b93      	ldr	r3, [pc, #588]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ece:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000ed2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000ed6:	fa92 f2a2 	rbit	r2, r2
 8000eda:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000ede:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000ee2:	fab2 f282 	clz	r2, r2
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	f042 0220 	orr.w	r2, r2, #32
 8000eec:	b2d2      	uxtb	r2, r2
 8000eee:	f002 021f 	and.w	r2, r2, #31
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ef8:	4013      	ands	r3, r2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 810c 	beq.w	8001118 <HAL_RCC_OscConfig+0x2fc>
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	f040 8106 	bne.w	8001118 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	f000 be86 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f1c:	d106      	bne.n	8000f2c <HAL_RCC_OscConfig+0x110>
 8000f1e:	4b7d      	ldr	r3, [pc, #500]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a7c      	ldr	r2, [pc, #496]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	e030      	b.n	8000f8e <HAL_RCC_OscConfig+0x172>
 8000f2c:	1d3b      	adds	r3, r7, #4
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d10c      	bne.n	8000f50 <HAL_RCC_OscConfig+0x134>
 8000f36:	4b77      	ldr	r3, [pc, #476]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a76      	ldr	r2, [pc, #472]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	4b74      	ldr	r3, [pc, #464]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a73      	ldr	r2, [pc, #460]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f4c:	6013      	str	r3, [r2, #0]
 8000f4e:	e01e      	b.n	8000f8e <HAL_RCC_OscConfig+0x172>
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f5a:	d10c      	bne.n	8000f76 <HAL_RCC_OscConfig+0x15a>
 8000f5c:	4b6d      	ldr	r3, [pc, #436]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a6c      	ldr	r2, [pc, #432]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b6a      	ldr	r3, [pc, #424]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a69      	ldr	r2, [pc, #420]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e00b      	b.n	8000f8e <HAL_RCC_OscConfig+0x172>
 8000f76:	4b67      	ldr	r3, [pc, #412]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a66      	ldr	r2, [pc, #408]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f80:	6013      	str	r3, [r2, #0]
 8000f82:	4b64      	ldr	r3, [pc, #400]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a63      	ldr	r2, [pc, #396]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f8c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f8e:	4b61      	ldr	r3, [pc, #388]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f92:	f023 020f 	bic.w	r2, r3, #15
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	495d      	ldr	r1, [pc, #372]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d059      	beq.n	8001060 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fac:	f7ff fbe0 	bl	8000770 <HAL_GetTick>
 8000fb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb4:	e00a      	b.n	8000fcc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fb6:	f7ff fbdb 	bl	8000770 <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	; 0x64
 8000fc4:	d902      	bls.n	8000fcc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	f000 be29 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
 8000fcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fd0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000fd8:	fa93 f3a3 	rbit	r3, r3
 8000fdc:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000fe0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe4:	fab3 f383 	clz	r3, r3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d102      	bne.n	8000ffe <HAL_RCC_OscConfig+0x1e2>
 8000ff8:	4b46      	ldr	r3, [pc, #280]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	e015      	b.n	800102a <HAL_RCC_OscConfig+0x20e>
 8000ffe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001002:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001006:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800100a:	fa93 f3a3 	rbit	r3, r3
 800100e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001012:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001016:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800101a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800101e:	fa93 f3a3 	rbit	r3, r3
 8001022:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001026:	4b3b      	ldr	r3, [pc, #236]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 8001028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800102e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001032:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001036:	fa92 f2a2 	rbit	r2, r2
 800103a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800103e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001042:	fab2 f282 	clz	r2, r2
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	f042 0220 	orr.w	r2, r2, #32
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	f002 021f 	and.w	r2, r2, #31
 8001052:	2101      	movs	r1, #1
 8001054:	fa01 f202 	lsl.w	r2, r1, r2
 8001058:	4013      	ands	r3, r2
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0ab      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x19a>
 800105e:	e05c      	b.n	800111a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fb86 	bl	8000770 <HAL_GetTick>
 8001064:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001068:	e00a      	b.n	8001080 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800106a:	f7ff fb81 	bl	8000770 <HAL_GetTick>
 800106e:	4602      	mov	r2, r0
 8001070:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	; 0x64
 8001078:	d902      	bls.n	8001080 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	f000 bdcf 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001080:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001084:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001088:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001094:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001098:	fab3 f383 	clz	r3, r3
 800109c:	b2db      	uxtb	r3, r3
 800109e:	095b      	lsrs	r3, r3, #5
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d102      	bne.n	80010b2 <HAL_RCC_OscConfig+0x296>
 80010ac:	4b19      	ldr	r3, [pc, #100]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	e015      	b.n	80010de <HAL_RCC_OscConfig+0x2c2>
 80010b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010b6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80010c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010ca:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80010ce:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80010d2:	fa93 f3a3 	rbit	r3, r3
 80010d6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <HAL_RCC_OscConfig+0x2f8>)
 80010dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80010e2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80010e6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80010ea:	fa92 f2a2 	rbit	r2, r2
 80010ee:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80010f2:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80010f6:	fab2 f282 	clz	r2, r2
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	f042 0220 	orr.w	r2, r2, #32
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	f002 021f 	and.w	r2, r2, #31
 8001106:	2101      	movs	r1, #1
 8001108:	fa01 f202 	lsl.w	r2, r1, r2
 800110c:	4013      	ands	r3, r2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1ab      	bne.n	800106a <HAL_RCC_OscConfig+0x24e>
 8001112:	e002      	b.n	800111a <HAL_RCC_OscConfig+0x2fe>
 8001114:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 816f 	beq.w	8001408 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800112a:	4bd0      	ldr	r3, [pc, #832]	; (800146c <HAL_RCC_OscConfig+0x650>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 030c 	and.w	r3, r3, #12
 8001132:	2b00      	cmp	r3, #0
 8001134:	d00b      	beq.n	800114e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001136:	4bcd      	ldr	r3, [pc, #820]	; (800146c <HAL_RCC_OscConfig+0x650>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 030c 	and.w	r3, r3, #12
 800113e:	2b08      	cmp	r3, #8
 8001140:	d16c      	bne.n	800121c <HAL_RCC_OscConfig+0x400>
 8001142:	4bca      	ldr	r3, [pc, #808]	; (800146c <HAL_RCC_OscConfig+0x650>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d166      	bne.n	800121c <HAL_RCC_OscConfig+0x400>
 800114e:	2302      	movs	r3, #2
 8001150:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001154:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001158:	fa93 f3a3 	rbit	r3, r3
 800115c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001160:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001164:	fab3 f383 	clz	r3, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	095b      	lsrs	r3, r3, #5
 800116c:	b2db      	uxtb	r3, r3
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b01      	cmp	r3, #1
 8001176:	d102      	bne.n	800117e <HAL_RCC_OscConfig+0x362>
 8001178:	4bbc      	ldr	r3, [pc, #752]	; (800146c <HAL_RCC_OscConfig+0x650>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	e013      	b.n	80011a6 <HAL_RCC_OscConfig+0x38a>
 800117e:	2302      	movs	r3, #2
 8001180:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001188:	fa93 f3a3 	rbit	r3, r3
 800118c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001190:	2302      	movs	r3, #2
 8001192:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001196:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800119a:	fa93 f3a3 	rbit	r3, r3
 800119e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80011a2:	4bb2      	ldr	r3, [pc, #712]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a6:	2202      	movs	r2, #2
 80011a8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80011ac:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80011b0:	fa92 f2a2 	rbit	r2, r2
 80011b4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80011b8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80011bc:	fab2 f282 	clz	r2, r2
 80011c0:	b2d2      	uxtb	r2, r2
 80011c2:	f042 0220 	orr.w	r2, r2, #32
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	f002 021f 	and.w	r2, r2, #31
 80011cc:	2101      	movs	r1, #1
 80011ce:	fa01 f202 	lsl.w	r2, r1, r2
 80011d2:	4013      	ands	r3, r2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d007      	beq.n	80011e8 <HAL_RCC_OscConfig+0x3cc>
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d002      	beq.n	80011e8 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	f000 bd1b 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e8:	4ba0      	ldr	r3, [pc, #640]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	21f8      	movs	r1, #248	; 0xf8
 80011f8:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fc:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001200:	fa91 f1a1 	rbit	r1, r1
 8001204:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001208:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800120c:	fab1 f181 	clz	r1, r1
 8001210:	b2c9      	uxtb	r1, r1
 8001212:	408b      	lsls	r3, r1
 8001214:	4995      	ldr	r1, [pc, #596]	; (800146c <HAL_RCC_OscConfig+0x650>)
 8001216:	4313      	orrs	r3, r2
 8001218:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121a:	e0f5      	b.n	8001408 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	2b00      	cmp	r3, #0
 8001224:	f000 8085 	beq.w	8001332 <HAL_RCC_OscConfig+0x516>
 8001228:	2301      	movs	r3, #1
 800122a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001232:	fa93 f3a3 	rbit	r3, r3
 8001236:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800123a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800123e:	fab3 f383 	clz	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001248:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	461a      	mov	r2, r3
 8001250:	2301      	movs	r3, #1
 8001252:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001254:	f7ff fa8c 	bl	8000770 <HAL_GetTick>
 8001258:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800125c:	e00a      	b.n	8001274 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800125e:	f7ff fa87 	bl	8000770 <HAL_GetTick>
 8001262:	4602      	mov	r2, r0
 8001264:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d902      	bls.n	8001274 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	f000 bcd5 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001274:	2302      	movs	r3, #2
 8001276:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001286:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800128a:	fab3 f383 	clz	r3, r3
 800128e:	b2db      	uxtb	r3, r3
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d102      	bne.n	80012a4 <HAL_RCC_OscConfig+0x488>
 800129e:	4b73      	ldr	r3, [pc, #460]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	e013      	b.n	80012cc <HAL_RCC_OscConfig+0x4b0>
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80012b6:	2302      	movs	r3, #2
 80012b8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80012bc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80012c0:	fa93 f3a3 	rbit	r3, r3
 80012c4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80012c8:	4b68      	ldr	r3, [pc, #416]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80012ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012cc:	2202      	movs	r2, #2
 80012ce:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80012d2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80012d6:	fa92 f2a2 	rbit	r2, r2
 80012da:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80012de:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80012e2:	fab2 f282 	clz	r2, r2
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	f042 0220 	orr.w	r2, r2, #32
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	f002 021f 	and.w	r2, r2, #31
 80012f2:	2101      	movs	r1, #1
 80012f4:	fa01 f202 	lsl.w	r2, r1, r2
 80012f8:	4013      	ands	r3, r2
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d0af      	beq.n	800125e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012fe:	4b5b      	ldr	r3, [pc, #364]	; (800146c <HAL_RCC_OscConfig+0x650>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	21f8      	movs	r1, #248	; 0xf8
 800130e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001312:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001316:	fa91 f1a1 	rbit	r1, r1
 800131a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800131e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001322:	fab1 f181 	clz	r1, r1
 8001326:	b2c9      	uxtb	r1, r1
 8001328:	408b      	lsls	r3, r1
 800132a:	4950      	ldr	r1, [pc, #320]	; (800146c <HAL_RCC_OscConfig+0x650>)
 800132c:	4313      	orrs	r3, r2
 800132e:	600b      	str	r3, [r1, #0]
 8001330:	e06a      	b.n	8001408 <HAL_RCC_OscConfig+0x5ec>
 8001332:	2301      	movs	r3, #1
 8001334:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001338:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800133c:	fa93 f3a3 	rbit	r3, r3
 8001340:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001344:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001348:	fab3 f383 	clz	r3, r3
 800134c:	b2db      	uxtb	r3, r3
 800134e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001352:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	461a      	mov	r2, r3
 800135a:	2300      	movs	r3, #0
 800135c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fa07 	bl	8000770 <HAL_GetTick>
 8001362:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001366:	e00a      	b.n	800137e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001368:	f7ff fa02 	bl	8000770 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d902      	bls.n	800137e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	f000 bc50 	b.w	8001c1e <HAL_RCC_OscConfig+0xe02>
 800137e:	2302      	movs	r3, #2
 8001380:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001384:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001388:	fa93 f3a3 	rbit	r3, r3
 800138c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001390:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001394:	fab3 f383 	clz	r3, r3
 8001398:	b2db      	uxtb	r3, r3
 800139a:	095b      	lsrs	r3, r3, #5
 800139c:	b2db      	uxtb	r3, r3
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d102      	bne.n	80013ae <HAL_RCC_OscConfig+0x592>
 80013a8:	4b30      	ldr	r3, [pc, #192]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	e013      	b.n	80013d6 <HAL_RCC_OscConfig+0x5ba>
 80013ae:	2302      	movs	r3, #2
 80013b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80013b8:	fa93 f3a3 	rbit	r3, r3
 80013bc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80013c0:	2302      	movs	r3, #2
 80013c2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80013c6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80013ca:	fa93 f3a3 	rbit	r3, r3
 80013ce:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80013d2:	4b26      	ldr	r3, [pc, #152]	; (800146c <HAL_RCC_OscConfig+0x650>)
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	2202      	movs	r2, #2
 80013d8:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80013dc:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80013e0:	fa92 f2a2 	rbit	r2, r2
 80013e4:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80013e8:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80013ec:	fab2 f282 	clz	r2, r2
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	f042 0220 	orr.w	r2, r2, #32
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	f002 021f 	and.w	r2, r2, #31
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001402:	4013      	ands	r3, r2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1af      	bne.n	8001368 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0308 	and.w	r3, r3, #8
 8001412:	2b00      	cmp	r3, #0
 8001414:	f000 80da 	beq.w	80015cc <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d069      	beq.n	80014f6 <HAL_RCC_OscConfig+0x6da>
 8001422:	2301      	movs	r3, #1
 8001424:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001428:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800142c:	fa93 f3a3 	rbit	r3, r3
 8001430:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001434:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001438:	fab3 f383 	clz	r3, r3
 800143c:	b2db      	uxtb	r3, r3
 800143e:	461a      	mov	r2, r3
 8001440:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <HAL_RCC_OscConfig+0x654>)
 8001442:	4413      	add	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	461a      	mov	r2, r3
 8001448:	2301      	movs	r3, #1
 800144a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800144c:	f7ff f990 	bl	8000770 <HAL_GetTick>
 8001450:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001454:	e00e      	b.n	8001474 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001456:	f7ff f98b 	bl	8000770 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d906      	bls.n	8001474 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e3d9      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 800146a:	bf00      	nop
 800146c:	40021000 	.word	0x40021000
 8001470:	10908120 	.word	0x10908120
 8001474:	2302      	movs	r3, #2
 8001476:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800147e:	fa93 f3a3 	rbit	r3, r3
 8001482:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001486:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800148a:	2202      	movs	r2, #2
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fa93 f2a3 	rbit	r2, r3
 8001498:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014a2:	2202      	movs	r2, #2
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	fa93 f2a3 	rbit	r2, r3
 80014b0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80014b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b6:	4ba5      	ldr	r3, [pc, #660]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80014b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014ba:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80014be:	2102      	movs	r1, #2
 80014c0:	6019      	str	r1, [r3, #0]
 80014c2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	fa93 f1a3 	rbit	r1, r3
 80014cc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014d0:	6019      	str	r1, [r3, #0]
  return result;
 80014d2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	fab3 f383 	clz	r3, r3
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	f003 031f 	and.w	r3, r3, #31
 80014e8:	2101      	movs	r1, #1
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	4013      	ands	r3, r2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0b0      	beq.n	8001456 <HAL_RCC_OscConfig+0x63a>
 80014f4:	e06a      	b.n	80015cc <HAL_RCC_OscConfig+0x7b0>
 80014f6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80014fa:	2201      	movs	r2, #1
 80014fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fe:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	fa93 f2a3 	rbit	r2, r3
 8001508:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800150c:	601a      	str	r2, [r3, #0]
  return result;
 800150e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001512:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001514:	fab3 f383 	clz	r3, r3
 8001518:	b2db      	uxtb	r3, r3
 800151a:	461a      	mov	r2, r3
 800151c:	4b8c      	ldr	r3, [pc, #560]	; (8001750 <HAL_RCC_OscConfig+0x934>)
 800151e:	4413      	add	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	461a      	mov	r2, r3
 8001524:	2300      	movs	r3, #0
 8001526:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001528:	f7ff f922 	bl	8000770 <HAL_GetTick>
 800152c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001530:	e009      	b.n	8001546 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001532:	f7ff f91d 	bl	8000770 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e36b      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001546:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800154a:	2202      	movs	r2, #2
 800154c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	fa93 f2a3 	rbit	r2, r3
 8001558:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001562:	2202      	movs	r2, #2
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	fa93 f2a3 	rbit	r2, r3
 8001570:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800157a:	2202      	movs	r2, #2
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	fa93 f2a3 	rbit	r2, r3
 8001588:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800158c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800158e:	4b6f      	ldr	r3, [pc, #444]	; (800174c <HAL_RCC_OscConfig+0x930>)
 8001590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001592:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001596:	2102      	movs	r1, #2
 8001598:	6019      	str	r1, [r3, #0]
 800159a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	fa93 f1a3 	rbit	r1, r3
 80015a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015a8:	6019      	str	r1, [r3, #0]
  return result;
 80015aa:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	fab3 f383 	clz	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	2101      	movs	r1, #1
 80015c2:	fa01 f303 	lsl.w	r3, r1, r3
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1b2      	bne.n	8001532 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 8158 	beq.w	800188c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015dc:	2300      	movs	r3, #0
 80015de:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015e2:	4b5a      	ldr	r3, [pc, #360]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d112      	bne.n	8001614 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ee:	4b57      	ldr	r3, [pc, #348]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a56      	ldr	r2, [pc, #344]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b54      	ldr	r3, [pc, #336]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	f107 0308 	add.w	r3, r7, #8
 800160c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800160e:	2301      	movs	r3, #1
 8001610:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001614:	4b4f      	ldr	r3, [pc, #316]	; (8001754 <HAL_RCC_OscConfig+0x938>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11a      	bne.n	8001656 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001620:	4b4c      	ldr	r3, [pc, #304]	; (8001754 <HAL_RCC_OscConfig+0x938>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a4b      	ldr	r2, [pc, #300]	; (8001754 <HAL_RCC_OscConfig+0x938>)
 8001626:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800162a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800162c:	f7ff f8a0 	bl	8000770 <HAL_GetTick>
 8001630:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001634:	e009      	b.n	800164a <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001636:	f7ff f89b 	bl	8000770 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b64      	cmp	r3, #100	; 0x64
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e2e9      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164a:	4b42      	ldr	r3, [pc, #264]	; (8001754 <HAL_RCC_OscConfig+0x938>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0ef      	beq.n	8001636 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d106      	bne.n	800166e <HAL_RCC_OscConfig+0x852>
 8001660:	4b3a      	ldr	r3, [pc, #232]	; (800174c <HAL_RCC_OscConfig+0x930>)
 8001662:	6a1b      	ldr	r3, [r3, #32]
 8001664:	4a39      	ldr	r2, [pc, #228]	; (800174c <HAL_RCC_OscConfig+0x930>)
 8001666:	f043 0301 	orr.w	r3, r3, #1
 800166a:	6213      	str	r3, [r2, #32]
 800166c:	e02f      	b.n	80016ce <HAL_RCC_OscConfig+0x8b2>
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d10c      	bne.n	8001692 <HAL_RCC_OscConfig+0x876>
 8001678:	4b34      	ldr	r3, [pc, #208]	; (800174c <HAL_RCC_OscConfig+0x930>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	4a33      	ldr	r2, [pc, #204]	; (800174c <HAL_RCC_OscConfig+0x930>)
 800167e:	f023 0301 	bic.w	r3, r3, #1
 8001682:	6213      	str	r3, [r2, #32]
 8001684:	4b31      	ldr	r3, [pc, #196]	; (800174c <HAL_RCC_OscConfig+0x930>)
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	4a30      	ldr	r2, [pc, #192]	; (800174c <HAL_RCC_OscConfig+0x930>)
 800168a:	f023 0304 	bic.w	r3, r3, #4
 800168e:	6213      	str	r3, [r2, #32]
 8001690:	e01d      	b.n	80016ce <HAL_RCC_OscConfig+0x8b2>
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	2b05      	cmp	r3, #5
 800169a:	d10c      	bne.n	80016b6 <HAL_RCC_OscConfig+0x89a>
 800169c:	4b2b      	ldr	r3, [pc, #172]	; (800174c <HAL_RCC_OscConfig+0x930>)
 800169e:	6a1b      	ldr	r3, [r3, #32]
 80016a0:	4a2a      	ldr	r2, [pc, #168]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016a2:	f043 0304 	orr.w	r3, r3, #4
 80016a6:	6213      	str	r3, [r2, #32]
 80016a8:	4b28      	ldr	r3, [pc, #160]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	4a27      	ldr	r2, [pc, #156]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6213      	str	r3, [r2, #32]
 80016b4:	e00b      	b.n	80016ce <HAL_RCC_OscConfig+0x8b2>
 80016b6:	4b25      	ldr	r3, [pc, #148]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	4a24      	ldr	r2, [pc, #144]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016bc:	f023 0301 	bic.w	r3, r3, #1
 80016c0:	6213      	str	r3, [r2, #32]
 80016c2:	4b22      	ldr	r3, [pc, #136]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	4a21      	ldr	r2, [pc, #132]	; (800174c <HAL_RCC_OscConfig+0x930>)
 80016c8:	f023 0304 	bic.w	r3, r3, #4
 80016cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d06b      	beq.n	80017b0 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d8:	f7ff f84a 	bl	8000770 <HAL_GetTick>
 80016dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e0:	e00b      	b.n	80016fa <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f7ff f845 	bl	8000770 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e291      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 80016fa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80016fe:	2202      	movs	r2, #2
 8001700:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001702:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	fa93 f2a3 	rbit	r2, r3
 800170c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	fa93 f2a3 	rbit	r2, r3
 8001724:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001728:	601a      	str	r2, [r3, #0]
  return result;
 800172a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800172e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001730:	fab3 f383 	clz	r3, r3
 8001734:	b2db      	uxtb	r3, r3
 8001736:	095b      	lsrs	r3, r3, #5
 8001738:	b2db      	uxtb	r3, r3
 800173a:	f043 0302 	orr.w	r3, r3, #2
 800173e:	b2db      	uxtb	r3, r3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d109      	bne.n	8001758 <HAL_RCC_OscConfig+0x93c>
 8001744:	4b01      	ldr	r3, [pc, #4]	; (800174c <HAL_RCC_OscConfig+0x930>)
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	e014      	b.n	8001774 <HAL_RCC_OscConfig+0x958>
 800174a:	bf00      	nop
 800174c:	40021000 	.word	0x40021000
 8001750:	10908120 	.word	0x10908120
 8001754:	40007000 	.word	0x40007000
 8001758:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800175c:	2202      	movs	r2, #2
 800175e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001760:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	fa93 f2a3 	rbit	r2, r3
 800176a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	4bbb      	ldr	r3, [pc, #748]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 8001772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001774:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001778:	2102      	movs	r1, #2
 800177a:	6011      	str	r1, [r2, #0]
 800177c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	fa92 f1a2 	rbit	r1, r2
 8001786:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800178a:	6011      	str	r1, [r2, #0]
  return result;
 800178c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	fab2 f282 	clz	r2, r2
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	f002 021f 	and.w	r2, r2, #31
 80017a2:	2101      	movs	r1, #1
 80017a4:	fa01 f202 	lsl.w	r2, r1, r2
 80017a8:	4013      	ands	r3, r2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d099      	beq.n	80016e2 <HAL_RCC_OscConfig+0x8c6>
 80017ae:	e063      	b.n	8001878 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b0:	f7fe ffde 	bl	8000770 <HAL_GetTick>
 80017b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017b8:	e00b      	b.n	80017d2 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ba:	f7fe ffd9 	bl	8000770 <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e225      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 80017d2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017d6:	2202      	movs	r2, #2
 80017d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017da:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	fa93 f2a3 	rbit	r2, r3
 80017e4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80017ee:	2202      	movs	r2, #2
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	fa93 f2a3 	rbit	r2, r3
 80017fc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001800:	601a      	str	r2, [r3, #0]
  return result;
 8001802:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001806:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	fab3 f383 	clz	r3, r3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	095b      	lsrs	r3, r3, #5
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f043 0302 	orr.w	r3, r3, #2
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d102      	bne.n	8001822 <HAL_RCC_OscConfig+0xa06>
 800181c:	4b90      	ldr	r3, [pc, #576]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	e00d      	b.n	800183e <HAL_RCC_OscConfig+0xa22>
 8001822:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001826:	2202      	movs	r2, #2
 8001828:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	fa93 f2a3 	rbit	r2, r3
 8001834:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	4b89      	ldr	r3, [pc, #548]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 800183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001842:	2102      	movs	r1, #2
 8001844:	6011      	str	r1, [r2, #0]
 8001846:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	fa92 f1a2 	rbit	r1, r2
 8001850:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001854:	6011      	str	r1, [r2, #0]
  return result;
 8001856:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	fab2 f282 	clz	r2, r2
 8001860:	b2d2      	uxtb	r2, r2
 8001862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001866:	b2d2      	uxtb	r2, r2
 8001868:	f002 021f 	and.w	r2, r2, #31
 800186c:	2101      	movs	r1, #1
 800186e:	fa01 f202 	lsl.w	r2, r1, r2
 8001872:	4013      	ands	r3, r2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d1a0      	bne.n	80017ba <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001878:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800187c:	2b01      	cmp	r3, #1
 800187e:	d105      	bne.n	800188c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001880:	4b77      	ldr	r3, [pc, #476]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 8001882:	69db      	ldr	r3, [r3, #28]
 8001884:	4a76      	ldr	r2, [pc, #472]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 8001886:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800188a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 81c2 	beq.w	8001c1c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001898:	4b71      	ldr	r3, [pc, #452]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 030c 	and.w	r3, r3, #12
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	f000 819c 	beq.w	8001bde <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018a6:	1d3b      	adds	r3, r7, #4
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	f040 8114 	bne.w	8001ada <HAL_RCC_OscConfig+0xcbe>
 80018b2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018bc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	fa93 f2a3 	rbit	r2, r3
 80018c6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80018ca:	601a      	str	r2, [r3, #0]
  return result;
 80018cc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80018d0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	fab3 f383 	clz	r3, r3
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	461a      	mov	r2, r3
 80018e4:	2300      	movs	r3, #0
 80018e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7fe ff42 	bl	8000770 <HAL_GetTick>
 80018ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f0:	e009      	b.n	8001906 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f2:	f7fe ff3d 	bl	8000770 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e18b      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001906:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800190a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800190e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	fa93 f2a3 	rbit	r2, r3
 800191a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800191e:	601a      	str	r2, [r3, #0]
  return result;
 8001920:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001924:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	fab3 f383 	clz	r3, r3
 800192a:	b2db      	uxtb	r3, r3
 800192c:	095b      	lsrs	r3, r3, #5
 800192e:	b2db      	uxtb	r3, r3
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b01      	cmp	r3, #1
 8001938:	d102      	bne.n	8001940 <HAL_RCC_OscConfig+0xb24>
 800193a:	4b49      	ldr	r3, [pc, #292]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	e01b      	b.n	8001978 <HAL_RCC_OscConfig+0xb5c>
 8001940:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001944:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001948:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800195e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	fa93 f2a3 	rbit	r2, r3
 800196e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4b3a      	ldr	r3, [pc, #232]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 8001976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001978:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800197c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001980:	6011      	str	r1, [r2, #0]
 8001982:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001986:	6812      	ldr	r2, [r2, #0]
 8001988:	fa92 f1a2 	rbit	r1, r2
 800198c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001990:	6011      	str	r1, [r2, #0]
  return result;
 8001992:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001996:	6812      	ldr	r2, [r2, #0]
 8001998:	fab2 f282 	clz	r2, r2
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	f042 0220 	orr.w	r2, r2, #32
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	f002 021f 	and.w	r2, r2, #31
 80019a8:	2101      	movs	r1, #1
 80019aa:	fa01 f202 	lsl.w	r2, r1, r2
 80019ae:	4013      	ands	r3, r2
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d19e      	bne.n	80018f2 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019b4:	4b2a      	ldr	r3, [pc, #168]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	430b      	orrs	r3, r1
 80019ca:	4925      	ldr	r1, [pc, #148]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 80019cc:	4313      	orrs	r3, r2
 80019ce:	604b      	str	r3, [r1, #4]
 80019d0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019da:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	fa93 f2a3 	rbit	r2, r3
 80019e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019e8:	601a      	str	r2, [r3, #0]
  return result;
 80019ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019ee:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f0:	fab3 f383 	clz	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	461a      	mov	r2, r3
 8001a02:	2301      	movs	r3, #1
 8001a04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7fe feb3 	bl	8000770 <HAL_GetTick>
 8001a0a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a0e:	e009      	b.n	8001a24 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a10:	f7fe feae 	bl	8000770 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e0fc      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001a24:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	fa93 f2a3 	rbit	r2, r3
 8001a38:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a3c:	601a      	str	r2, [r3, #0]
  return result;
 8001a3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a42:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a44:	fab3 f383 	clz	r3, r3
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	095b      	lsrs	r3, r3, #5
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d105      	bne.n	8001a64 <HAL_RCC_OscConfig+0xc48>
 8001a58:	4b01      	ldr	r3, [pc, #4]	; (8001a60 <HAL_RCC_OscConfig+0xc44>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	e01e      	b.n	8001a9c <HAL_RCC_OscConfig+0xc80>
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000
 8001a64:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a68:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	fa93 f2a3 	rbit	r2, r3
 8001a78:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	fa93 f2a3 	rbit	r2, r3
 8001a92:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	4b63      	ldr	r3, [pc, #396]	; (8001c28 <HAL_RCC_OscConfig+0xe0c>)
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001aa0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001aa4:	6011      	str	r1, [r2, #0]
 8001aa6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001aaa:	6812      	ldr	r2, [r2, #0]
 8001aac:	fa92 f1a2 	rbit	r1, r2
 8001ab0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001ab4:	6011      	str	r1, [r2, #0]
  return result;
 8001ab6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	fab2 f282 	clz	r2, r2
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	f042 0220 	orr.w	r2, r2, #32
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	f002 021f 	and.w	r2, r2, #31
 8001acc:	2101      	movs	r1, #1
 8001ace:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d09b      	beq.n	8001a10 <HAL_RCC_OscConfig+0xbf4>
 8001ad8:	e0a0      	b.n	8001c1c <HAL_RCC_OscConfig+0xe00>
 8001ada:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ade:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ae2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fa93 f2a3 	rbit	r2, r3
 8001aee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001af2:	601a      	str	r2, [r3, #0]
  return result;
 8001af4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001af8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afa:	fab3 f383 	clz	r3, r3
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b04:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7fe fe2e 	bl	8000770 <HAL_GetTick>
 8001b14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b18:	e009      	b.n	8001b2e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b1a:	f7fe fe29 	bl	8000770 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e077      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
 8001b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	fa93 f2a3 	rbit	r2, r3
 8001b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b46:	601a      	str	r2, [r3, #0]
  return result;
 8001b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b4c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b4e:	fab3 f383 	clz	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	095b      	lsrs	r3, r3, #5
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d102      	bne.n	8001b68 <HAL_RCC_OscConfig+0xd4c>
 8001b62:	4b31      	ldr	r3, [pc, #196]	; (8001c28 <HAL_RCC_OscConfig+0xe0c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	e01b      	b.n	8001ba0 <HAL_RCC_OscConfig+0xd84>
 8001b68:	f107 0320 	add.w	r3, r7, #32
 8001b6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b70:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b72:	f107 0320 	add.w	r3, r7, #32
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	fa93 f2a3 	rbit	r2, r3
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	f107 0318 	add.w	r3, r7, #24
 8001b86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	f107 0318 	add.w	r3, r7, #24
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	fa93 f2a3 	rbit	r2, r3
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	4b22      	ldr	r3, [pc, #136]	; (8001c28 <HAL_RCC_OscConfig+0xe0c>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	f107 0210 	add.w	r2, r7, #16
 8001ba4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ba8:	6011      	str	r1, [r2, #0]
 8001baa:	f107 0210 	add.w	r2, r7, #16
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	fa92 f1a2 	rbit	r1, r2
 8001bb4:	f107 020c 	add.w	r2, r7, #12
 8001bb8:	6011      	str	r1, [r2, #0]
  return result;
 8001bba:	f107 020c 	add.w	r2, r7, #12
 8001bbe:	6812      	ldr	r2, [r2, #0]
 8001bc0:	fab2 f282 	clz	r2, r2
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	f042 0220 	orr.w	r2, r2, #32
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	f002 021f 	and.w	r2, r2, #31
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d19e      	bne.n	8001b1a <HAL_RCC_OscConfig+0xcfe>
 8001bdc:	e01e      	b.n	8001c1c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e018      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bec:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <HAL_RCC_OscConfig+0xe0c>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001bf4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001bf8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d108      	bne.n	8001c18 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c06:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d001      	beq.n	8001c1c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b09e      	sub	sp, #120	; 0x78
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e162      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c44:	4b90      	ldr	r3, [pc, #576]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	683a      	ldr	r2, [r7, #0]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d910      	bls.n	8001c74 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c52:	4b8d      	ldr	r3, [pc, #564]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f023 0207 	bic.w	r2, r3, #7
 8001c5a:	498b      	ldr	r1, [pc, #556]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	4b89      	ldr	r3, [pc, #548]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d001      	beq.n	8001c74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e14a      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d008      	beq.n	8001c92 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c80:	4b82      	ldr	r3, [pc, #520]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	497f      	ldr	r1, [pc, #508]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 80dc 	beq.w	8001e58 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d13c      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xf6>
 8001ca8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cac:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001cb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb8:	fab3 f383 	clz	r3, r3
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d102      	bne.n	8001cd2 <HAL_RCC_ClockConfig+0xa6>
 8001ccc:	4b6f      	ldr	r3, [pc, #444]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	e00f      	b.n	8001cf2 <HAL_RCC_ClockConfig+0xc6>
 8001cd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cd6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cda:	fa93 f3a3 	rbit	r3, r3
 8001cde:	667b      	str	r3, [r7, #100]	; 0x64
 8001ce0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ce4:	663b      	str	r3, [r7, #96]	; 0x60
 8001ce6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001cee:	4b67      	ldr	r3, [pc, #412]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cf6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001cf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001cfa:	fa92 f2a2 	rbit	r2, r2
 8001cfe:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001d00:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d02:	fab2 f282 	clz	r2, r2
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	f042 0220 	orr.w	r2, r2, #32
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	f002 021f 	and.w	r2, r2, #31
 8001d12:	2101      	movs	r1, #1
 8001d14:	fa01 f202 	lsl.w	r2, r1, r2
 8001d18:	4013      	ands	r3, r2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d17b      	bne.n	8001e16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e0f3      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d13c      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x178>
 8001d2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d2e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d3a:	fab3 f383 	clz	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	095b      	lsrs	r3, r3, #5
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d102      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x128>
 8001d4e:	4b4f      	ldr	r3, [pc, #316]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	e00f      	b.n	8001d74 <HAL_RCC_ClockConfig+0x148>
 8001d54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d58:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d5c:	fa93 f3a3 	rbit	r3, r3
 8001d60:	647b      	str	r3, [r7, #68]	; 0x44
 8001d62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d66:	643b      	str	r3, [r7, #64]	; 0x40
 8001d68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d70:	4b46      	ldr	r3, [pc, #280]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d78:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d7c:	fa92 f2a2 	rbit	r2, r2
 8001d80:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d84:	fab2 f282 	clz	r2, r2
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	f042 0220 	orr.w	r2, r2, #32
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	f002 021f 	and.w	r2, r2, #31
 8001d94:	2101      	movs	r1, #1
 8001d96:	fa01 f202 	lsl.w	r2, r1, r2
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d13a      	bne.n	8001e16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e0b2      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
 8001da4:	2302      	movs	r3, #2
 8001da6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db2:	fab3 f383 	clz	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	095b      	lsrs	r3, r3, #5
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d102      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x1a0>
 8001dc6:	4b31      	ldr	r3, [pc, #196]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	e00d      	b.n	8001de8 <HAL_RCC_ClockConfig+0x1bc>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd2:	fa93 f3a3 	rbit	r3, r3
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd8:	2302      	movs	r3, #2
 8001dda:	623b      	str	r3, [r7, #32]
 8001ddc:	6a3b      	ldr	r3, [r7, #32]
 8001dde:	fa93 f3a3 	rbit	r3, r3
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	4b29      	ldr	r3, [pc, #164]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de8:	2202      	movs	r2, #2
 8001dea:	61ba      	str	r2, [r7, #24]
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	fa92 f2a2 	rbit	r2, r2
 8001df2:	617a      	str	r2, [r7, #20]
  return result;
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	fab2 f282 	clz	r2, r2
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	f042 0220 	orr.w	r2, r2, #32
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	f002 021f 	and.w	r2, r2, #31
 8001e06:	2101      	movs	r1, #1
 8001e08:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d101      	bne.n	8001e16 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e079      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e16:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f023 0203 	bic.w	r2, r3, #3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	491a      	ldr	r1, [pc, #104]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e28:	f7fe fca2 	bl	8000770 <HAL_GetTick>
 8001e2c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2e:	e00a      	b.n	8001e46 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e30:	f7fe fc9e 	bl	8000770 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e061      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <HAL_RCC_ClockConfig+0x260>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 020c 	and.w	r2, r3, #12
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d1eb      	bne.n	8001e30 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e58:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d214      	bcs.n	8001e90 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 0207 	bic.w	r2, r3, #7
 8001e6e:	4906      	ldr	r1, [pc, #24]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <HAL_RCC_ClockConfig+0x25c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d005      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e040      	b.n	8001f0a <HAL_RCC_ClockConfig+0x2de>
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d008      	beq.n	8001eae <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_RCC_ClockConfig+0x2e8>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	491a      	ldr	r1, [pc, #104]	; (8001f14 <HAL_RCC_ClockConfig+0x2e8>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d009      	beq.n	8001ece <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eba:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <HAL_RCC_ClockConfig+0x2e8>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4912      	ldr	r1, [pc, #72]	; (8001f14 <HAL_RCC_ClockConfig+0x2e8>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ece:	f000 f829 	bl	8001f24 <HAL_RCC_GetSysClockFreq>
 8001ed2:	4601      	mov	r1, r0
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	; (8001f14 <HAL_RCC_ClockConfig+0x2e8>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001edc:	22f0      	movs	r2, #240	; 0xf0
 8001ede:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	fa92 f2a2 	rbit	r2, r2
 8001ee6:	60fa      	str	r2, [r7, #12]
  return result;
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	fab2 f282 	clz	r2, r2
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	40d3      	lsrs	r3, r2
 8001ef2:	4a09      	ldr	r2, [pc, #36]	; (8001f18 <HAL_RCC_ClockConfig+0x2ec>)
 8001ef4:	5cd3      	ldrb	r3, [r2, r3]
 8001ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8001efa:	4a08      	ldr	r2, [pc, #32]	; (8001f1c <HAL_RCC_ClockConfig+0x2f0>)
 8001efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001efe:	4b08      	ldr	r3, [pc, #32]	; (8001f20 <HAL_RCC_ClockConfig+0x2f4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe fbf0 	bl	80006e8 <HAL_InitTick>
  
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3778      	adds	r7, #120	; 0x78
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000
 8001f18:	08002788 	.word	0x08002788
 8001f1c:	20000000 	.word	0x20000000
 8001f20:	20000004 	.word	0x20000004

08001f24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b08b      	sub	sp, #44	; 0x2c
 8001f28:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001f3e:	4b29      	ldr	r3, [pc, #164]	; (8001fe4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	d002      	beq.n	8001f54 <HAL_RCC_GetSysClockFreq+0x30>
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d003      	beq.n	8001f5a <HAL_RCC_GetSysClockFreq+0x36>
 8001f52:	e03c      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f54:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f56:	623b      	str	r3, [r7, #32]
      break;
 8001f58:	e03c      	b.n	8001fd4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f60:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f64:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	fa92 f2a2 	rbit	r2, r2
 8001f6c:	607a      	str	r2, [r7, #4]
  return result;
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	fab2 f282 	clz	r2, r2
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	40d3      	lsrs	r3, r2
 8001f78:	4a1c      	ldr	r2, [pc, #112]	; (8001fec <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f7a:	5cd3      	ldrb	r3, [r2, r3]
 8001f7c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f7e:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	220f      	movs	r2, #15
 8001f88:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	fa92 f2a2 	rbit	r2, r2
 8001f90:	60fa      	str	r2, [r7, #12]
  return result;
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	40d3      	lsrs	r3, r2
 8001f9c:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f9e:	5cd3      	ldrb	r3, [r2, r3]
 8001fa0:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d008      	beq.n	8001fbe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fac:	4a0e      	ldr	r2, [pc, #56]	; (8001fe8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	fb02 f303 	mul.w	r3, r2, r3
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
 8001fbc:	e004      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	4a0c      	ldr	r2, [pc, #48]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001fc2:	fb02 f303 	mul.w	r3, r2, r3
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	623b      	str	r3, [r7, #32]
      break;
 8001fcc:	e002      	b.n	8001fd4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fce:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001fd0:	623b      	str	r3, [r7, #32]
      break;
 8001fd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fd4:	6a3b      	ldr	r3, [r7, #32]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	372c      	adds	r7, #44	; 0x2c
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	007a1200 	.word	0x007a1200
 8001fec:	08002798 	.word	0x08002798
 8001ff0:	080027a8 	.word	0x080027a8
 8001ff4:	003d0900 	.word	0x003d0900

08001ff8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b092      	sub	sp, #72	; 0x48
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002008:	2300      	movs	r3, #0
 800200a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80d4 	beq.w	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800201c:	4b4e      	ldr	r3, [pc, #312]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10e      	bne.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002028:	4b4b      	ldr	r3, [pc, #300]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	4a4a      	ldr	r2, [pc, #296]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002032:	61d3      	str	r3, [r2, #28]
 8002034:	4b48      	ldr	r3, [pc, #288]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203c:	60bb      	str	r3, [r7, #8]
 800203e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002040:	2301      	movs	r3, #1
 8002042:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002046:	4b45      	ldr	r3, [pc, #276]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204e:	2b00      	cmp	r3, #0
 8002050:	d118      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002052:	4b42      	ldr	r3, [pc, #264]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a41      	ldr	r2, [pc, #260]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800205e:	f7fe fb87 	bl	8000770 <HAL_GetTick>
 8002062:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002064:	e008      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002066:	f7fe fb83 	bl	8000770 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b64      	cmp	r3, #100	; 0x64
 8002072:	d901      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e169      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002078:	4b38      	ldr	r3, [pc, #224]	; (800215c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0f0      	beq.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002084:	4b34      	ldr	r3, [pc, #208]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800208c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800208e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 8084 	beq.w	800219e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800209e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d07c      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020a4:	4b2c      	ldr	r3, [pc, #176]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020b6:	fa93 f3a3 	rbit	r3, r3
 80020ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020be:	fab3 f383 	clz	r3, r3
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	461a      	mov	r2, r3
 80020c6:	4b26      	ldr	r3, [pc, #152]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020c8:	4413      	add	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	461a      	mov	r2, r3
 80020ce:	2301      	movs	r3, #1
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020da:	fa93 f3a3 	rbit	r3, r3
 80020de:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020e2:	fab3 f383 	clz	r3, r3
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020ec:	4413      	add	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	461a      	mov	r2, r3
 80020f2:	2300      	movs	r3, #0
 80020f4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020f6:	4a18      	ldr	r2, [pc, #96]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020fa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d04b      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002106:	f7fe fb33 	bl	8000770 <HAL_GetTick>
 800210a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210c:	e00a      	b.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7fe fb2f 	bl	8000770 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	f241 3288 	movw	r2, #5000	; 0x1388
 800211c:	4293      	cmp	r3, r2
 800211e:	d901      	bls.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e113      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002124:	2302      	movs	r3, #2
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212a:	fa93 f3a3 	rbit	r3, r3
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
 8002130:	2302      	movs	r3, #2
 8002132:	623b      	str	r3, [r7, #32]
 8002134:	6a3b      	ldr	r3, [r7, #32]
 8002136:	fa93 f3a3 	rbit	r3, r3
 800213a:	61fb      	str	r3, [r7, #28]
  return result;
 800213c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800213e:	fab3 f383 	clz	r3, r3
 8002142:	b2db      	uxtb	r3, r3
 8002144:	095b      	lsrs	r3, r3, #5
 8002146:	b2db      	uxtb	r3, r3
 8002148:	f043 0302 	orr.w	r3, r3, #2
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d108      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002152:	4b01      	ldr	r3, [pc, #4]	; (8002158 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	e00d      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002158:	40021000 	.word	0x40021000
 800215c:	40007000 	.word	0x40007000
 8002160:	10908100 	.word	0x10908100
 8002164:	2302      	movs	r3, #2
 8002166:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	fa93 f3a3 	rbit	r3, r3
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	4b78      	ldr	r3, [pc, #480]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	2202      	movs	r2, #2
 8002176:	613a      	str	r2, [r7, #16]
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	fa92 f2a2 	rbit	r2, r2
 800217e:	60fa      	str	r2, [r7, #12]
  return result;
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	fab2 f282 	clz	r2, r2
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	f002 021f 	and.w	r2, r2, #31
 8002192:	2101      	movs	r1, #1
 8002194:	fa01 f202 	lsl.w	r2, r1, r2
 8002198:	4013      	ands	r3, r2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0b7      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800219e:	4b6d      	ldr	r3, [pc, #436]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	496a      	ldr	r1, [pc, #424]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d105      	bne.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021b8:	4b66      	ldr	r3, [pc, #408]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	4a65      	ldr	r2, [pc, #404]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d008      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021d0:	4b60      	ldr	r3, [pc, #384]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	f023 0203 	bic.w	r2, r3, #3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	495d      	ldr	r1, [pc, #372]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d008      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021ee:	4b59      	ldr	r3, [pc, #356]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	4956      	ldr	r1, [pc, #344]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d008      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800220c:	4b51      	ldr	r3, [pc, #324]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	494e      	ldr	r1, [pc, #312]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800221a:	4313      	orrs	r3, r2
 800221c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0320 	and.w	r3, r3, #32
 8002226:	2b00      	cmp	r3, #0
 8002228:	d008      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800222a:	4b4a      	ldr	r3, [pc, #296]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f023 0210 	bic.w	r2, r3, #16
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	4947      	ldr	r1, [pc, #284]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002238:	4313      	orrs	r3, r2
 800223a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002248:	4b42      	ldr	r3, [pc, #264]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002254:	493f      	ldr	r1, [pc, #252]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002256:	4313      	orrs	r3, r2
 8002258:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002262:	2b00      	cmp	r3, #0
 8002264:	d008      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002266:	4b3b      	ldr	r3, [pc, #236]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	f023 0220 	bic.w	r2, r3, #32
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	4938      	ldr	r1, [pc, #224]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002274:	4313      	orrs	r3, r2
 8002276:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	2b00      	cmp	r3, #0
 8002282:	d008      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002284:	4b33      	ldr	r3, [pc, #204]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	4930      	ldr	r1, [pc, #192]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002292:	4313      	orrs	r3, r2
 8002294:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0310 	and.w	r3, r3, #16
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022a2:	4b2c      	ldr	r3, [pc, #176]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	4929      	ldr	r1, [pc, #164]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d008      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022c0:	4b24      	ldr	r3, [pc, #144]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022cc:	4921      	ldr	r1, [pc, #132]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d008      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80022de:	4b1d      	ldr	r3, [pc, #116]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ea:	491a      	ldr	r1, [pc, #104]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80022fc:	4b15      	ldr	r3, [pc, #84]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002300:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002308:	4912      	ldr	r1, [pc, #72]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800230a:	4313      	orrs	r3, r2
 800230c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d008      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	490b      	ldr	r1, [pc, #44]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002328:	4313      	orrs	r3, r2
 800232a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002344:	4903      	ldr	r1, [pc, #12]	; (8002354 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002346:	4313      	orrs	r3, r2
 8002348:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3748      	adds	r7, #72	; 0x48
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	40021000 	.word	0x40021000

08002358 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d101      	bne.n	800236e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e073      	b.n	8002456 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7f5b      	ldrb	r3, [r3, #29]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	d105      	bne.n	8002384 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7fe f8cc 	bl	800051c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0310 	and.w	r3, r3, #16
 8002394:	2b10      	cmp	r3, #16
 8002396:	d055      	beq.n	8002444 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	22ca      	movs	r2, #202	; 0xca
 800239e:	625a      	str	r2, [r3, #36]	; 0x24
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2253      	movs	r2, #83	; 0x53
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 f87f 	bl	80024ac <RTC_EnterInitMode>
 80023ae:	4603      	mov	r3, r0
 80023b0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80023b2:	7bfb      	ldrb	r3, [r7, #15]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d12c      	bne.n	8002412 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80023c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023ca:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6899      	ldr	r1, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	695b      	ldr	r3, [r3, #20]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	68d2      	ldr	r2, [r2, #12]
 80023f2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6919      	ldr	r1, [r3, #16]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	041a      	lsls	r2, r3, #16
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f886 	bl	800251a <RTC_ExitInitMode>
 800240e:	4603      	mov	r3, r0
 8002410:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002412:	7bfb      	ldrb	r3, [r7, #15]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d110      	bne.n	800243a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002426:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	22ff      	movs	r2, #255	; 0xff
 8002440:	625a      	str	r2, [r3, #36]	; 0x24
 8002442:	e001      	b.n	8002448 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d102      	bne.n	8002454 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002454:	7bfb      	ldrb	r3, [r7, #15]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0d      	ldr	r2, [pc, #52]	; (80024a8 <HAL_RTC_WaitForSynchro+0x48>)
 8002472:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002474:	f7fe f97c 	bl	8000770 <HAL_GetTick>
 8002478:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800247a:	e009      	b.n	8002490 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800247c:	f7fe f978 	bl	8000770 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800248a:	d901      	bls.n	8002490 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e007      	b.n	80024a0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 0320 	and.w	r3, r3, #32
 800249a:	2b00      	cmp	r3, #0
 800249c:	d0ee      	beq.n	800247c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	0001ff5f 	.word	0x0001ff5f

080024ac <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d122      	bne.n	8002510 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68da      	ldr	r2, [r3, #12]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80024d8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80024da:	f7fe f949 	bl	8000770 <HAL_GetTick>
 80024de:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80024e0:	e00c      	b.n	80024fc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024e2:	f7fe f945 	bl	8000770 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024f0:	d904      	bls.n	80024fc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2204      	movs	r2, #4
 80024f6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002506:	2b00      	cmp	r3, #0
 8002508:	d102      	bne.n	8002510 <RTC_EnterInitMode+0x64>
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d1e8      	bne.n	80024e2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002510:	7bfb      	ldrb	r3, [r7, #15]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b084      	sub	sp, #16
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68da      	ldr	r2, [r3, #12]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002534:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 0320 	and.w	r3, r3, #32
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10a      	bne.n	800255a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f7ff ff8b 	bl	8002460 <HAL_RTC_WaitForSynchro>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2204      	movs	r2, #4
 8002554:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800255a:	7bfb      	ldrb	r3, [r7, #15]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	7f1b      	ldrb	r3, [r3, #28]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800257c:	2302      	movs	r3, #2
 800257e:	e08a      	b.n	8002696 <HAL_RTCEx_SetWakeUpTimer+0x132>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2201      	movs	r2, #1
 8002584:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2202      	movs	r2, #2
 800258a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	22ca      	movs	r2, #202	; 0xca
 8002592:	625a      	str	r2, [r3, #36]	; 0x24
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2253      	movs	r2, #83	; 0x53
 800259a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d01e      	beq.n	80025e8 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 80025aa:	f7fe f8e1 	bl	8000770 <HAL_GetTick>
 80025ae:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80025b0:	e013      	b.n	80025da <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80025b2:	f7fe f8dd 	bl	8000770 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025c0:	d90b      	bls.n	80025da <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	22ff      	movs	r2, #255	; 0xff
 80025c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2203      	movs	r2, #3
 80025ce:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e05d      	b.n	8002696 <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1e4      	bne.n	80025b2 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025f6:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002608:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800260a:	f7fe f8b1 	bl	8000770 <HAL_GetTick>
 800260e:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8002610:	e013      	b.n	800263a <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002612:	f7fe f8ad 	bl	8000770 <HAL_GetTick>
 8002616:	4602      	mov	r2, r0
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002620:	d90b      	bls.n	800263a <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	22ff      	movs	r2, #255	; 0xff
 8002628:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2203      	movs	r2, #3
 800262e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e02d      	b.n	8002696 <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0e4      	beq.n	8002612 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0207 	bic.w	r2, r2, #7
 8002656:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6899      	ldr	r1, [r3, #8]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	430a      	orrs	r2, r1
 8002666:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	68ba      	ldr	r2, [r7, #8]
 800266e:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689a      	ldr	r2, [r3, #8]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800267e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	22ff      	movs	r2, #255	; 0xff
 8002686:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2201      	movs	r2, #1
 800268c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2200      	movs	r2, #0
 8002692:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800269e:	b480      	push	{r7}
 80026a0:	b085      	sub	sp, #20
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80026a6:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80026aa:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	4013      	ands	r3, r2
 80026be:	b29a      	uxth	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80026d4:	b084      	sub	sp, #16
 80026d6:	b480      	push	{r7}
 80026d8:	b083      	sub	sp, #12
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	f107 0014 	add.w	r0, r7, #20
 80026e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	b004      	add	sp, #16
 8002714:	4770      	bx	lr
	...

08002718 <__libc_init_array>:
 8002718:	b570      	push	{r4, r5, r6, lr}
 800271a:	4d0d      	ldr	r5, [pc, #52]	; (8002750 <__libc_init_array+0x38>)
 800271c:	4c0d      	ldr	r4, [pc, #52]	; (8002754 <__libc_init_array+0x3c>)
 800271e:	1b64      	subs	r4, r4, r5
 8002720:	10a4      	asrs	r4, r4, #2
 8002722:	2600      	movs	r6, #0
 8002724:	42a6      	cmp	r6, r4
 8002726:	d109      	bne.n	800273c <__libc_init_array+0x24>
 8002728:	4d0b      	ldr	r5, [pc, #44]	; (8002758 <__libc_init_array+0x40>)
 800272a:	4c0c      	ldr	r4, [pc, #48]	; (800275c <__libc_init_array+0x44>)
 800272c:	f000 f820 	bl	8002770 <_init>
 8002730:	1b64      	subs	r4, r4, r5
 8002732:	10a4      	asrs	r4, r4, #2
 8002734:	2600      	movs	r6, #0
 8002736:	42a6      	cmp	r6, r4
 8002738:	d105      	bne.n	8002746 <__libc_init_array+0x2e>
 800273a:	bd70      	pop	{r4, r5, r6, pc}
 800273c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002740:	4798      	blx	r3
 8002742:	3601      	adds	r6, #1
 8002744:	e7ee      	b.n	8002724 <__libc_init_array+0xc>
 8002746:	f855 3b04 	ldr.w	r3, [r5], #4
 800274a:	4798      	blx	r3
 800274c:	3601      	adds	r6, #1
 800274e:	e7f2      	b.n	8002736 <__libc_init_array+0x1e>
 8002750:	080027b8 	.word	0x080027b8
 8002754:	080027b8 	.word	0x080027b8
 8002758:	080027b8 	.word	0x080027b8
 800275c:	080027bc 	.word	0x080027bc

08002760 <memset>:
 8002760:	4402      	add	r2, r0
 8002762:	4603      	mov	r3, r0
 8002764:	4293      	cmp	r3, r2
 8002766:	d100      	bne.n	800276a <memset+0xa>
 8002768:	4770      	bx	lr
 800276a:	f803 1b01 	strb.w	r1, [r3], #1
 800276e:	e7f9      	b.n	8002764 <memset+0x4>

08002770 <_init>:
 8002770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002772:	bf00      	nop
 8002774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002776:	bc08      	pop	{r3}
 8002778:	469e      	mov	lr, r3
 800277a:	4770      	bx	lr

0800277c <_fini>:
 800277c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800277e:	bf00      	nop
 8002780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002782:	bc08      	pop	{r3}
 8002784:	469e      	mov	lr, r3
 8002786:	4770      	bx	lr
