scons: Reading SConscript files ...
Checking for leading underscore in global variables...(cached) no
Checking for C header file Python.h... (cached) yes
Checking for C library python2.7... (cached) yes
Checking for C library pthread... (cached) yes
Checking for C library dl... (cached) yes
Checking for C library util... (cached) yes
Checking for C library m... (cached) yes
Checking for accept(0,0,0) in C++ library None... (cached) yes
Checking for zlibVersion() in C++ library z... (cached) yes
Checking for GOOGLE_PROTOBUF_VERIFY_VERSION in C++ library protobuf... (cached) yes
Checking for clock_nanosleep(0,0,NULL,NULL) in C library None... (cached) yes
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library None... (cached) no
Checking for timer_create(CLOCK_MONOTONIC, NULL, NULL) in C library rt... (cached) yes
Checking for C library tcmalloc... (cached) yes
Checking for C header file fenv.h... (cached) yes
Checking for C header file linux/kvm.h... (cached) yes
Checking size of struct kvm_xsave ... (cached) yes
Checking for member exclude_host in struct perf_event_attr...(cached) yes
Building in /home/pan/DVFS/gem5-dvfs/build/ARM
Using saved variables file /home/pan/DVFS/gem5-dvfs/build/variables/ARM
scons: done reading SConscript files.
scons: Building targets ...
 [ISA DESC] ARM/arch/arm/isa/main.isa -> generated/inc.d
 [NEW DEPS] ARM/arch/arm/generated/inc.d -> arm-deps
 [ENVIRONS] arm-deps -> arm-environs
 [     CXX] ARM/sim/main.cc -> .o
 [GENERATE]  -> ARM/arch/registers.hh
 [GENERATE]  -> ARM/arch/types.hh
 [ CFG ISA]  -> ARM/config/the_isa.hh
 [GENERATE]  -> ARM/arch/isa_traits.hh
 [ENUMDECL] MemoryMode -> ARM/enums/MemoryMode.hh
 [SO PARAM] System -> ARM/params/System.hh
 [ TRACING]  -> ARM/debug/SyscallVerbose.hh
 [SO PARAM] MemObject -> ARM/params/MemObject.hh
 [ TRACING]  -> ARM/debug/Event.hh
 [GENERATE]  -> ARM/arch/interrupts.hh
 [GENERATE]  -> ARM/arch/microcode_rom.hh
 [ TRACING]  -> ARM/debug/Mwait.hh
 [SO PARAM] ClockedObject -> ARM/params/ClockedObject.hh
 [GENERATE]  -> ARM/arch/tlb.hh
 [SO PARAM] EmulatedDriver -> ARM/params/EmulatedDriver.hh
 [SO PARAM] ClockDomain -> ARM/params/ClockDomain.hh
 [SO PARAM] DerivedClockDomain -> ARM/params/DerivedClockDomain.hh
 [SO PARAM] SrcClockDomain -> ARM/params/SrcClockDomain.hh
 [SO PARAM] SimObject -> ARM/params/SimObject.hh
 [ENUMDECL] StaticInstFlags -> ARM/enums/StaticInstFlags.hh
 [SO PARAM] ProbeListenerObject -> ARM/params/ProbeListenerObject.hh
 [ENUMDECL] OpClass -> ARM/enums/OpClass.hh
 [GENERATE]  -> ARM/arch/utility.hh
 [ TRACING]  -> ARM/debug/DebugPrintf.hh
 [SO PARAM] AbstractMemory -> ARM/params/AbstractMemory.hh
 [ TRACING]  -> ARM/debug/Decoder.hh
 [ TRACING]  -> ARM/debug/Interrupt.hh
 [SO PARAM] ArmInterrupts -> ARM/params/ArmInterrupts.hh
 [SO PARAM] VoltageDomain -> ARM/params/VoltageDomain.hh
 [SO PARAM] ArmTLB -> ARM/params/ArmTLB.hh
 [     CXX] ARM/kern/operatingsystem.cc -> .o
 [ TRACING]  -> ARM/debug/PCEvent.hh
 [ TRACING]  -> ARM/debug/CommMonitor.hh
 [     CXX] ARM/kern/system_events.cc -> .o
 [SO PARAM] ArmTableWalker -> ARM/params/ArmTableWalker.hh
 [     CXX] ARM/kern/freebsd/events.cc -> .o
 [     CXX] ARM/kern/linux/events.cc -> .o
 [     CXX] ARM/kern/linux/printk.cc -> .o
 [  PROTOC] ARM/proto/packet.proto -> ARM/proto/packet.pb.cc, ARM/proto/packet.pb.h
 [SO PARAM] CommMonitor -> ARM/params/CommMonitor.hh
 [SO PARAM] StackDistCalc -> ARM/params/StackDistCalc.hh
 [     CXX] ARM/kern/linux/linux.cc -> .o
 [     CXX] ARM/kern/kernel_stats.cc -> .o
 [ TRACING]  -> ARM/debug/LLSC.hh
 [     CXX] ARM/mem/comm_monitor.cc -> .o
 [ TRACING]  -> ARM/debug/MemoryAccess.hh
 [     CXX] ARM/mem/abstract_mem.cc -> .o
 [SO PARAM] AddrMapper -> ARM/params/AddrMapper.hh
 [SO PARAM] RangeAddrMapper -> ARM/params/RangeAddrMapper.hh
 [     CXX] ARM/mem/addr_mapper.cc -> .o
 [ TRACING]  -> ARM/debug/Bridge.hh
 [SO PARAM] Bridge -> ARM/params/Bridge.hh
 [     CXX] ARM/mem/bridge.cc -> .o
 [ TRACING]  -> ARM/debug/AddrRanges.hh
 [ TRACING]  -> ARM/debug/CoherentXBar.hh
 [SO PARAM] CoherentXBar -> ARM/params/CoherentXBar.hh
 [SO PARAM] SnoopFilter -> ARM/params/SnoopFilter.hh
 [SO PARAM] BaseXBar -> ARM/params/BaseXBar.hh
 [     CXX] ARM/mem/coherent_xbar.cc -> .o
 [SO PARAM] DRAMCtrl -> ARM/params/DRAMCtrl.hh
 [ENUMDECL] AddrMap -> ARM/enums/AddrMap.hh
 [ENUMDECL] MemSched -> ARM/enums/MemSched.hh
 [ENUMDECL] PageManage -> ARM/enums/PageManage.hh
 [     CXX] ARM/mem/drampower.cc -> .o
 [ TRACING]  -> ARM/debug/DRAM.hh
 [ TRACING]  -> ARM/debug/DRAMPower.hh
 [ TRACING]  -> ARM/debug/DRAMState.hh
 [ TRACING]  -> ARM/debug/Drain.hh
 [ TRACING]  -> ARM/debug/ExternalPort.hh
 [     CXX] ARM/mem/dram_ctrl.cc -> .o
 [SO PARAM] ExternalMaster -> ARM/params/ExternalMaster.hh
 [     CXX] ARM/mem/external_master.cc -> .o
 [SO PARAM] ExternalSlave -> ARM/params/ExternalSlave.hh
 [     CXX] ARM/mem/external_slave.cc -> .o
 [     CXX] ARM/mem/mem_object.cc -> .o
 [     CXX] ARM/mem/mport.cc -> .o
 [ TRACING]  -> ARM/debug/NoncoherentXBar.hh
 [ TRACING]  -> ARM/debug/XBar.hh
 [SO PARAM] NoncoherentXBar -> ARM/params/NoncoherentXBar.hh
 [     CXX] ARM/mem/noncoherent_xbar.cc -> .o
 [     CXX] ARM/mem/packet.cc -> .o
 [     CXX] ARM/mem/port.cc -> .o
 [ TRACING]  -> ARM/debug/PacketQueue.hh
 [     CXX] ARM/mem/packet_queue.cc -> .o
 [     CXX] ARM/mem/port_proxy.cc -> .o
 [ TRACING]  -> ARM/debug/Checkpoint.hh
 [     CXX] ARM/mem/physical.cc -> .o
 [SO PARAM] SimpleMemory -> ARM/params/SimpleMemory.hh
 [     CXX] ARM/mem/simple_mem.cc -> .o
 [ TRACING]  -> ARM/debug/SnoopFilter.hh
 [     CXX] ARM/mem/snoop_filter.cc -> .o
 [ TRACING]  -> ARM/debug/StackDist.hh
 [     CXX] ARM/mem/stack_dist_calc.cc -> .o
 [     CXX] ARM/mem/tport.cc -> .o
 [     CXX] ARM/mem/xbar.cc -> .o
 [GENERATE]  -> ARM/arch/vtophys.hh
 [     CXX] ARM/mem/fs_translating_port_proxy.cc -> .o
 [     CXX] ARM/mem/se_translating_port_proxy.cc -> .o
 [ TRACING]  -> ARM/debug/MMU.hh
 [     CXX] ARM/mem/page_table.cc -> .o
 [ TRACING]  -> ARM/debug/MemChecker.hh
 [SO PARAM] MemChecker -> ARM/params/MemChecker.hh
 [     CXX] ARM/mem/mem_checker.cc -> .o
 [ TRACING]  -> ARM/debug/MemCheckerMonitor.hh
 [SO PARAM] MemCheckerMonitor -> ARM/params/MemCheckerMonitor.hh
 [     CXX] ARM/mem/mem_checker_monitor.cc -> .o
 [     CXX] ARM/mem/protocol/AccessPermission.cc -> .o
 [     CXX] ARM/mem/protocol/AccessType.cc -> .o
 [     CXX] ARM/mem/protocol/CacheRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/CacheResourceType.cc -> .o
 [     CXX] ARM/mem/protocol/CoherenceRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/CoherenceResponseType.cc -> .o
 [MAKE INC] ARM/mem/ruby/common/Address.hh -> protocol/Address.hh
 [MAKE INC] ARM/mem/ruby/common/DataBlock.hh -> protocol/DataBlock.hh
 [MAKE INC] ARM/mem/ruby/common/MachineID.hh -> protocol/MachineID.hh
 [MAKE INC] ARM/mem/ruby/common/NetDest.hh -> protocol/NetDest.hh
 [MAKE INC] ARM/mem/ruby/slicc_interface/NetworkMessage.hh -> protocol/NetworkMessage.hh
 [SO PARAM] RubySystem -> ARM/params/RubySystem.hh
 [ TRACING]  -> ARM/debug/RubySlicc.hh
 [SO PARAM] RubyController -> ARM/params/RubyController.hh
 [SO PARAM] RubyNetwork -> ARM/params/RubyNetwork.hh
 [SO PARAM] BasicExtLink -> ARM/params/BasicExtLink.hh
 [SO PARAM] BasicIntLink -> ARM/params/BasicIntLink.hh
 [SO PARAM] BasicLink -> ARM/params/BasicLink.hh
 [SO PARAM] BasicRouter -> ARM/params/BasicRouter.hh
 [     CXX] ARM/mem/protocol/DMARequestMsg.cc -> .o
 [     CXX] ARM/mem/protocol/DMARequestType.cc -> .o
 [     CXX] ARM/mem/protocol/DMAResponseMsg.cc -> .o
 [     CXX] ARM/mem/protocol/DMAResponseType.cc -> .o
 [     CXX] ARM/mem/protocol/DMASequencerRequestType.cc -> .o
 [ TRACING]  -> ARM/debug/RubyGenerated.hh
 [MAKE INC] ARM/mem/ruby/network/MessageBuffer.hh -> protocol/MessageBuffer.hh
 [SO PARAM] DMA_Controller -> ARM/params/DMA_Controller.hh
 [MAKE INC] ARM/mem/ruby/structures/CacheMemory.hh -> protocol/CacheMemory.hh
 [MAKE INC] ARM/mem/ruby/system/DMASequencer.hh -> protocol/DMASequencer.hh
 [MAKE INC] ARM/mem/ruby/structures/DirectoryMemory.hh -> protocol/DirectoryMemory.hh
 [MAKE INC] ARM/mem/ruby/filters/GenericBloomFilter.hh -> protocol/GenericBloomFilter.hh
 [MAKE INC] ARM/mem/ruby/structures/Prefetcher.hh -> protocol/Prefetcher.hh
 [MAKE INC] ARM/mem/ruby/slicc_interface/RubyRequest.hh -> protocol/RubyRequest.hh
 [MAKE INC] ARM/mem/ruby/system/Sequencer.hh -> protocol/Sequencer.hh
 [MAKE INC] ARM/mem/ruby/common/Set.hh -> protocol/Set.hh
 [MAKE INC] ARM/mem/ruby/structures/TBETable.hh -> protocol/TBETable.hh
 [MAKE INC] ARM/mem/ruby/structures/TimerTable.hh -> protocol/TimerTable.hh
 [MAKE INC] ARM/mem/ruby/structures/WireBuffer.hh -> protocol/WireBuffer.hh
 [MAKE INC] ARM/mem/ruby/slicc_interface/AbstractEntry.hh -> protocol/AbstractEntry.hh
 [MAKE INC] ARM/mem/ruby/slicc_interface/AbstractCacheEntry.hh -> protocol/AbstractCacheEntry.hh
 [MAKE INC] ARM/mem/ruby/slicc_interface/Message.hh -> protocol/Message.hh
 [SO PARAM] RubyDirectoryMemory -> ARM/params/RubyDirectoryMemory.hh
 [     CXX] ARM/mem/protocol/DMA_Event.cc -> .o
 [SO PARAM] DMASequencer -> ARM/params/DMASequencer.hh
 [SO PARAM] RubyCache -> ARM/params/RubyCache.hh
 [SO PARAM] Prefetcher -> ARM/params/Prefetcher.hh
 [SO PARAM] RubySequencer -> ARM/params/RubySequencer.hh
 [SO PARAM] RubyWireBuffer -> ARM/params/RubyWireBuffer.hh
 [SO PARAM] RubyPort -> ARM/params/RubyPort.hh
 [     CXX] ARM/mem/protocol/DMA_Controller.cc -> .o
 [     CXX] ARM/mem/protocol/DMA_State.cc -> .o
 [ TRACING]  -> ARM/debug/ProtocolTrace.hh
 [     CXX] ARM/mem/protocol/DMA_Transitions.cc -> .o
 [     CXX] ARM/mem/protocol/DMA_Wakeup.cc -> .o
 [     CXX] ARM/mem/protocol/DirectoryRequestType.cc -> .o
 [SO PARAM] Directory_Controller -> ARM/params/Directory_Controller.hh
 [     CXX] ARM/mem/protocol/Directory_Controller.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_Entry.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_Event.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_State.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_TBE.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_Transitions.cc -> .o
 [     CXX] ARM/mem/protocol/Directory_Wakeup.cc -> .o
 [     CXX] ARM/mem/protocol/InvalidateGeneratorStatus.cc -> .o
 [SO PARAM] L1Cache_Controller -> ARM/params/L1Cache_Controller.hh
 [     CXX] ARM/mem/protocol/L1Cache_Controller.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_Entry.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_Event.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_State.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_TBE.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_Transitions.cc -> .o
 [     CXX] ARM/mem/protocol/L1Cache_Wakeup.cc -> .o
 [     CXX] ARM/mem/protocol/LinkDirection.cc -> .o
 [     CXX] ARM/mem/protocol/LockStatus.cc -> .o
 [     CXX] ARM/mem/protocol/MachineType.cc -> .o
 [     CXX] ARM/mem/protocol/MaskPredictorIndex.cc -> .o
 [     CXX] ARM/mem/protocol/MaskPredictorTraining.cc -> .o
 [     CXX] ARM/mem/protocol/MaskPredictorType.cc -> .o
 [     CXX] ARM/mem/protocol/MemoryControlRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/MemoryMsg.cc -> .o
 [     CXX] ARM/mem/protocol/MemoryRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/MessageSizeType.cc -> .o
 [     CXX] ARM/mem/protocol/PrefetchBit.cc -> .o
 [     CXX] ARM/mem/protocol/RequestMsg.cc -> .o
 [     CXX] ARM/mem/protocol/RequestStatus.cc -> .o
 [     CXX] ARM/mem/protocol/ResponseMsg.cc -> .o
 [     CXX] ARM/mem/protocol/RubyAccessMode.cc -> .o
 [     CXX] ARM/mem/protocol/RubyRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/SequencerMsg.cc -> .o
 [     CXX] ARM/mem/protocol/SequencerRequestType.cc -> .o
 [     CXX] ARM/mem/protocol/SequencerStatus.cc -> .o
 [     CXX] ARM/mem/protocol/SeriesRequestGeneratorStatus.cc -> .o
 [     CXX] ARM/mem/protocol/TesterStatus.cc -> .o
 [     CXX] ARM/mem/protocol/TransitionResult.cc -> .o
 [ TRACING]  -> ARM/debug/Cache.hh
 [ TRACING]  -> ARM/debug/CachePort.hh
 [SO PARAM] BaseCache -> ARM/params/BaseCache.hh
 [SO PARAM] FALRU -> ARM/params/FALRU.hh
 [SO PARAM] LRU -> ARM/params/LRU.hh
 [SO PARAM] RandomRepl -> ARM/params/RandomRepl.hh
 [SO PARAM] BaseTags -> ARM/params/BaseTags.hh
 [SO PARAM] BaseSetAssoc -> ARM/params/BaseSetAssoc.hh
 [ TRACING]  -> ARM/debug/CacheTags.hh
 [SO PARAM] BasePrefetcher -> ARM/params/BasePrefetcher.hh
 [     CXX] ARM/mem/cache/blk.cc -> .o
 [     CXX] ARM/mem/cache/base.cc -> .o
 [     CXX] ARM/mem/cache/cache.cc -> .o
 [     CXX] ARM/mem/cache/mshr.cc -> .o
 [     CXX] ARM/mem/cache/mshr_queue.cc -> .o
 [     CXX] ARM/mem/cache/tags/base.cc -> .o
 [     CXX] ARM/mem/cache/tags/base_set_assoc.cc -> .o
 [ TRACING]  -> ARM/debug/CacheRepl.hh
 [     CXX] ARM/mem/cache/tags/lru.cc -> .o
 [     CXX] ARM/mem/cache/tags/random_repl.cc -> .o
 [     CXX] ARM/mem/cache/tags/fa_lru.cc -> .o
 [     CXX] ARM/mem/cache/prefetch/base.cc -> .o
 [ TRACING]  -> ARM/debug/HWPrefetch.hh
 [SO PARAM] QueuedPrefetcher -> ARM/params/QueuedPrefetcher.hh
 [     CXX] ARM/mem/cache/prefetch/queued.cc -> .o
 [SO PARAM] StridePrefetcher -> ARM/params/StridePrefetcher.hh
 [     CXX] ARM/mem/cache/prefetch/stride.cc -> .o
 [SO PARAM] TaggedPrefetcher -> ARM/params/TaggedPrefetcher.hh
 [     CXX] ARM/mem/cache/prefetch/tagged.cc -> .o
 [ TRACING]  -> ARM/debug/RubyCacheTrace.hh
 [     CXX] ARM/mem/ruby/system/CacheRecorder.cc -> .o
 [ TRACING]  -> ARM/debug/Config.hh
 [ TRACING]  -> ARM/debug/RubyDma.hh
 [ TRACING]  -> ARM/debug/RubyStats.hh
 [     CXX] ARM/mem/ruby/system/DMASequencer.cc -> .o
 [ TRACING]  -> ARM/debug/Ruby.hh
 [SO PARAM] RubyTester -> ARM/params/RubyTester.hh
 [     CXX] ARM/mem/ruby/system/RubyPort.cc -> .o
 [SO PARAM] RubyPortProxy -> ARM/params/RubyPortProxy.hh
 [     CXX] ARM/mem/ruby/system/RubyPortProxy.cc -> .o
 [ TRACING]  -> ARM/debug/RubySequencer.hh
 [     CXX] ARM/mem/ruby/system/Sequencer.cc -> .o
 [ TRACING]  -> ARM/debug/RubySystem.hh
 [     CXX] ARM/mem/ruby/system/System.cc -> .o
 [     CXX] ARM/mem/ruby/network/BasicLink.cc -> .o
 [     CXX] ARM/mem/ruby/network/BasicRouter.cc -> .o
 [ TRACING]  -> ARM/debug/RubyQueue.hh
 [     CXX] ARM/mem/ruby/network/MessageBuffer.cc -> .o
 [     CXX] ARM/mem/ruby/network/MessageBufferNode.cc -> .o
 [     CXX] ARM/mem/ruby/network/Network.cc -> .o
 [ TRACING]  -> ARM/debug/RubyNetwork.hh
 [     CXX] ARM/mem/ruby/network/Topology.cc -> .o
 [SO PARAM] FaultModel -> ARM/params/FaultModel.hh
 [     CXX] ARM/mem/ruby/network/fault_model/FaultModel.cc -> .o
 [SO PARAM] BaseGarnetNetwork -> ARM/params/BaseGarnetNetwork.hh
 [     CXX] ARM/mem/ruby/network/garnet/BaseGarnetNetwork.cc -> .o
 [SO PARAM] CreditLink_d -> ARM/params/CreditLink_d.hh
 [SO PARAM] GarnetExtLink_d -> ARM/params/GarnetExtLink_d.hh
 [SO PARAM] GarnetIntLink_d -> ARM/params/GarnetIntLink_d.hh
 [SO PARAM] NetworkLink_d -> ARM/params/NetworkLink_d.hh
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetLink_d.cc -> .o
 [SO PARAM] GarnetNetwork_d -> ARM/params/GarnetNetwork_d.hh
 [SO PARAM] GarnetNetworkInterface_d -> ARM/params/GarnetNetworkInterface_d.hh
 [SO PARAM] GarnetRouter_d -> ARM/params/GarnetRouter_d.hh
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/NetworkInterface_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/InputUnit_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetNetwork_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/NetworkLink_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/OutVcState_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/OutputUnit_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/Router_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/RoutingUnit_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/SWallocator_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/Switch_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/VCallocator_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/VirtualChannel_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/flitBuffer_d.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/flit_d.cc -> .o
 [SO PARAM] GarnetExtLink -> ARM/params/GarnetExtLink.hh
 [SO PARAM] GarnetIntLink -> ARM/params/GarnetIntLink.hh
 [SO PARAM] NetworkLink -> ARM/params/NetworkLink.hh
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetLink.cc -> .o
 [SO PARAM] GarnetNetwork -> ARM/params/GarnetNetwork.hh
 [SO PARAM] GarnetNetworkInterface -> ARM/params/GarnetNetworkInterface.hh
 [SO PARAM] GarnetRouter -> ARM/params/GarnetRouter.hh
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetNetwork.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/InVcState.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/NetworkInterface.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/NetworkLink.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/OutVcState.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/Router.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/VCarbiter.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/flit.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/flitBuffer.cc -> .o
 [SO PARAM] SimpleNetwork -> ARM/params/SimpleNetwork.hh
 [SO PARAM] Switch -> ARM/params/Switch.hh
 [     CXX] ARM/mem/ruby/network/simple/PerfectSwitch.cc -> .o
 [SO PARAM] SimpleExtLink -> ARM/params/SimpleExtLink.hh
 [SO PARAM] SimpleIntLink -> ARM/params/SimpleIntLink.hh
 [     CXX] ARM/mem/ruby/network/simple/Switch.cc -> .o
 [     CXX] ARM/mem/ruby/network/simple/SimpleLink.cc -> .o
 [     CXX] ARM/mem/ruby/network/simple/SimpleNetwork.cc -> .o
 [     CXX] ARM/mem/ruby/network/simple/Throttle.cc -> .o
 [ TRACING]  -> ARM/debug/RubyCache.hh
 [     CXX] ARM/mem/ruby/structures/DirectoryMemory.cc -> .o
 [ TRACING]  -> ARM/debug/RubyResourceStalls.hh
 [     CXX] ARM/mem/ruby/structures/CacheMemory.cc -> .o
 [     CXX] ARM/mem/ruby/structures/WireBuffer.cc -> .o
 [ TRACING]  -> ARM/debug/RubyMemory.hh
 [SO PARAM] RubyMemoryControl -> ARM/params/RubyMemoryControl.hh
 [     CXX] ARM/mem/ruby/structures/RubyMemoryControl.cc -> .o
 [     CXX] ARM/mem/ruby/structures/MemoryNode.cc -> .o
 [     CXX] ARM/mem/ruby/structures/PersistentTable.cc -> .o
 [ TRACING]  -> ARM/debug/RubyPrefetcher.hh
 [     CXX] ARM/mem/ruby/structures/Prefetcher.cc -> .o
 [     CXX] ARM/mem/ruby/structures/TimerTable.cc -> .o
 [     CXX] ARM/mem/ruby/structures/BankedArray.cc -> .o
 [     CXX] ARM/mem/ruby/profiler/AccessTraceForAddress.cc -> .o
 [     CXX] ARM/mem/ruby/profiler/AddressProfiler.cc -> .o
 [     CXX] ARM/mem/ruby/profiler/MemCntrlProfiler.cc -> .o
 [     CXX] ARM/mem/ruby/profiler/Profiler.cc -> .o
 [     CXX] ARM/mem/ruby/profiler/StoreTrace.cc -> .o
 [     CXX] ARM/mem/ruby/slicc_interface/AbstractController.cc -> .o
 [     CXX] ARM/mem/ruby/slicc_interface/AbstractEntry.cc -> .o
 [     CXX] ARM/mem/ruby/slicc_interface/AbstractCacheEntry.cc -> .o
 [     CXX] ARM/mem/ruby/slicc_interface/RubyRequest.cc -> .o
 [     CXX] ARM/mem/ruby/filters/BlockBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/BulkBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/GenericBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/H3BloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/LSB_CountingBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/MultiBitSelBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/MultiGrainBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/filters/NonCountingBloomFilter.cc -> .o
 [     CXX] ARM/mem/ruby/common/Address.cc -> .o
 [     CXX] ARM/mem/ruby/common/Consumer.cc -> .o
 [     CXX] ARM/mem/ruby/common/DataBlock.cc -> .o
 [     CXX] ARM/mem/ruby/common/Global.cc -> .o
 [     CXX] ARM/mem/ruby/common/Histogram.cc -> .o
 [     CXX] ARM/mem/ruby/common/NetDest.cc -> .o
 [     CXX] ARM/mem/ruby/common/Set.cc -> .o
 [     CXX] ARM/mem/ruby/common/SubBlock.cc -> .o
 [     CXX] ARM/unittest/unittest.cc -> .o
 [ TRACING]  -> ARM/debug/ExecEnable.hh
 [SO PARAM] InstPBTrace -> ARM/params/InstPBTrace.hh
 [  PROTOC] ARM/proto/inst.proto -> ARM/proto/inst.pb.cc, ARM/proto/inst.pb.h
 [SO PARAM] InstTracer -> ARM/params/InstTracer.hh
 [     CXX] ARM/cpu/inst_pb_trace.cc -> .o
 [ TRACING]  -> ARM/debug/Activity.hh
 [     CXX] ARM/cpu/activity.cc -> .o
 [SO PARAM] BaseCPU -> ARM/params/BaseCPU.hh
 [ TRACING]  -> ARM/debug/Checker.hh
 [SO PARAM] CheckerCPU -> ARM/params/CheckerCPU.hh
 [GENERATE]  -> ARM/arch/stacktrace.hh
 [GENERATE]  -> ARM/arch/decoder.hh
 [GENERATE]  -> ARM/arch/isa.hh
 [ TRACING]  -> ARM/debug/CCRegs.hh
 [ TRACING]  -> ARM/debug/FloatRegs.hh
 [ TRACING]  -> ARM/debug/IntRegs.hh
 [SO PARAM] ExeTracer -> ARM/params/ExeTracer.hh
 [SO PARAM] ArmISA -> ARM/params/ArmISA.hh
 [SO PARAM] ArmStage2MMU -> ARM/params/ArmStage2MMU.hh
 [SO PARAM] Process -> ARM/params/Process.hh
 [ TRACING]  -> ARM/debug/Stack.hh
 [SO PARAM] ArmSystem -> ARM/params/ArmSystem.hh
 [SO PARAM] GenericArmSystem -> ARM/params/GenericArmSystem.hh
 [     CXX] ARM/cpu/cpuevent.cc -> .o
 [ TRACING]  -> ARM/debug/ExecAll.hh
 [     CXX] ARM/cpu/exetrace.cc -> .o
 [SO PARAM] ArmPMU -> ARM/params/ArmPMU.hh
 [ENUMDECL] ArmMachineType -> ARM/enums/ArmMachineType.hh
 [SO PARAM] Platform -> ARM/params/Platform.hh
 [SO PARAM] IntrControl -> ARM/params/IntrControl.hh
 [     CXX] ARM/cpu/base.cc -> .o
 [     CXX] ARM/cpu/exec_context.cc -> .o
 [SO PARAM] FUDesc -> ARM/params/FUDesc.hh
 [SO PARAM] OpDesc -> ARM/params/OpDesc.hh
 [     CXX] ARM/cpu/func_unit.cc -> .o
 [SO PARAM] IntelTrace -> ARM/params/IntelTrace.hh
 [     CXX] ARM/cpu/inteltrace.cc -> .o
 [ TRACING]  -> ARM/debug/IntrControl.hh
 [     CXX] ARM/cpu/intr_control.cc -> .o
 [ TRACING]  -> ARM/debug/GDBMisc.hh
 [SO PARAM] NativeTrace -> ARM/params/NativeTrace.hh
 [     CXX] ARM/cpu/nativetrace.cc -> .o
 [     CXX] ARM/cpu/pc_event.cc -> .o
 [     CXX] ARM/cpu/profile.cc -> .o
 [ TRACING]  -> ARM/debug/Quiesce.hh
 [     CXX] ARM/cpu/quiesce_event.cc -> .o
 [     CXX] ARM/cpu/reg_class.cc -> .o
 [     CXX] ARM/cpu/static_inst.cc -> .o
 [GENERATE]  -> ARM/arch/kernel_stats.hh
 [     CXX] ARM/cpu/simple_thread.cc -> .o
 [ TRACING]  -> ARM/debug/Context.hh
 [     CXX] ARM/cpu/thread_context.cc -> .o
 [     CXX] ARM/cpu/thread_state.cc -> .o
 [ENUMDECL] TimingExprOp -> ARM/enums/TimingExprOp.hh
 [SO PARAM] TimingExpr -> ARM/params/TimingExpr.hh
 [SO PARAM] TimingExprBin -> ARM/params/TimingExprBin.hh
 [SO PARAM] TimingExprIf -> ARM/params/TimingExprIf.hh
 [SO PARAM] TimingExprLet -> ARM/params/TimingExprLet.hh
 [SO PARAM] TimingExprLiteral -> ARM/params/TimingExprLiteral.hh
 [SO PARAM] TimingExprReadIntReg -> ARM/params/TimingExprReadIntReg.hh
 [SO PARAM] TimingExprRef -> ARM/params/TimingExprRef.hh
 [SO PARAM] TimingExprSrcReg -> ARM/params/TimingExprSrcReg.hh
 [SO PARAM] TimingExprUn -> ARM/params/TimingExprUn.hh
 [     CXX] ARM/cpu/timing_expr.cc -> .o
 [     CXX] ARM/cpu/checker/cpu.cc -> .o
 [SO PARAM] DummyChecker -> ARM/params/DummyChecker.hh
 [     CXX] ARM/cpu/dummy_checker.cc -> .o
 [ TRACING]  -> ARM/debug/DynInst.hh
 [ TRACING]  -> ARM/debug/IQ.hh
 [SO PARAM] DerivO3CPU -> ARM/params/DerivO3CPU.hh
 [ TRACING]  -> ARM/debug/Scoreboard.hh
 [ TRACING]  -> ARM/debug/FreeList.hh
 [ TRACING]  -> ARM/debug/IEW.hh
 [GENERATE]  -> ARM/arch/locked_mem.hh
 [GENERATE]  -> ARM/arch/mmapped_ipr.hh
 [ TRACING]  -> ARM/debug/LSQUnit.hh
 [ TRACING]  -> ARM/debug/MemDepUnit.hh
 [SO PARAM] BranchPredictor -> ARM/params/BranchPredictor.hh
 [SO PARAM] FUPool -> ARM/params/FUPool.hh
 [ TRACING]  -> ARM/debug/Commit.hh
 [     CXX] ARM/cpu/o3/base_dyn_inst.cc -> .o
 [ TRACING]  -> ARM/debug/CommitRate.hh
 [ TRACING]  -> ARM/debug/ExecFaulting.hh
 [ TRACING]  -> ARM/debug/O3PipeView.hh
 [CONFIG H] CP_ANNOTATE, 0 -> ARM/config/cp_annotate.hh
 [ TRACING]  -> ARM/debug/AnnotateQ.hh
 [     CXX] ARM/cpu/o3/commit.cc -> .o
 [ TRACING]  -> ARM/debug/O3CPU.hh
 [     CXX] ARM/cpu/o3/cpu.cc -> .o
 [     CXX] ARM/cpu/o3/deriv.cc -> .o
 [ TRACING]  -> ARM/debug/Decode.hh
 [     CXX] ARM/cpu/o3/decode.cc -> .o
 [     CXX] ARM/cpu/o3/dyn_inst.cc -> .o
 [ TRACING]  -> ARM/debug/Fetch.hh
 [     CXX] ARM/cpu/o3/fetch.cc -> .o
 [     CXX] ARM/cpu/o3/free_list.cc -> .o
 [     CXX] ARM/cpu/o3/fu_pool.cc -> .o
 [     CXX] ARM/cpu/o3/iew.cc -> .o
 [     CXX] ARM/cpu/o3/inst_queue.cc -> .o
 [ TRACING]  -> ARM/debug/LSQ.hh
 [ TRACING]  -> ARM/debug/Writeback.hh
 [     CXX] ARM/cpu/o3/lsq.cc -> .o
 [     CXX] ARM/cpu/o3/lsq_unit.cc -> .o
 [     CXX] ARM/cpu/o3/mem_dep_unit.cc -> .o
 [     CXX] ARM/cpu/o3/regfile.cc -> .o
 [ TRACING]  -> ARM/debug/Rename.hh
 [     CXX] ARM/cpu/o3/rename.cc -> .o
 [     CXX] ARM/cpu/o3/rename_map.cc -> .o
 [ TRACING]  -> ARM/debug/ROB.hh
 [     CXX] ARM/cpu/o3/rob.cc -> .o
 [     CXX] ARM/cpu/o3/scoreboard.cc -> .o
 [ TRACING]  -> ARM/debug/StoreSet.hh
 [     CXX] ARM/cpu/o3/store_set.cc -> .o
 [     CXX] ARM/cpu/o3/thread_context.cc -> .o
 [SO PARAM] O3Checker -> ARM/params/O3Checker.hh
 [     CXX] ARM/cpu/o3/checker.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleTrace.hh
 [SO PARAM] SimpleTrace -> ARM/params/SimpleTrace.hh
 [     CXX] ARM/cpu/o3/probe/simple_trace.cc -> .o
 [ TRACING]  -> ARM/debug/MemTest.hh
 [SO PARAM] MemTest -> ARM/params/MemTest.hh
 [     CXX] ARM/cpu/testers/memtest/memtest.cc -> .o
 [ TRACING]  -> ARM/debug/DirectedTest.hh
 [SO PARAM] DirectedGenerator -> ARM/params/DirectedGenerator.hh
 [SO PARAM] RubyDirectedTester -> ARM/params/RubyDirectedTester.hh
 [     CXX] ARM/cpu/testers/directedtest/RubyDirectedTester.cc -> .o
 [     CXX] ARM/cpu/testers/directedtest/DirectedGenerator.cc -> .o
 [SO PARAM] SeriesRequestGenerator -> ARM/params/SeriesRequestGenerator.hh
 [     CXX] ARM/cpu/testers/directedtest/SeriesRequestGenerator.cc -> .o
 [SO PARAM] InvalidateGenerator -> ARM/params/InvalidateGenerator.hh
 [     CXX] ARM/cpu/testers/directedtest/InvalidateGenerator.cc -> .o
 [ TRACING]  -> ARM/debug/TrafficGen.hh
 [     CXX] ARM/cpu/testers/traffic_gen/generators.cc -> .o
 [SO PARAM] TrafficGen -> ARM/params/TrafficGen.hh
 [     CXX] ARM/cpu/testers/traffic_gen/traffic_gen.cc -> .o
 [ TRACING]  -> ARM/debug/RubyTest.hh
 [     CXX] ARM/cpu/testers/rubytest/RubyTester.cc -> .o
 [     CXX] ARM/cpu/testers/rubytest/Check.cc -> .o
 [     CXX] ARM/cpu/testers/rubytest/CheckTable.cc -> .o
 [ TRACING]  -> ARM/debug/NetworkTest.hh
 [SO PARAM] NetworkTest -> ARM/params/NetworkTest.hh
 [     CXX] ARM/cpu/testers/networktest/networktest.cc -> .o
 [ TRACING]  -> ARM/debug/MinorTrace.hh
 [     CXX] ARM/cpu/minor/activity.cc -> .o
 [ TRACING]  -> ARM/debug/MinorCPU.hh
 [SO PARAM] MinorCPU -> ARM/params/MinorCPU.hh
 [SO PARAM] TickedObject -> ARM/params/TickedObject.hh
 [SO PARAM] MinorFU -> ARM/params/MinorFU.hh
 [SO PARAM] MinorFUPool -> ARM/params/MinorFUPool.hh
 [SO PARAM] MinorOpClass -> ARM/params/MinorOpClass.hh
 [SO PARAM] MinorOpClassSet -> ARM/params/MinorOpClassSet.hh
 [SO PARAM] MinorFUTiming -> ARM/params/MinorFUTiming.hh
 [     CXX] ARM/cpu/minor/cpu.cc -> .o
 [     CXX] ARM/cpu/minor/decode.cc -> .o
 [ TRACING]  -> ARM/debug/MinorExecute.hh
 [     CXX] ARM/cpu/minor/dyn_inst.cc -> .o
 [ TRACING]  -> ARM/debug/Branch.hh
 [ TRACING]  -> ARM/debug/MinorInterrupt.hh
 [ TRACING]  -> ARM/debug/MinorMem.hh
 [     CXX] ARM/cpu/minor/execute.cc -> .o
 [     CXX] ARM/cpu/minor/fetch1.cc -> .o
 [     CXX] ARM/cpu/minor/fetch2.cc -> .o
 [ TRACING]  -> ARM/debug/MinorTiming.hh
 [     CXX] ARM/cpu/minor/func_unit.cc -> .o
 [     CXX] ARM/cpu/minor/lsq.cc -> .o
 [     CXX] ARM/cpu/minor/pipe_data.cc -> .o
 [     CXX] ARM/cpu/minor/pipeline.cc -> .o
 [ TRACING]  -> ARM/debug/MinorScoreboard.hh
 [     CXX] ARM/cpu/minor/scoreboard.cc -> .o
 [     CXX] ARM/cpu/minor/stats.cc -> .o
 [     CXX] ARM/cpu/pred/bpred_unit.cc -> .o
 [SO PARAM] LocalBP -> ARM/params/LocalBP.hh
 [     CXX] ARM/cpu/pred/2bit_local.cc -> .o
 [     CXX] ARM/cpu/pred/btb.cc -> .o
 [     CXX] ARM/cpu/pred/ras.cc -> .o
 [SO PARAM] TournamentBP -> ARM/params/TournamentBP.hh
 [     CXX] ARM/cpu/pred/tournament.cc -> .o
 [SO PARAM] BiModeBP -> ARM/params/BiModeBP.hh
 [     CXX] ARM/cpu/pred/bi_mode.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleCPU.hh
 [SO PARAM] AtomicSimpleCPU -> ARM/params/AtomicSimpleCPU.hh
 [SO PARAM] BaseSimpleCPU -> ARM/params/BaseSimpleCPU.hh
 [     CXX] ARM/cpu/simple/atomic.cc -> .o
 [SO PARAM] TimingSimpleCPU -> ARM/params/TimingSimpleCPU.hh
 [     CXX] ARM/cpu/simple/timing.cc -> .o
 [     CXX] ARM/cpu/simple/base.cc -> .o
 [SO PARAM] SimPoint -> ARM/params/SimPoint.hh
 [     CXX] ARM/cpu/simple/probes/simpoint.cc -> .o
 [     CXX] ARM/proto/protoio.cc -> .o
 [     CXX] ARM/arch/arm/decoder.cc -> .o
 [ TRACING]  -> ARM/debug/Faults.hh
 [     CXX] ARM/arch/arm/faults.cc -> .o
 [     CXX] ARM/arch/arm/insts/branch64.cc -> .o
 [     CXX] ARM/arch/arm/insts/data64.cc -> .o
 [     CXX] ARM/arch/arm/insts/macromem.cc -> .o
 [     CXX] ARM/arch/arm/insts/mem.cc -> .o
 [     CXX] ARM/arch/arm/insts/mem64.cc -> .o
 [     CXX] ARM/arch/arm/insts/misc.cc -> .o
 [     CXX] ARM/arch/arm/insts/misc64.cc -> .o
 [     CXX] ARM/arch/arm/insts/pred_inst.cc -> .o
 [     CXX] ARM/arch/arm/insts/pseudo.cc -> .o
 [     CXX] ARM/arch/arm/insts/static_inst.cc -> .o
 [     CXX] ARM/arch/arm/insts/vfp.cc -> .o
 [     CXX] ARM/arch/arm/insts/fplib.cc -> .o
 [     CXX] ARM/arch/arm/interrupts.cc -> .o
 [ TRACING]  -> ARM/debug/Arm.hh
 [ TRACING]  -> ARM/debug/MiscRegs.hh
 [SO PARAM] BasicPioDevice -> ARM/params/BasicPioDevice.hh
 [SO PARAM] PioDevice -> ARM/params/PioDevice.hh
 [     CXX] ARM/arch/arm/isa.cc -> .o
 [     CXX] ARM/arch/arm/isa_device.cc -> .o
 [     CXX] ARM/arch/arm/linux/linux.cc -> .o
 [     CXX] ARM/arch/arm/linux/process.cc -> .o
 [ TRACING]  -> ARM/debug/Loader.hh
 [SO PARAM] LinuxArmSystem -> ARM/params/LinuxArmSystem.hh
 [     CXX] ARM/arch/arm/linux/system.cc -> .o
 [     CXX] ARM/arch/arm/freebsd/freebsd.cc -> .o
 [     CXX] ARM/arch/arm/freebsd/process.cc -> .o
 [SO PARAM] FreebsdArmSystem -> ARM/params/FreebsdArmSystem.hh
 [     CXX] ARM/arch/arm/freebsd/system.cc -> .o
 [     CXX] ARM/arch/arm/miscregs.cc -> .o
 [ TRACING]  -> ARM/debug/ExecRegDelta.hh
 [SO PARAM] ArmNativeTrace -> ARM/params/ArmNativeTrace.hh
 [     CXX] ARM/arch/arm/nativetrace.cc -> .o
 [ TRACING]  -> ARM/debug/PMUVerbose.hh
 [SO PARAM] RealView -> ARM/params/RealView.hh
 [     CXX] ARM/arch/arm/pmu.cc -> .o
 [     CXX] ARM/arch/arm/process.cc -> .o
 [ TRACING]  -> ARM/debug/GDBAcc.hh
 [     CXX] ARM/arch/arm/remote_gdb.cc -> .o
 [     CXX] ARM/arch/arm/stacktrace.cc -> .o
 [     CXX] ARM/arch/arm/system.cc -> .o
 [ TRACING]  -> ARM/debug/TLB.hh
 [ TRACING]  -> ARM/debug/TLBVerbose.hh
 [SO PARAM] DmaDevice -> ARM/params/DmaDevice.hh
 [     CXX] ARM/arch/arm/table_walker.cc -> .o
 [     CXX] ARM/arch/arm/stage2_mmu.cc -> .o
 [     CXX] ARM/arch/arm/stage2_lookup.cc -> .o
 [     CXX] ARM/arch/arm/tlb.cc -> .o
 [     CXX] ARM/arch/arm/utility.cc -> .o
 [     CXX] ARM/arch/arm/vtophys.cc -> .o
 [     CXX] ARM/arch/generic/decode_cache.cc -> .o
 [     CXX] ARM/arch/generic/mmapped_ipr.cc -> .o
 [     CXX] ARM/arch/generic/tlb.cc -> .o
 [     CXX] ARM/arch/generic/pseudo_inst.cc -> .o
 [     CXX] ARM/base/atomicio.cc -> .o
 [     CXX] ARM/base/bigint.cc -> .o
 [     CXX] ARM/base/bitmap.cc -> .o
 [     CXX] ARM/base/callback.cc -> .o
 [     CXX] ARM/base/circlebuf.cc -> .o
 [     CXX] ARM/base/cprintf.cc -> .o
 [     CXX] ARM/base/debug.cc -> .o
 [      CC] ARM/base/fenv.c -> .o
 [     CXX] ARM/base/framebuffer.cc -> .o
 [     CXX] ARM/base/hostinfo.cc -> .o
 [     CXX] ARM/base/inet.cc -> .o
 [     CXX] ARM/base/inifile.cc -> .o
 [     CXX] ARM/base/intmath.cc -> .o
 [     CXX] ARM/base/match.cc -> .o
 [     CXX] ARM/base/misc.cc -> .o
 [     CXX] ARM/base/output.cc -> .o
 [     CXX] ARM/base/pollevent.cc -> .o
 [     CXX] ARM/base/random.cc -> .o
 [ TRACING]  -> ARM/debug/GDBAll.hh
 [     CXX] ARM/base/remote_gdb.cc -> .o
 [     CXX] ARM/base/socket.cc -> .o
 [     CXX] ARM/base/statistics.cc -> .o
 [     CXX] ARM/base/str.cc -> .o
 [CONFIG H] USE_POSIX_CLOCK, 1 -> ARM/config/use_posix_clock.hh
 [     CXX] ARM/base/time.cc -> .o
 [     CXX] ARM/base/trace.cc -> .o
 [     CXX] ARM/base/types.cc -> .o
 [     CXX] ARM/base/loader/aout_object.cc -> .o
 [     CXX] ARM/base/loader/dtb_object.cc -> .o
 [     CXX] ARM/base/loader/ecoff_object.cc -> .o
 [     CXX] ARM/base/loader/elf_object.cc -> .o
 [     CXX] ARM/base/loader/hex_file.cc -> .o
 [     CXX] ARM/base/loader/object_file.cc -> .o
 [     CXX] ARM/base/loader/raw_object.cc -> .o
 [     CXX] ARM/base/loader/symtab.cc -> .o
 [     CXX] ARM/base/stats/text.cc -> .o
 [ TRACING]  -> ARM/debug/VNC.hh
 [SO PARAM] VncInput -> ARM/params/VncInput.hh
 [     CXX] ARM/base/vnc/vncinput.cc -> .o
 [SO PARAM] VncServer -> ARM/params/VncServer.hh
 [     CXX] ARM/base/vnc/vncserver.cc -> .o
 [     CXX] ARM/dev/io_device.cc -> .o
 [ TRACING]  -> ARM/debug/IsaFake.hh
 [SO PARAM] IsaFake -> ARM/params/IsaFake.hh
 [     CXX] ARM/dev/isa_fake.cc -> .o
 [SO PARAM] BadDevice -> ARM/params/BadDevice.hh
 [     CXX] ARM/dev/baddev.cc -> .o
 [ TRACING]  -> ARM/debug/DMACopyEngine.hh
 [SO PARAM] CopyEngine -> ARM/params/CopyEngine.hh
 [SO PARAM] PciDevice -> ARM/params/PciDevice.hh
 [     CXX] ARM/dev/copy_engine.cc -> .o
 [ TRACING]  -> ARM/debug/DiskImageRead.hh
 [ TRACING]  -> ARM/debug/DiskImageWrite.hh
 [SO PARAM] CowDiskImage -> ARM/params/CowDiskImage.hh
 [SO PARAM] DiskImage -> ARM/params/DiskImage.hh
 [SO PARAM] RawDiskImage -> ARM/params/RawDiskImage.hh
 [     CXX] ARM/dev/disk_image.cc -> .o
 [ TRACING]  -> ARM/debug/DMA.hh
 [     CXX] ARM/dev/dma_device.cc -> .o
 [ TRACING]  -> ARM/debug/Ethernet.hh
 [ TRACING]  -> ARM/debug/EthernetData.hh
 [SO PARAM] EtherBus -> ARM/params/EtherBus.hh
 [SO PARAM] EtherDump -> ARM/params/EtherDump.hh
 [SO PARAM] EtherObject -> ARM/params/EtherObject.hh
 [     CXX] ARM/dev/etherbus.cc -> .o
 [SO PARAM] EtherDevBase -> ARM/params/EtherDevBase.hh
 [SO PARAM] EtherDevice -> ARM/params/EtherDevice.hh
 [     CXX] ARM/dev/etherdevice.cc -> .o
 [     CXX] ARM/dev/etherdump.cc -> .o
 [     CXX] ARM/dev/etherint.cc -> .o
 [SO PARAM] EtherLink -> ARM/params/EtherLink.hh
 [     CXX] ARM/dev/etherlink.cc -> .o
 [     CXX] ARM/dev/etherpkt.cc -> .o
 [SO PARAM] EtherTap -> ARM/params/EtherTap.hh
 [     CXX] ARM/dev/ethertap.cc -> .o
 [SO PARAM] I2CBus -> ARM/params/I2CBus.hh
 [SO PARAM] I2CDevice -> ARM/params/I2CDevice.hh
 [     CXX] ARM/dev/i2cbus.cc -> .o
 [ TRACING]  -> ARM/debug/EthernetAll.hh
 [SO PARAM] IGbE -> ARM/params/IGbE.hh
 [ TRACING]  -> ARM/debug/EthernetDesc.hh
 [ TRACING]  -> ARM/debug/EthernetIntr.hh
 [     CXX] ARM/dev/i8254xGBe.cc -> .o
 [ TRACING]  -> ARM/debug/IdeCtrl.hh
 [SO PARAM] IdeController -> ARM/params/IdeController.hh
 [SO PARAM] IdeDisk -> ARM/params/IdeDisk.hh
 [ENUMDECL] IdeID -> ARM/enums/IdeID.hh
 [     CXX] ARM/dev/ide_ctrl.cc -> .o
 [ TRACING]  -> ARM/debug/IdeDisk.hh
 [     CXX] ARM/dev/ide_disk.cc -> .o
 [ TRACING]  -> ARM/debug/Intel8254Timer.hh
 [     CXX] ARM/dev/intel_8254_timer.cc -> .o
 [ TRACING]  -> ARM/debug/MC146818.hh
 [     CXX] ARM/dev/mc146818.cc -> .o
 [SO PARAM] NSGigE -> ARM/params/NSGigE.hh
 [SO PARAM] PciConfigAll -> ARM/params/PciConfigAll.hh
 [     CXX] ARM/dev/ns_gige.cc -> .o
 [ TRACING]  -> ARM/debug/PciConfigAll.hh
 [     CXX] ARM/dev/pciconfigall.cc -> .o
 [ TRACING]  -> ARM/debug/PCIDEV.hh
 [     CXX] ARM/dev/pcidev.cc -> .o
 [     CXX] ARM/dev/pktfifo.cc -> .o
 [     CXX] ARM/dev/platform.cc -> .o
 [     CXX] ARM/dev/ps2.cc -> .o
 [ TRACING]  -> ARM/debug/SimpleDisk.hh
 [ TRACING]  -> ARM/debug/SimpleDiskData.hh
 [SO PARAM] SimpleDisk -> ARM/params/SimpleDisk.hh
 [     CXX] ARM/dev/simple_disk.cc -> .o
 [SO PARAM] Sinic -> ARM/params/Sinic.hh
 [     CXX] ARM/dev/sinic.cc -> .o
 [ TRACING]  -> ARM/debug/Terminal.hh
 [ TRACING]  -> ARM/debug/TerminalVerbose.hh
 [SO PARAM] Terminal -> ARM/params/Terminal.hh
 [SO PARAM] Uart -> ARM/params/Uart.hh
 [     CXX] ARM/dev/terminal.cc -> .o
 [     CXX] ARM/dev/uart.cc -> .o
 [ TRACING]  -> ARM/debug/Uart.hh
 [SO PARAM] Uart8250 -> ARM/params/Uart8250.hh
 [     CXX] ARM/dev/uart8250.cc -> .o
 [ TRACING]  -> ARM/debug/VIO.hh
 [SO PARAM] VirtIODeviceBase -> ARM/params/VirtIODeviceBase.hh
 [     CXX] ARM/dev/virtio/base.cc -> .o
 [ TRACING]  -> ARM/debug/VIOPci.hh
 [SO PARAM] PciVirtIO -> ARM/params/PciVirtIO.hh
 [     CXX] ARM/dev/virtio/pci.cc -> .o
 [ TRACING]  -> ARM/debug/VIOConsole.hh
 [SO PARAM] VirtIOConsole -> ARM/params/VirtIOConsole.hh
 [     CXX] ARM/dev/virtio/console.cc -> .o
 [ TRACING]  -> ARM/debug/VIOBlock.hh
 [SO PARAM] VirtIOBlock -> ARM/params/VirtIOBlock.hh
 [     CXX] ARM/dev/virtio/block.cc -> .o
 [ TRACING]  -> ARM/debug/VIO9P.hh
 [ TRACING]  -> ARM/debug/VIO9PData.hh
 [SO PARAM] VirtIO9PBase -> ARM/params/VirtIO9PBase.hh
 [SO PARAM] VirtIO9PDiod -> ARM/params/VirtIO9PDiod.hh
 [SO PARAM] VirtIO9PProxy -> ARM/params/VirtIO9PProxy.hh
 [SO PARAM] VirtIO9PSocket -> ARM/params/VirtIO9PSocket.hh
 [     CXX] ARM/dev/virtio/fs9p.cc -> .o
 [SO PARAM] A9SCU -> ARM/params/A9SCU.hh
 [     CXX] ARM/dev/arm/a9scu.cc -> .o
 [ TRACING]  -> ARM/debug/AMBA.hh
 [SO PARAM] AmbaDmaDevice -> ARM/params/AmbaDmaDevice.hh
 [SO PARAM] AmbaIntDevice -> ARM/params/AmbaIntDevice.hh
 [SO PARAM] AmbaPioDevice -> ARM/params/AmbaPioDevice.hh
 [SO PARAM] AmbaFake -> ARM/params/AmbaFake.hh
 [SO PARAM] BaseGic -> ARM/params/BaseGic.hh
 [     CXX] ARM/dev/arm/amba_device.cc -> .o
 [     CXX] ARM/dev/arm/amba_fake.cc -> .o
 [     CXX] ARM/dev/arm/base_gic.cc -> .o
 [ TRACING]  -> ARM/debug/FlashDevice.hh
 [ENUMDECL] DataDistribution -> ARM/enums/DataDistribution.hh
 [SO PARAM] FlashDevice -> ARM/params/FlashDevice.hh
 [SO PARAM] AbstractNVM -> ARM/params/AbstractNVM.hh
 [     CXX] ARM/dev/arm/flash_device.cc -> .o
 [ TRACING]  -> ARM/debug/Timer.hh
 [SO PARAM] GenericTimer -> ARM/params/GenericTimer.hh
 [SO PARAM] GenericTimerMem -> ARM/params/GenericTimerMem.hh
 [     CXX] ARM/dev/arm/generic_timer.cc -> .o
 [ TRACING]  -> ARM/debug/GIC.hh
 [ TRACING]  -> ARM/debug/IPI.hh
 [SO PARAM] Pl390 -> ARM/params/Pl390.hh
 [     CXX] ARM/dev/arm/gic_pl390.cc -> .o
 [ TRACING]  -> ARM/debug/GICV2M.hh
 [SO PARAM] Gicv2m -> ARM/params/Gicv2m.hh
 [SO PARAM] Gicv2mFrame -> ARM/params/Gicv2mFrame.hh
 [     CXX] ARM/dev/arm/gic_v2m.cc -> .o
 [SO PARAM] Pl011 -> ARM/params/Pl011.hh
 [     CXX] ARM/dev/arm/pl011.cc -> .o
 [ TRACING]  -> ARM/debug/PL111.hh
 [SO PARAM] Pl111 -> ARM/params/Pl111.hh
 [     CXX] ARM/dev/arm/pl111.cc -> .o
 [ TRACING]  -> ARM/debug/HDLcd.hh
 [SO PARAM] HDLcd -> ARM/params/HDLcd.hh
 [     CXX] ARM/dev/arm/hdlcd.cc -> .o
 [ TRACING]  -> ARM/debug/Pl050.hh
 [SO PARAM] Pl050 -> ARM/params/Pl050.hh
 [     CXX] ARM/dev/arm/kmi.cc -> .o
 [SO PARAM] Sp804 -> ARM/params/Sp804.hh
 [     CXX] ARM/dev/arm/timer_sp804.cc -> .o
 [ TRACING]  -> ARM/debug/RVCTRL.hh
 [SO PARAM] RealViewCtrl -> ARM/params/RealViewCtrl.hh
 [     CXX] ARM/dev/arm/rv_ctrl.cc -> .o
 [     CXX] ARM/dev/arm/realview.cc -> .o
 [SO PARAM] PL031 -> ARM/params/PL031.hh
 [     CXX] ARM/dev/arm/rtc_pl031.cc -> .o
 [SO PARAM] CpuLocalTimer -> ARM/params/CpuLocalTimer.hh
 [     CXX] ARM/dev/arm/timer_cpulocal.cc -> .o
 [ TRACING]  -> ARM/debug/VGIC.hh
 [SO PARAM] VGic -> ARM/params/VGic.hh
 [ TRACING]  -> ARM/debug/UFSHostDevice.hh
 [     CXX] ARM/dev/arm/vgic.cc -> .o
 [SO PARAM] UFSHostDevice -> ARM/params/UFSHostDevice.hh
 [     CXX] ARM/dev/arm/ufs_device.cc -> .o
 [ TRACING]  -> ARM/debug/EnergyCtrl.hh
 [SO PARAM] EnergyCtrl -> ARM/params/EnergyCtrl.hh
 [ TRACING]  -> ARM/debug/DVFS.hh
 [SO PARAM] DVFSHandler -> ARM/params/DVFSHandler.hh
 [     CXX] ARM/dev/arm/energy_ctrl.cc -> .o
 [     CXX] ARM/sim/arguments.cc -> .o
 [     CXX] ARM/sim/async.cc -> .o
 [     CXX] ARM/sim/core.cc -> .o
 [     CXX] ARM/sim/cxx_config.cc -> .o
 [ TRACING]  -> ARM/debug/CxxConfig.hh
 [     CXX] ARM/sim/cxx_manager.cc -> .o
 [     CXX] ARM/sim/cxx_config_ini.cc -> .o
 [     CXX] ARM/sim/debug.cc -> .o
 [     CXX] ARM/sim/py_interact.cc -> .o
 [     CXX] ARM/sim/eventq.cc -> .o
 [     CXX] ARM/sim/global_event.cc -> .o
 [CONFIG H] HAVE_PROTOBUF, 1 -> ARM/config/have_protobuf.hh
 [     CXX] ARM/sim/init.cc -> .o
 [     CXX] ARM/sim/init_signals.cc -> .o
 [ TRACING]  -> ARM/debug/TimeSync.hh
 [SO PARAM] Root -> ARM/params/Root.hh
 [     CXX] ARM/sim/root.cc -> .o
 [     CXX] ARM/sim/serialize.cc -> .o
 [     CXX] ARM/sim/drain.cc -> .o
 [     CXX] ARM/sim/sim_events.cc -> .o
 [     CXX] ARM/sim/sim_object.cc -> .o
 [SO PARAM] SubSystem -> ARM/params/SubSystem.hh
 [     CXX] ARM/sim/sub_system.cc -> .o
 [     CXX] ARM/sim/ticked_object.cc -> .o
 [     CXX] ARM/sim/simulate.cc -> .o
 [     CXX] ARM/sim/stat_control.cc -> .o
 [     CXX] ARM/sim/stat_register.cc -> .o
 [ TRACING]  -> ARM/debug/ClockDomain.hh
 [     CXX] ARM/sim/clock_domain.cc -> .o
 [ TRACING]  -> ARM/debug/VoltageDomain.hh
 [     CXX] ARM/sim/voltage_domain.cc -> .o
 [GENERATE]  -> ARM/arch/remote_gdb.hh
 [ TRACING]  -> ARM/debug/WorkItems.hh
 [     CXX] ARM/sim/system.cc -> .o
 [     CXX] ARM/sim/dvfs_handler.cc -> .o
 [ TRACING]  -> ARM/debug/Fault.hh
 [     CXX] ARM/sim/faults.cc -> .o
 [SO PARAM] LiveProcess -> ARM/params/LiveProcess.hh
 [     CXX] ARM/sim/process.cc -> .o
 [GENERATE]  -> ARM/arch/pseudo_inst.hh
 [ TRACING]  -> ARM/debug/PseudoInst.hh
 [     CXX] ARM/sim/pseudo_inst.cc -> .o
 [     CXX] ARM/sim/syscall_emul.cc -> .o
 [ TRACING]  -> ARM/debug/ProbeVerbose.hh
 [     CXX] ARM/sim/probe/probe.cc -> .o
 [     CXX] ARM/python/swig/pyevent.cc -> .o
 [     CXX] ARM/python/swig/pyobject.cc -> .o
 [    SWIG] ARM/python/swig/core.i -> _wrap.cc, .py
 [    SWIG] ARM/python/swig/debug.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/core_wrap.cc -> .o
 [    SWIG] ARM/python/swig/drain.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/drain_wrap.cc -> .o
 [    SWIG] ARM/python/swig/event.i -> _wrap.cc, .py
 [    SWIG] ARM/python/swig/pyobject.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/debug_wrap.cc -> .o
 [     CXX] ARM/python/swig/pyobject_wrap.cc -> .o
 [     CXX] ARM/python/swig/event_wrap.cc -> .o
 [    SWIG] ARM/python/swig/range.i -> _wrap.cc, .py
 [    SWIG] ARM/python/swig/serialize.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/range_wrap.cc -> .o
 [    SWIG] ARM/python/swig/stats.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/serialize_wrap.cc -> .o
 [    SWIG] ARM/python/swig/trace.i -> _wrap.cc, .py
 [SW PARAM] AbstractMemory -> ARM/python/m5/internal/AbstractMemory_vector.i
 [ SO SWIG] AbstractMemory -> ARM/python/m5/internal/param_AbstractMemory.i
 [ SO SWIG] MemObject -> ARM/python/m5/internal/param_MemObject.i
 [ SO SWIG] ClockedObject -> ARM/python/m5/internal/param_ClockedObject.i
 [ SO SWIG] ClockDomain -> ARM/python/m5/internal/param_ClockDomain.i
 [ SO SWIG] SimObject -> ARM/python/m5/internal/param_SimObject.i
 [    SWIG] ARM/python/m5/internal/AbstractMemory_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/trace_wrap.cc -> .o
 [SW PARAM] AbstractNVM -> ARM/python/m5/internal/AbstractNVM_vector.i
 [ SO SWIG] AbstractNVM -> ARM/python/m5/internal/param_AbstractNVM.i
 [    SWIG] ARM/python/m5/internal/AbstractNVM_vector.i -> _wrap.cc, .py
 [SW PARAM] AddrRange -> ARM/python/m5/internal/AddrRange_vector.i
 [    SWIG] ARM/python/m5/internal/AddrRange_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/AbstractMemory_vector_wrap.cc -> .o
 [SW PARAM] ArmISA -> ARM/python/m5/internal/ArmISA_vector.i
 [ SO SWIG] ArmISA -> ARM/python/m5/internal/param_ArmISA.i
 [ SO SWIG] ArmPMU -> ARM/python/m5/internal/param_ArmPMU.i
 [ SO SWIG] System -> ARM/python/m5/internal/param_System.i
 [ SO SWIG] Platform -> ARM/python/m5/internal/param_Platform.i
 [ENUMSWIG] MemoryMode -> ARM/python/m5/internal/enum_MemoryMode.i
 [ SO SWIG] IntrControl -> ARM/python/m5/internal/param_IntrControl.i
 [    SWIG] ARM/python/m5/internal/ArmISA_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/swig/stats_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/AbstractNVM_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/AddrRange_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/ArmISA_vector_wrap.cc -> .o
 [SW PARAM] BasicExtLink -> ARM/python/m5/internal/BasicExtLink_vector.i
 [ SO SWIG] BasicExtLink -> ARM/python/m5/internal/param_BasicExtLink.i
 [ SO SWIG] BasicLink -> ARM/python/m5/internal/param_BasicLink.i
 [ SO SWIG] BasicRouter -> ARM/python/m5/internal/param_BasicRouter.i
 [ SO SWIG] RubyController -> ARM/python/m5/internal/param_RubyController.i
 [ SO SWIG] RubySystem -> ARM/python/m5/internal/param_RubySystem.i
 [ SO SWIG] SimpleMemory -> ARM/python/m5/internal/param_SimpleMemory.i
 [    SWIG] ARM/python/m5/internal/BasicExtLink_vector.i -> _wrap.cc, .py
 [SW PARAM] BasicIntLink -> ARM/python/m5/internal/BasicIntLink_vector.i
 [ SO SWIG] BasicIntLink -> ARM/python/m5/internal/param_BasicIntLink.i
 [    SWIG] ARM/python/m5/internal/BasicIntLink_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/BasicExtLink_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/BasicIntLink_vector_wrap.cc -> .o
 [SW PARAM] BasicRouter -> ARM/python/m5/internal/BasicRouter_vector.i
 [    SWIG] ARM/python/m5/internal/BasicRouter_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/BasicRouter_vector_wrap.cc -> .o
 [SW PARAM] Clock -> ARM/python/m5/internal/Clock_vector.i
 [    SWIG] ARM/python/m5/internal/Clock_vector.i -> _wrap.cc, .py
 [SW PARAM] ClockedObject -> ARM/python/m5/internal/ClockedObject_vector.i
 [    SWIG] ARM/python/m5/internal/ClockedObject_vector.i -> _wrap.cc, .py
 [SW PARAM] Counter -> ARM/python/m5/internal/Counter_vector.i
 [    SWIG] ARM/python/m5/internal/Counter_vector.i -> _wrap.cc, .py
 [SW PARAM] CreditLink_d -> ARM/python/m5/internal/CreditLink_d_vector.i
 [ SO SWIG] CreditLink_d -> ARM/python/m5/internal/param_CreditLink_d.i
 [ SO SWIG] NetworkLink_d -> ARM/python/m5/internal/param_NetworkLink_d.i
 [    SWIG] ARM/python/m5/internal/CreditLink_d_vector.i -> _wrap.cc, .py
 [SW PARAM] Cycles -> ARM/python/m5/internal/Cycles_vector.i
 [     CXX] ARM/python/m5/internal/Clock_vector_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/Cycles_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/ClockedObject_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Counter_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/CreditLink_d_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Cycles_vector_wrap.cc -> .o
 [SW PARAM] DiskImage -> ARM/python/m5/internal/DiskImage_vector.i
 [ SO SWIG] DiskImage -> ARM/python/m5/internal/param_DiskImage.i
 [    SWIG] ARM/python/m5/internal/DiskImage_vector.i -> _wrap.cc, .py
 [SW PARAM] EmulatedDriver -> ARM/python/m5/internal/EmulatedDriver_vector.i
 [ SO SWIG] EmulatedDriver -> ARM/python/m5/internal/param_EmulatedDriver.i
 [    SWIG] ARM/python/m5/internal/EmulatedDriver_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/DiskImage_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/EmulatedDriver_vector_wrap.cc -> .o
 [SW PARAM] FUDesc -> ARM/python/m5/internal/FUDesc_vector.i
 [ SO SWIG] FUDesc -> ARM/python/m5/internal/param_FUDesc.i
 [SW PARAM] OpDesc -> ARM/python/m5/internal/OpDesc_vector.i
 [ SO SWIG] OpDesc -> ARM/python/m5/internal/param_OpDesc.i
 [ENUMSWIG] OpClass -> ARM/python/m5/internal/enum_OpClass.i
 [    SWIG] ARM/python/m5/internal/FUDesc_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/FUDesc_vector_wrap.cc -> .o
 [SW PARAM] Float -> ARM/python/m5/internal/Float_vector.i
 [    SWIG] ARM/python/m5/internal/Float_vector.i -> _wrap.cc, .py
 [SW PARAM] Gicv2mFrame -> ARM/python/m5/internal/Gicv2mFrame_vector.i
 [ SO SWIG] Gicv2mFrame -> ARM/python/m5/internal/param_Gicv2mFrame.i
 [    SWIG] ARM/python/m5/internal/Gicv2mFrame_vector.i -> _wrap.cc, .py
 [SW PARAM] I2CDevice -> ARM/python/m5/internal/I2CDevice_vector.i
 [ SO SWIG] I2CDevice -> ARM/python/m5/internal/param_I2CDevice.i
 [    SWIG] ARM/python/m5/internal/I2CDevice_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/Float_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Gicv2mFrame_vector_wrap.cc -> .o
 [SW PARAM] IdeDisk -> ARM/python/m5/internal/IdeDisk_vector.i
 [ SO SWIG] IdeDisk -> ARM/python/m5/internal/param_IdeDisk.i
 [ENUMSWIG] IdeID -> ARM/python/m5/internal/enum_IdeID.i
 [    SWIG] ARM/python/m5/internal/IdeDisk_vector.i -> _wrap.cc, .py
 [SW PARAM] Int -> ARM/python/m5/internal/Int_vector.i
 [    SWIG] ARM/python/m5/internal/Int_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/I2CDevice_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/IdeDisk_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Int_vector_wrap.cc -> .o
 [SW PARAM] MinorFU -> ARM/python/m5/internal/MinorFU_vector.i
 [ SO SWIG] MinorFU -> ARM/python/m5/internal/param_MinorFU.i
 [SW PARAM] MinorFUTiming -> ARM/python/m5/internal/MinorFUTiming_vector.i
 [SW PARAM] Unsigned -> ARM/python/m5/internal/Unsigned_vector.i
 [ SO SWIG] MinorOpClassSet -> ARM/python/m5/internal/param_MinorOpClassSet.i
 [ SO SWIG] MinorFUTiming -> ARM/python/m5/internal/param_MinorFUTiming.i
 [SW PARAM] MinorOpClass -> ARM/python/m5/internal/MinorOpClass_vector.i
 [ SO SWIG] TimingExpr -> ARM/python/m5/internal/param_TimingExpr.i
 [ SO SWIG] MinorOpClass -> ARM/python/m5/internal/param_MinorOpClass.i
 [SW PARAM] NetworkLink -> ARM/python/m5/internal/NetworkLink_vector.i
 [ SO SWIG] NetworkLink -> ARM/python/m5/internal/param_NetworkLink.i
 [    SWIG] ARM/python/m5/internal/MinorFUTiming_vector.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/NetworkLink_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/NetworkLink_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/MinorFUTiming_vector_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/MinorOpClass_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/MinorOpClass_vector_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/MinorFU_vector.i -> _wrap.cc, .py
 [SW PARAM] NetworkLink_d -> ARM/python/m5/internal/NetworkLink_d_vector.i
 [    SWIG] ARM/python/m5/internal/NetworkLink_d_vector.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/OpDesc_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/MinorFU_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/NetworkLink_d_vector_wrap.cc -> .o
 [SW PARAM] Process -> ARM/python/m5/internal/Process_vector.i
 [ SO SWIG] Process -> ARM/python/m5/internal/param_Process.i
 [    SWIG] ARM/python/m5/internal/Process_vector.i -> _wrap.cc, .py
 [SW PARAM] SrcClockDomain -> ARM/python/m5/internal/SrcClockDomain_vector.i
 [ SO SWIG] SrcClockDomain -> ARM/python/m5/internal/param_SrcClockDomain.i
 [ SO SWIG] VoltageDomain -> ARM/python/m5/internal/param_VoltageDomain.i
 [SW PARAM] Voltage -> ARM/python/m5/internal/Voltage_vector.i
 [    SWIG] ARM/python/m5/internal/SrcClockDomain_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/OpDesc_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Process_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/SrcClockDomain_vector_wrap.cc -> .o
 [SW PARAM] String -> ARM/python/m5/internal/String_vector.i
 [    SWIG] ARM/python/m5/internal/String_vector.i -> _wrap.cc, .py
 [SW PARAM] TimingExpr -> ARM/python/m5/internal/TimingExpr_vector.i
 [    SWIG] ARM/python/m5/internal/TimingExpr_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/String_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/TimingExpr_vector_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/Unsigned_vector.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/Voltage_vector.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/Unsigned_vector_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/Voltage_vector_wrap.cc -> .o
 [ENUM STR] AddrMap -> ARM/enums/AddrMap.cc
 [     CXX] ARM/enums/AddrMap.cc -> .o
 [ENUMSWIG] AddrMap -> ARM/python/m5/internal/enum_AddrMap.i
 [    SWIG] ARM/python/m5/internal/enum_AddrMap.i -> _wrap.cc, .py
 [ENUM STR] ArmMachineType -> ARM/enums/ArmMachineType.cc
 [     CXX] ARM/enums/ArmMachineType.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_AddrMap_wrap.cc -> .o
 [ENUMSWIG] ArmMachineType -> ARM/python/m5/internal/enum_ArmMachineType.i
 [    SWIG] ARM/python/m5/internal/enum_ArmMachineType.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_ArmMachineType_wrap.cc -> .o
 [ENUM STR] DataDistribution -> ARM/enums/DataDistribution.cc
 [     CXX] ARM/enums/DataDistribution.cc -> .o
 [ENUMSWIG] DataDistribution -> ARM/python/m5/internal/enum_DataDistribution.i
 [    SWIG] ARM/python/m5/internal/enum_DataDistribution.i -> _wrap.cc, .py
 [ENUM STR] Enum -> ARM/enums/Enum.cc
 [ENUMDECL] Enum -> ARM/enums/Enum.hh
 [     CXX] ARM/enums/Enum.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_DataDistribution_wrap.cc -> .o
 [ENUMSWIG] Enum -> ARM/python/m5/internal/enum_Enum.i
 [    SWIG] ARM/python/m5/internal/enum_Enum.i -> _wrap.cc, .py
 [ENUM STR] IdeID -> ARM/enums/IdeID.cc
 [     CXX] ARM/enums/IdeID.cc -> .o
 [    SWIG] ARM/python/m5/internal/enum_IdeID.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_Enum_wrap.cc -> .o
 [ENUM STR] MemSched -> ARM/enums/MemSched.cc
 [     CXX] ARM/enums/MemSched.cc -> .o
 [ENUMSWIG] MemSched -> ARM/python/m5/internal/enum_MemSched.i
 [    SWIG] ARM/python/m5/internal/enum_MemSched.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_IdeID_wrap.cc -> .o
 [ENUM STR] MemoryMode -> ARM/enums/MemoryMode.cc
 [     CXX] ARM/enums/MemoryMode.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_MemSched_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/enum_MemoryMode.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_MemoryMode_wrap.cc -> .o
 [ENUM STR] OpClass -> ARM/enums/OpClass.cc
 [     CXX] ARM/enums/OpClass.cc -> .o
 [    SWIG] ARM/python/m5/internal/enum_OpClass.i -> _wrap.cc, .py
 [ENUM STR] PageManage -> ARM/enums/PageManage.cc
 [     CXX] ARM/enums/PageManage.cc -> .o
 [ENUMSWIG] PageManage -> ARM/python/m5/internal/enum_PageManage.i
 [    SWIG] ARM/python/m5/internal/enum_PageManage.i -> _wrap.cc, .py
 [ENUM STR] StaticInstFlags -> ARM/enums/StaticInstFlags.cc
 [ENUMSWIG] StaticInstFlags -> ARM/python/m5/internal/enum_StaticInstFlags.i
 [    SWIG] ARM/python/m5/internal/enum_StaticInstFlags.i -> _wrap.cc, .py
 [     CXX] ARM/enums/StaticInstFlags.cc -> .o
 [ENUM STR] TimingExprOp -> ARM/enums/TimingExprOp.cc
 [     CXX] ARM/enums/TimingExprOp.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_PageManage_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_OpClass_wrap.cc -> .o
 [ENUMSWIG] TimingExprOp -> ARM/python/m5/internal/enum_TimingExprOp.i
 [    SWIG] ARM/python/m5/internal/enum_TimingExprOp.i -> _wrap.cc, .py
 [ SO SWIG] A9SCU -> ARM/python/m5/internal/param_A9SCU.i
 [ SO SWIG] BasicPioDevice -> ARM/python/m5/internal/param_BasicPioDevice.i
 [ SO SWIG] PioDevice -> ARM/python/m5/internal/param_PioDevice.i
 [    SWIG] ARM/python/m5/internal/param_A9SCU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_StaticInstFlags_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_AbstractMemory.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_AbstractNVM.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/enum_TimingExprOp_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AbstractMemory_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_A9SCU_wrap.cc -> .o
 [ SO SWIG] AddrMapper -> ARM/python/m5/internal/param_AddrMapper.i
 [    SWIG] ARM/python/m5/internal/param_AddrMapper.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_AbstractNVM_wrap.cc -> .o
 [ SO SWIG] AmbaDmaDevice -> ARM/python/m5/internal/param_AmbaDmaDevice.i
 [ SO SWIG] BaseGic -> ARM/python/m5/internal/param_BaseGic.i
 [ SO SWIG] DmaDevice -> ARM/python/m5/internal/param_DmaDevice.i
 [    SWIG] ARM/python/m5/internal/param_AmbaDmaDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_AddrMapper_wrap.cc -> .o
 [ SO SWIG] AmbaFake -> ARM/python/m5/internal/param_AmbaFake.i
 [ SO SWIG] AmbaPioDevice -> ARM/python/m5/internal/param_AmbaPioDevice.i
 [    SWIG] ARM/python/m5/internal/param_AmbaFake.i -> _wrap.cc, .py
 [ SO SWIG] AmbaIntDevice -> ARM/python/m5/internal/param_AmbaIntDevice.i
 [    SWIG] ARM/python/m5/internal/param_AmbaIntDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_AmbaDmaDevice_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_AmbaPioDevice.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_ArmISA.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_AmbaFake_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AmbaIntDevice_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AmbaPioDevice_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ArmISA_wrap.cc -> .o
 [ SO SWIG] ArmInterrupts -> ARM/python/m5/internal/param_ArmInterrupts.i
 [    SWIG] ARM/python/m5/internal/param_ArmInterrupts.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmInterrupts_wrap.cc -> .o
 [ SO SWIG] ArmNativeTrace -> ARM/python/m5/internal/param_ArmNativeTrace.i
 [ SO SWIG] NativeTrace -> ARM/python/m5/internal/param_NativeTrace.i
 [ SO SWIG] ExeTracer -> ARM/python/m5/internal/param_ExeTracer.i
 [ SO SWIG] InstTracer -> ARM/python/m5/internal/param_InstTracer.i
 [    SWIG] ARM/python/m5/internal/param_ArmNativeTrace.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_ArmPMU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmNativeTrace_wrap.cc -> .o
 [ SO SWIG] ArmStage2MMU -> ARM/python/m5/internal/param_ArmStage2MMU.i
 [ SO SWIG] ArmTLB -> ARM/python/m5/internal/param_ArmTLB.i
 [ SO SWIG] ArmTableWalker -> ARM/python/m5/internal/param_ArmTableWalker.i
 [    SWIG] ARM/python/m5/internal/param_ArmStage2MMU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmPMU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ArmStage2MMU_wrap.cc -> .o
 [ SO SWIG] ArmSystem -> ARM/python/m5/internal/param_ArmSystem.i
 [    SWIG] ARM/python/m5/internal/param_ArmSystem.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_ArmTLB.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmSystem_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_ArmTableWalker.i -> _wrap.cc, .py
 [ SO SWIG] AtomicSimpleCPU -> ARM/python/m5/internal/param_AtomicSimpleCPU.i
 [ SO SWIG] BaseSimpleCPU -> ARM/python/m5/internal/param_BaseSimpleCPU.i
 [ SO SWIG] BaseCPU -> ARM/python/m5/internal/param_BaseCPU.i
 [ SO SWIG] BranchPredictor -> ARM/python/m5/internal/param_BranchPredictor.i
 [    SWIG] ARM/python/m5/internal/param_AtomicSimpleCPU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmTLB_wrap.cc -> .o
 [ SO SWIG] BadDevice -> ARM/python/m5/internal/param_BadDevice.i
 [    SWIG] ARM/python/m5/internal/param_BadDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ArmTableWalker_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BaseCPU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_AtomicSimpleCPU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BadDevice_wrap.cc -> .o
 [ SO SWIG] BaseCache -> ARM/python/m5/internal/param_BaseCache.i
 [ SO SWIG] BasePrefetcher -> ARM/python/m5/internal/param_BasePrefetcher.i
 [ SO SWIG] BaseTags -> ARM/python/m5/internal/param_BaseTags.i
 [    SWIG] ARM/python/m5/internal/param_BaseCache.i -> _wrap.cc, .py
 [ SO SWIG] BaseGarnetNetwork -> ARM/python/m5/internal/param_BaseGarnetNetwork.i
 [     CXX] ARM/python/m5/internal/param_BaseCPU_wrap.cc -> .o
 [ SO SWIG] FaultModel -> ARM/python/m5/internal/param_FaultModel.i
 [ SO SWIG] RubyNetwork -> ARM/python/m5/internal/param_RubyNetwork.i
 [    SWIG] ARM/python/m5/internal/param_BaseGarnetNetwork.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BaseCache_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseGarnetNetwork_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BaseGic.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BaseGic_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BasePrefetcher.i -> _wrap.cc, .py
 [ SO SWIG] BaseSetAssoc -> ARM/python/m5/internal/param_BaseSetAssoc.i
 [    SWIG] ARM/python/m5/internal/param_BaseSetAssoc.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_BaseSimpleCPU.i -> _wrap.cc, .py
 [ SO SWIG] BaseTLB -> ARM/python/m5/internal/param_BaseTLB.i
 [SO PARAM] BaseTLB -> ARM/params/BaseTLB.hh
 [    SWIG] ARM/python/m5/internal/param_BaseTLB.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BasePrefetcher_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseSetAssoc_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseTLB_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseSimpleCPU_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BaseTags.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BaseTags_wrap.cc -> .o
 [ SO SWIG] BaseXBar -> ARM/python/m5/internal/param_BaseXBar.i
 [    SWIG] ARM/python/m5/internal/param_BaseXBar.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BaseXBar_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BasicExtLink.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_BasicIntLink.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_BasicLink.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_BasicPioDevice.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_BasicRouter.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BasicIntLink_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BasicExtLink_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BasicLink_wrap.cc -> .o
 [ SO SWIG] BiModeBP -> ARM/python/m5/internal/param_BiModeBP.i
 [    SWIG] ARM/python/m5/internal/param_BiModeBP.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BasicRouter_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BasicPioDevice_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BiModeBP_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_BranchPredictor.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_BranchPredictor_wrap.cc -> .o
 [ SO SWIG] Bridge -> ARM/python/m5/internal/param_Bridge.i
 [    SWIG] ARM/python/m5/internal/param_Bridge.i -> _wrap.cc, .py
 [ SO SWIG] CheckerCPU -> ARM/python/m5/internal/param_CheckerCPU.i
 [    SWIG] ARM/python/m5/internal/param_CheckerCPU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Bridge_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_ClockDomain.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_ClockedObject.i -> _wrap.cc, .py
 [ SO SWIG] CoherentXBar -> ARM/python/m5/internal/param_CoherentXBar.i
 [ SO SWIG] SnoopFilter -> ARM/python/m5/internal/param_SnoopFilter.i
 [    SWIG] ARM/python/m5/internal/param_CoherentXBar.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_CheckerCPU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ClockDomain_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ClockedObject_wrap.cc -> .o
 [ SO SWIG] CommMonitor -> ARM/python/m5/internal/param_CommMonitor.i
 [ SO SWIG] StackDistCalc -> ARM/python/m5/internal/param_StackDistCalc.i
 [ SO SWIG] CopyEngine -> ARM/python/m5/internal/param_CopyEngine.i
 [ SO SWIG] PciDevice -> ARM/python/m5/internal/param_PciDevice.i
 [    SWIG] ARM/python/m5/internal/param_CommMonitor.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_CopyEngine.i -> _wrap.cc, .py
 [ SO SWIG] CowDiskImage -> ARM/python/m5/internal/param_CowDiskImage.i
 [    SWIG] ARM/python/m5/internal/param_CowDiskImage.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_CoherentXBar_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_CommMonitor_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_CowDiskImage_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_CopyEngine_wrap.cc -> .o
 [ SO SWIG] CpuLocalTimer -> ARM/python/m5/internal/param_CpuLocalTimer.i
 [    SWIG] ARM/python/m5/internal/param_CpuLocalTimer.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_CpuLocalTimer_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_CreditLink_d.i -> _wrap.cc, .py
 [ SO SWIG] DMASequencer -> ARM/python/m5/internal/param_DMASequencer.i
 [    SWIG] ARM/python/m5/internal/param_DMASequencer.i -> _wrap.cc, .py
 [ SO SWIG] DMA_Controller -> ARM/python/m5/internal/param_DMA_Controller.i
 [    SWIG] ARM/python/m5/internal/param_DMA_Controller.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_CreditLink_d_wrap.cc -> .o
 [ SO SWIG] DRAMCtrl -> ARM/python/m5/internal/param_DRAMCtrl.i
 [    SWIG] ARM/python/m5/internal/param_DRAMCtrl.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DMA_Controller_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DMASequencer_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DRAMCtrl_wrap.cc -> .o
 [ SO SWIG] DVFSHandler -> ARM/python/m5/internal/param_DVFSHandler.i
 [    SWIG] ARM/python/m5/internal/param_DVFSHandler.i -> _wrap.cc, .py
 [ SO SWIG] DerivO3CPU -> ARM/python/m5/internal/param_DerivO3CPU.i
 [ SO SWIG] FUPool -> ARM/python/m5/internal/param_FUPool.i
 [    SWIG] ARM/python/m5/internal/param_DerivO3CPU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DVFSHandler_wrap.cc -> .o
 [ SO SWIG] DerivedClockDomain -> ARM/python/m5/internal/param_DerivedClockDomain.i
 [    SWIG] ARM/python/m5/internal/param_DerivedClockDomain.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DerivO3CPU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DerivedClockDomain_wrap.cc -> .o
 [ SO SWIG] DirectedGenerator -> ARM/python/m5/internal/param_DirectedGenerator.i
 [ SO SWIG] Directory_Controller -> ARM/python/m5/internal/param_Directory_Controller.i
 [ SO SWIG] RubyDirectoryMemory -> ARM/python/m5/internal/param_RubyDirectoryMemory.i
 [    SWIG] ARM/python/m5/internal/param_DirectedGenerator.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_Directory_Controller.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_DiskImage.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DiskImage_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DirectedGenerator_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Directory_Controller_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_DmaDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DmaDevice_wrap.cc -> .o
 [ SO SWIG] DummyChecker -> ARM/python/m5/internal/param_DummyChecker.i
 [    SWIG] ARM/python/m5/internal/param_DummyChecker.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_EmulatedDriver.i -> _wrap.cc, .py
 [ SO SWIG] EnergyCtrl -> ARM/python/m5/internal/param_EnergyCtrl.i
 [    SWIG] ARM/python/m5/internal/param_EnergyCtrl.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_EmulatedDriver_wrap.cc -> .o
 [ SO SWIG] EtherBus -> ARM/python/m5/internal/param_EtherBus.i
 [ SO SWIG] EtherDump -> ARM/python/m5/internal/param_EtherDump.i
 [ SO SWIG] EtherObject -> ARM/python/m5/internal/param_EtherObject.i
 [    SWIG] ARM/python/m5/internal/param_EtherBus.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_DummyChecker_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EnergyCtrl_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherBus_wrap.cc -> .o
 [ SO SWIG] EtherDevBase -> ARM/python/m5/internal/param_EtherDevBase.i
 [ SO SWIG] EtherDevice -> ARM/python/m5/internal/param_EtherDevice.i
 [    SWIG] ARM/python/m5/internal/param_EtherDevBase.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_EtherDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_EtherDevBase_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherDevice_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_EtherDump.i -> _wrap.cc, .py
 [ SO SWIG] EtherLink -> ARM/python/m5/internal/param_EtherLink.i
 [    SWIG] ARM/python/m5/internal/param_EtherLink.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_EtherObject.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_EtherDump_wrap.cc -> .o
 [ SO SWIG] EtherTap -> ARM/python/m5/internal/param_EtherTap.i
 [    SWIG] ARM/python/m5/internal/param_EtherTap.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_EtherLink_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherObject_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherTap_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_ExeTracer.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ExeTracer_wrap.cc -> .o
 [ SO SWIG] ExternalMaster -> ARM/python/m5/internal/param_ExternalMaster.i
 [    SWIG] ARM/python/m5/internal/param_ExternalMaster.i -> _wrap.cc, .py
 [ SO SWIG] ExternalSlave -> ARM/python/m5/internal/param_ExternalSlave.i
 [    SWIG] ARM/python/m5/internal/param_ExternalSlave.i -> _wrap.cc, .py
 [ SO SWIG] FALRU -> ARM/python/m5/internal/param_FALRU.i
 [    SWIG] ARM/python/m5/internal/param_FALRU.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_FUDesc.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ExternalMaster_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FALRU_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_FUPool.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ExternalSlave_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FUDesc_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_FaultModel.i -> _wrap.cc, .py
 [ SO SWIG] FlashDevice -> ARM/python/m5/internal/param_FlashDevice.i
 [    SWIG] ARM/python/m5/internal/param_FlashDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_FUPool_wrap.cc -> .o
 [ SO SWIG] FreebsdArmSystem -> ARM/python/m5/internal/param_FreebsdArmSystem.i
 [ SO SWIG] GenericArmSystem -> ARM/python/m5/internal/param_GenericArmSystem.i
 [    SWIG] ARM/python/m5/internal/param_FreebsdArmSystem.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_FlashDevice_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FaultModel_wrap.cc -> .o
 [ SO SWIG] GarnetExtLink -> ARM/python/m5/internal/param_GarnetExtLink.i
 [    SWIG] ARM/python/m5/internal/param_GarnetExtLink.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_FreebsdArmSystem_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink_wrap.cc -> .o
 [ SO SWIG] GarnetExtLink_d -> ARM/python/m5/internal/param_GarnetExtLink_d.i
 [    SWIG] ARM/python/m5/internal/param_GarnetExtLink_d.i -> _wrap.cc, .py
 [ SO SWIG] GarnetIntLink -> ARM/python/m5/internal/param_GarnetIntLink.i
 [    SWIG] ARM/python/m5/internal/param_GarnetIntLink.i -> _wrap.cc, .py
 [ SO SWIG] GarnetIntLink_d -> ARM/python/m5/internal/param_GarnetIntLink_d.i
 [    SWIG] ARM/python/m5/internal/param_GarnetIntLink_d.i -> _wrap.cc, .py
 [ SO SWIG] GarnetNetwork -> ARM/python/m5/internal/param_GarnetNetwork.i
 [    SWIG] ARM/python/m5/internal/param_GarnetNetwork.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink_d_wrap.cc -> .o
 [ SO SWIG] GarnetNetworkInterface -> ARM/python/m5/internal/param_GarnetNetworkInterface.i
 [    SWIG] ARM/python/m5/internal/param_GarnetNetworkInterface.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink_wrap.cc -> .o
 [ SO SWIG] GarnetNetworkInterface_d -> ARM/python/m5/internal/param_GarnetNetworkInterface_d.i
 [    SWIG] ARM/python/m5/internal/param_GarnetNetworkInterface_d.i -> _wrap.cc, .py
 [ SO SWIG] GarnetNetwork_d -> ARM/python/m5/internal/param_GarnetNetwork_d.i
 [    SWIG] ARM/python/m5/internal/param_GarnetNetwork_d.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink_d_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface_d_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork_d_wrap.cc -> .o
 [ SO SWIG] GarnetRouter -> ARM/python/m5/internal/param_GarnetRouter.i
 [    SWIG] ARM/python/m5/internal/param_GarnetRouter.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GarnetRouter_wrap.cc -> .o
 [ SO SWIG] GarnetRouter_d -> ARM/python/m5/internal/param_GarnetRouter_d.i
 [    SWIG] ARM/python/m5/internal/param_GarnetRouter_d.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GarnetRouter_d_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_GenericArmSystem.i -> _wrap.cc, .py
 [ SO SWIG] GenericTimer -> ARM/python/m5/internal/param_GenericTimer.i
 [    SWIG] ARM/python/m5/internal/param_GenericTimer.i -> _wrap.cc, .py
 [ SO SWIG] GenericTimerMem -> ARM/python/m5/internal/param_GenericTimerMem.i
 [    SWIG] ARM/python/m5/internal/param_GenericTimerMem.i -> _wrap.cc, .py
 [ SO SWIG] Gicv2m -> ARM/python/m5/internal/param_Gicv2m.i
 [    SWIG] ARM/python/m5/internal/param_Gicv2m.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_Gicv2mFrame.i -> _wrap.cc, .py
 [ SO SWIG] HDLcd -> ARM/python/m5/internal/param_HDLcd.i
 [     CXX] ARM/python/m5/internal/param_GenericArmSystem_wrap.cc -> .o
 [ SO SWIG] VncInput -> ARM/python/m5/internal/param_VncInput.i
 [    SWIG] ARM/python/m5/internal/param_HDLcd.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_GenericTimer_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GenericTimerMem_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Gicv2m_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Gicv2mFrame_wrap.cc -> .o
 [ SO SWIG] I2CBus -> ARM/python/m5/internal/param_I2CBus.i
 [    SWIG] ARM/python/m5/internal/param_I2CBus.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_HDLcd_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_I2CBus_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_I2CDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_I2CDevice_wrap.cc -> .o
 [ SO SWIG] IGbE -> ARM/python/m5/internal/param_IGbE.i
 [    SWIG] ARM/python/m5/internal/param_IGbE.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_IGbE_wrap.cc -> .o
 [ SO SWIG] IdeController -> ARM/python/m5/internal/param_IdeController.i
 [    SWIG] ARM/python/m5/internal/param_IdeController.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_IdeDisk.i -> _wrap.cc, .py
 [ SO SWIG] InstPBTrace -> ARM/python/m5/internal/param_InstPBTrace.i
 [    SWIG] ARM/python/m5/internal/param_InstPBTrace.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_InstTracer.i -> _wrap.cc, .py
 [ SO SWIG] IntelTrace -> ARM/python/m5/internal/param_IntelTrace.i
 [    SWIG] ARM/python/m5/internal/param_IntelTrace.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_IdeDisk_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_IntrControl.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_InstPBTrace_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IdeController_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_InstTracer_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IntelTrace_wrap.cc -> .o
 [ SO SWIG] InvalidateGenerator -> ARM/python/m5/internal/param_InvalidateGenerator.i
 [    SWIG] ARM/python/m5/internal/param_InvalidateGenerator.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_IntrControl_wrap.cc -> .o
 [ SO SWIG] IsaFake -> ARM/python/m5/internal/param_IsaFake.i
 [    SWIG] ARM/python/m5/internal/param_IsaFake.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_InvalidateGenerator_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IsaFake_wrap.cc -> .o
 [ SO SWIG] L1Cache_Controller -> ARM/python/m5/internal/param_L1Cache_Controller.i
 [ SO SWIG] RubyCache -> ARM/python/m5/internal/param_RubyCache.i
 [ SO SWIG] RubySequencer -> ARM/python/m5/internal/param_RubySequencer.i
 [ SO SWIG] RubyPort -> ARM/python/m5/internal/param_RubyPort.i
 [    SWIG] ARM/python/m5/internal/param_L1Cache_Controller.i -> _wrap.cc, .py
 [ SO SWIG] LRU -> ARM/python/m5/internal/param_LRU.i
 [    SWIG] ARM/python/m5/internal/param_LRU.i -> _wrap.cc, .py
 [ SO SWIG] LinuxArmSystem -> ARM/python/m5/internal/param_LinuxArmSystem.i
 [    SWIG] ARM/python/m5/internal/param_LinuxArmSystem.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_L1Cache_Controller_wrap.cc -> .o
 [ SO SWIG] LiveProcess -> ARM/python/m5/internal/param_LiveProcess.i
 [    SWIG] ARM/python/m5/internal/param_LiveProcess.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_LRU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_LinuxArmSystem_wrap.cc -> .o
 [ SO SWIG] LocalBP -> ARM/python/m5/internal/param_LocalBP.i
 [    SWIG] ARM/python/m5/internal/param_LocalBP.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_LiveProcess_wrap.cc -> .o
 [ SO SWIG] MemChecker -> ARM/python/m5/internal/param_MemChecker.i
 [    SWIG] ARM/python/m5/internal/param_MemChecker.i -> _wrap.cc, .py
 [ SO SWIG] MemCheckerMonitor -> ARM/python/m5/internal/param_MemCheckerMonitor.i
 [    SWIG] ARM/python/m5/internal/param_MemCheckerMonitor.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_LocalBP_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MemChecker_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MemCheckerMonitor_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_MemObject.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_MemObject_wrap.cc -> .o
 [ SO SWIG] MemTest -> ARM/python/m5/internal/param_MemTest.i
 [    SWIG] ARM/python/m5/internal/param_MemTest.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_MemTest_wrap.cc -> .o
 [ SO SWIG] MinorCPU -> ARM/python/m5/internal/param_MinorCPU.i
 [ SO SWIG] MinorFUPool -> ARM/python/m5/internal/param_MinorFUPool.i
 [    SWIG] ARM/python/m5/internal/param_MinorCPU.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_MinorFU.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_MinorFUPool.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_MinorFUTiming.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_MinorFU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorFUPool_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorCPU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorFUTiming_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_MinorOpClass.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_MinorOpClassSet.i -> _wrap.cc, .py
 [ SO SWIG] NSGigE -> ARM/python/m5/internal/param_NSGigE.i
 [    SWIG] ARM/python/m5/internal/param_NSGigE.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_MinorOpClass_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorOpClassSet_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_NativeTrace.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_NSGigE_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_NativeTrace_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_NetworkLink.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_NetworkLink_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_NetworkLink_d.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_NetworkLink_d_wrap.cc -> .o
 [ SO SWIG] NetworkTest -> ARM/python/m5/internal/param_NetworkTest.i
 [    SWIG] ARM/python/m5/internal/param_NetworkTest.i -> _wrap.cc, .py
 [ SO SWIG] NoncoherentXBar -> ARM/python/m5/internal/param_NoncoherentXBar.i
 [    SWIG] ARM/python/m5/internal/param_NoncoherentXBar.i -> _wrap.cc, .py
 [ SO SWIG] O3Checker -> ARM/python/m5/internal/param_O3Checker.i
 [    SWIG] ARM/python/m5/internal/param_O3Checker.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_OpDesc.i -> _wrap.cc, .py
 [ SO SWIG] PL031 -> ARM/python/m5/internal/param_PL031.i
 [    SWIG] ARM/python/m5/internal/param_PL031.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_NoncoherentXBar_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_NetworkTest_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_OpDesc_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_O3Checker_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_PL031_wrap.cc -> .o
 [ SO SWIG] PciConfigAll -> ARM/python/m5/internal/param_PciConfigAll.i
 [    SWIG] ARM/python/m5/internal/param_PciConfigAll.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_PciDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_PciConfigAll_wrap.cc -> .o
 [ SO SWIG] PciVirtIO -> ARM/python/m5/internal/param_PciVirtIO.i
 [ SO SWIG] VirtIODeviceBase -> ARM/python/m5/internal/param_VirtIODeviceBase.i
 [    SWIG] ARM/python/m5/internal/param_PciVirtIO.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_PciDevice_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_PciVirtIO_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_PioDevice.i -> _wrap.cc, .py
 [ SO SWIG] Pl011 -> ARM/python/m5/internal/param_Pl011.i
 [ SO SWIG] Uart -> ARM/python/m5/internal/param_Uart.i
 [ SO SWIG] Terminal -> ARM/python/m5/internal/param_Terminal.i
 [    SWIG] ARM/python/m5/internal/param_Pl011.i -> _wrap.cc, .py
 [ SO SWIG] Pl050 -> ARM/python/m5/internal/param_Pl050.i
 [    SWIG] ARM/python/m5/internal/param_Pl050.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_PioDevice_wrap.cc -> .o
 [ SO SWIG] Pl111 -> ARM/python/m5/internal/param_Pl111.i
 [    SWIG] ARM/python/m5/internal/param_Pl111.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Pl011_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl050_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl111_wrap.cc -> .o
 [ SO SWIG] Pl390 -> ARM/python/m5/internal/param_Pl390.i
 [    SWIG] ARM/python/m5/internal/param_Pl390.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_Platform.i -> _wrap.cc, .py
 [ SO SWIG] Prefetcher -> ARM/python/m5/internal/param_Prefetcher.i
 [    SWIG] ARM/python/m5/internal/param_Prefetcher.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Pl390_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Platform_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Prefetcher_wrap.cc -> .o
 [ SO SWIG] ProbeListenerObject -> ARM/python/m5/internal/param_ProbeListenerObject.i
 [    SWIG] ARM/python/m5/internal/param_ProbeListenerObject.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_Process.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_ProbeListenerObject_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Process_wrap.cc -> .o
 [ SO SWIG] QueuedPrefetcher -> ARM/python/m5/internal/param_QueuedPrefetcher.i
 [    SWIG] ARM/python/m5/internal/param_QueuedPrefetcher.i -> _wrap.cc, .py
 [ SO SWIG] RandomRepl -> ARM/python/m5/internal/param_RandomRepl.i
 [    SWIG] ARM/python/m5/internal/param_RandomRepl.i -> _wrap.cc, .py
 [ SO SWIG] RangeAddrMapper -> ARM/python/m5/internal/param_RangeAddrMapper.i
 [     CXX] ARM/python/m5/internal/param_RandomRepl_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RangeAddrMapper.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_QueuedPrefetcher_wrap.cc -> .o
 [ SO SWIG] RawDiskImage -> ARM/python/m5/internal/param_RawDiskImage.i
 [    SWIG] ARM/python/m5/internal/param_RawDiskImage.i -> _wrap.cc, .py
 [ SO SWIG] RealView -> ARM/python/m5/internal/param_RealView.i
 [    SWIG] ARM/python/m5/internal/param_RealView.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RangeAddrMapper_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RawDiskImage_wrap.cc -> .o
 [ SO SWIG] RealViewCtrl -> ARM/python/m5/internal/param_RealViewCtrl.i
 [    SWIG] ARM/python/m5/internal/param_RealViewCtrl.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RealView_wrap.cc -> .o
 [ SO SWIG] Root -> ARM/python/m5/internal/param_Root.i
 [    SWIG] ARM/python/m5/internal/param_Root.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RealViewCtrl_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Root_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubyCache.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyCache_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubyController.i -> _wrap.cc, .py
 [ SO SWIG] RubyDirectedTester -> ARM/python/m5/internal/param_RubyDirectedTester.i
 [    SWIG] ARM/python/m5/internal/param_RubyDirectedTester.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_RubyDirectoryMemory.i -> _wrap.cc, .py
 [ SO SWIG] RubyMemoryControl -> ARM/python/m5/internal/param_RubyMemoryControl.i
 [    SWIG] ARM/python/m5/internal/param_RubyMemoryControl.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyController_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubyNetwork.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyDirectoryMemory_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyMemoryControl_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyDirectedTester_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubyPort.i -> _wrap.cc, .py
 [ SO SWIG] RubyPortProxy -> ARM/python/m5/internal/param_RubyPortProxy.i
 [    SWIG] ARM/python/m5/internal/param_RubyPortProxy.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyNetwork_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyPort_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubySequencer.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyPortProxy_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubySequencer_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_RubySystem.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubySystem_wrap.cc -> .o
 [ SO SWIG] RubyTester -> ARM/python/m5/internal/param_RubyTester.i
 [    SWIG] ARM/python/m5/internal/param_RubyTester.i -> _wrap.cc, .py
 [ SO SWIG] RubyWireBuffer -> ARM/python/m5/internal/param_RubyWireBuffer.i
 [    SWIG] ARM/python/m5/internal/param_RubyWireBuffer.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_RubyTester_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyWireBuffer_wrap.cc -> .o
 [ SO SWIG] SeriesRequestGenerator -> ARM/python/m5/internal/param_SeriesRequestGenerator.i
 [    SWIG] ARM/python/m5/internal/param_SeriesRequestGenerator.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_SimObject.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SeriesRequestGenerator_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimObject_wrap.cc -> .o
 [ SO SWIG] SimPoint -> ARM/python/m5/internal/param_SimPoint.i
 [    SWIG] ARM/python/m5/internal/param_SimPoint.i -> _wrap.cc, .py
 [ SO SWIG] SimpleDisk -> ARM/python/m5/internal/param_SimpleDisk.i
 [    SWIG] ARM/python/m5/internal/param_SimpleDisk.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SimPoint_wrap.cc -> .o
 [ SO SWIG] SimpleExtLink -> ARM/python/m5/internal/param_SimpleExtLink.i
 [    SWIG] ARM/python/m5/internal/param_SimpleExtLink.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SimpleDisk_wrap.cc -> .o
 [ SO SWIG] SimpleIntLink -> ARM/python/m5/internal/param_SimpleIntLink.i
 [    SWIG] ARM/python/m5/internal/param_SimpleIntLink.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SimpleExtLink_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimpleIntLink_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_SimpleMemory.i -> _wrap.cc, .py
 [ SO SWIG] SimpleNetwork -> ARM/python/m5/internal/param_SimpleNetwork.i
 [    SWIG] ARM/python/m5/internal/param_SimpleNetwork.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SimpleMemory_wrap.cc -> .o
 [ SO SWIG] SimpleTrace -> ARM/python/m5/internal/param_SimpleTrace.i
 [    SWIG] ARM/python/m5/internal/param_SimpleTrace.i -> _wrap.cc, .py
 [ SO SWIG] Sinic -> ARM/python/m5/internal/param_Sinic.i
 [    SWIG] ARM/python/m5/internal/param_Sinic.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SimpleTrace_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimpleNetwork_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_SnoopFilter.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Sinic_wrap.cc -> .o
 [ SO SWIG] Sp804 -> ARM/python/m5/internal/param_Sp804.i
 [    SWIG] ARM/python/m5/internal/param_Sp804.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SnoopFilter_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Sp804_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_SrcClockDomain.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_StackDistCalc.i -> _wrap.cc, .py
 [ SO SWIG] StridePrefetcher -> ARM/python/m5/internal/param_StridePrefetcher.i
 [    SWIG] ARM/python/m5/internal/param_StridePrefetcher.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_StackDistCalc_wrap.cc -> .o
 [ SO SWIG] SubSystem -> ARM/python/m5/internal/param_SubSystem.i
 [    SWIG] ARM/python/m5/internal/param_SubSystem.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_SrcClockDomain_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SubSystem_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_StridePrefetcher_wrap.cc -> .o
 [ SO SWIG] Switch -> ARM/python/m5/internal/param_Switch.i
 [    SWIG] ARM/python/m5/internal/param_Switch.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Switch_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_System.i -> _wrap.cc, .py
 [ SO SWIG] TaggedPrefetcher -> ARM/python/m5/internal/param_TaggedPrefetcher.i
 [    SWIG] ARM/python/m5/internal/param_TaggedPrefetcher.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_Terminal.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_System_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TaggedPrefetcher_wrap.cc -> .o
 [ SO SWIG] TickedObject -> ARM/python/m5/internal/param_TickedObject.i
 [    SWIG] ARM/python/m5/internal/param_TimingExpr.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_TickedObject.i -> _wrap.cc, .py
 [ SO SWIG] TimingExprBin -> ARM/python/m5/internal/param_TimingExprBin.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprBin.i -> _wrap.cc, .py
 [ SO SWIG] TimingExprIf -> ARM/python/m5/internal/param_TimingExprIf.i
 [     CXX] ARM/python/m5/internal/param_Terminal_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_TimingExprIf.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TickedObject_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExpr_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprBin_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprIf_wrap.cc -> .o
 [ SO SWIG] TimingExprLet -> ARM/python/m5/internal/param_TimingExprLet.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprLet.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TimingExprLet_wrap.cc -> .o
 [ SO SWIG] TimingExprLiteral -> ARM/python/m5/internal/param_TimingExprLiteral.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprLiteral.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TimingExprLiteral_wrap.cc -> .o
 [ SO SWIG] TimingExprReadIntReg -> ARM/python/m5/internal/param_TimingExprReadIntReg.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprReadIntReg.i -> _wrap.cc, .py
 [ SO SWIG] TimingExprRef -> ARM/python/m5/internal/param_TimingExprRef.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprRef.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TimingExprReadIntReg_wrap.cc -> .o
 [ SO SWIG] TimingExprSrcReg -> ARM/python/m5/internal/param_TimingExprSrcReg.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprSrcReg.i -> _wrap.cc, .py
 [ SO SWIG] TimingExprUn -> ARM/python/m5/internal/param_TimingExprUn.i
 [    SWIG] ARM/python/m5/internal/param_TimingExprUn.i -> _wrap.cc, .py
 [ SO SWIG] TimingSimpleCPU -> ARM/python/m5/internal/param_TimingSimpleCPU.i
 [    SWIG] ARM/python/m5/internal/param_TimingSimpleCPU.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TimingExprRef_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprUn_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprSrcReg_wrap.cc -> .o
 [ SO SWIG] TournamentBP -> ARM/python/m5/internal/param_TournamentBP.i
 [    SWIG] ARM/python/m5/internal/param_TournamentBP.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TimingSimpleCPU_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TournamentBP_wrap.cc -> .o
 [ SO SWIG] TrafficGen -> ARM/python/m5/internal/param_TrafficGen.i
 [    SWIG] ARM/python/m5/internal/param_TrafficGen.i -> _wrap.cc, .py
 [ SO SWIG] UFSHostDevice -> ARM/python/m5/internal/param_UFSHostDevice.i
 [    SWIG] ARM/python/m5/internal/param_UFSHostDevice.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_TrafficGen_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_Uart.i -> _wrap.cc, .py
 [ SO SWIG] Uart8250 -> ARM/python/m5/internal/param_Uart8250.i
 [    SWIG] ARM/python/m5/internal/param_Uart8250.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_UFSHostDevice_wrap.cc -> .o
 [ SO SWIG] VGic -> ARM/python/m5/internal/param_VGic.i
 [    SWIG] ARM/python/m5/internal/param_VGic.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_Uart_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Uart8250_wrap.cc -> .o
 [ SO SWIG] VirtIO9PBase -> ARM/python/m5/internal/param_VirtIO9PBase.i
 [    SWIG] ARM/python/m5/internal/param_VirtIO9PBase.i -> _wrap.cc, .py
 [ SO SWIG] VirtIO9PDiod -> ARM/python/m5/internal/param_VirtIO9PDiod.i
 [ SO SWIG] VirtIO9PProxy -> ARM/python/m5/internal/param_VirtIO9PProxy.i
 [    SWIG] ARM/python/m5/internal/param_VirtIO9PDiod.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VGic_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIO9PBase_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIO9PDiod_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_VirtIO9PProxy.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VirtIO9PProxy_wrap.cc -> .o
 [ SO SWIG] VirtIO9PSocket -> ARM/python/m5/internal/param_VirtIO9PSocket.i
 [    SWIG] ARM/python/m5/internal/param_VirtIO9PSocket.i -> _wrap.cc, .py
 [ SO SWIG] VirtIOBlock -> ARM/python/m5/internal/param_VirtIOBlock.i
 [    SWIG] ARM/python/m5/internal/param_VirtIOBlock.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VirtIO9PSocket_wrap.cc -> .o
 [ SO SWIG] VirtIOConsole -> ARM/python/m5/internal/param_VirtIOConsole.i
 [    SWIG] ARM/python/m5/internal/param_VirtIOConsole.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VirtIOBlock_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_VirtIODeviceBase.i -> _wrap.cc, .py
 [    SWIG] ARM/python/m5/internal/param_VncInput.i -> _wrap.cc, .py
 [ SO SWIG] VncServer -> ARM/python/m5/internal/param_VncServer.i
 [    SWIG] ARM/python/m5/internal/param_VncServer.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VirtIOConsole_wrap.cc -> .o
 [    SWIG] ARM/python/m5/internal/param_VoltageDomain.i -> _wrap.cc, .py
 [     CXX] ARM/python/m5/internal/param_VncInput_wrap.cc -> .o
 [EMBED SW] core -> ARM/python/swig/core.i_init.cc
 [     CXX] ARM/python/swig/core.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIODeviceBase_wrap.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VncServer_wrap.cc -> .o
 [EMBED SW] debug -> ARM/python/swig/debug.i_init.cc
 [     CXX] ARM/python/swig/debug.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VoltageDomain_wrap.cc -> .o
 [EMBED SW] drain -> ARM/python/swig/drain.i_init.cc
 [     CXX] ARM/python/swig/drain.i_init.cc -> .o
 [EMBED SW] event -> ARM/python/swig/event.i_init.cc
 [     CXX] ARM/python/swig/event.i_init.cc -> .o
 [EMBED SW] pyobject -> ARM/python/swig/pyobject.i_init.cc
 [     CXX] ARM/python/swig/pyobject.i_init.cc -> .o
 [EMBED SW] range -> ARM/python/swig/range.i_init.cc
 [     CXX] ARM/python/swig/range.i_init.cc -> .o
 [EMBED SW] serialize -> ARM/python/swig/serialize.i_init.cc
 [     CXX] ARM/python/swig/serialize.i_init.cc -> .o
 [EMBED SW] stats -> ARM/python/swig/stats.i_init.cc
 [     CXX] ARM/python/swig/stats.i_init.cc -> .o
 [EMBED SW] trace -> ARM/python/swig/trace.i_init.cc
 [     CXX] ARM/python/swig/trace.i_init.cc -> .o
 [EMBED SW] AbstractMemory_vector -> ARM/python/m5/internal/AbstractMemory_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/AbstractMemory_vector.i_init.cc -> .o
 [EMBED SW] AbstractNVM_vector -> ARM/python/m5/internal/AbstractNVM_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/AbstractNVM_vector.i_init.cc -> .o
 [EMBED SW] AddrRange_vector -> ARM/python/m5/internal/AddrRange_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/AddrRange_vector.i_init.cc -> .o
 [EMBED SW] ArmISA_vector -> ARM/python/m5/internal/ArmISA_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/ArmISA_vector.i_init.cc -> .o
 [EMBED SW] BasicExtLink_vector -> ARM/python/m5/internal/BasicExtLink_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/BasicExtLink_vector.i_init.cc -> .o
 [EMBED SW] BasicIntLink_vector -> ARM/python/m5/internal/BasicIntLink_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/BasicIntLink_vector.i_init.cc -> .o
 [EMBED SW] BasicRouter_vector -> ARM/python/m5/internal/BasicRouter_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/BasicRouter_vector.i_init.cc -> .o
 [EMBED SW] Clock_vector -> ARM/python/m5/internal/Clock_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Clock_vector.i_init.cc -> .o
 [EMBED SW] ClockedObject_vector -> ARM/python/m5/internal/ClockedObject_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/ClockedObject_vector.i_init.cc -> .o
 [EMBED SW] Counter_vector -> ARM/python/m5/internal/Counter_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Counter_vector.i_init.cc -> .o
 [EMBED SW] CreditLink_d_vector -> ARM/python/m5/internal/CreditLink_d_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/CreditLink_d_vector.i_init.cc -> .o
 [EMBED SW] Cycles_vector -> ARM/python/m5/internal/Cycles_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Cycles_vector.i_init.cc -> .o
 [EMBED SW] DiskImage_vector -> ARM/python/m5/internal/DiskImage_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/DiskImage_vector.i_init.cc -> .o
 [EMBED SW] EmulatedDriver_vector -> ARM/python/m5/internal/EmulatedDriver_vector.i_init.cc
 [EMBED SW] FUDesc_vector -> ARM/python/m5/internal/FUDesc_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/FUDesc_vector.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/EmulatedDriver_vector.i_init.cc -> .o
 [EMBED SW] Float_vector -> ARM/python/m5/internal/Float_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Float_vector.i_init.cc -> .o
 [EMBED SW] Gicv2mFrame_vector -> ARM/python/m5/internal/Gicv2mFrame_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Gicv2mFrame_vector.i_init.cc -> .o
 [EMBED SW] I2CDevice_vector -> ARM/python/m5/internal/I2CDevice_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/I2CDevice_vector.i_init.cc -> .o
 [EMBED SW] IdeDisk_vector -> ARM/python/m5/internal/IdeDisk_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/IdeDisk_vector.i_init.cc -> .o
 [EMBED SW] Int_vector -> ARM/python/m5/internal/Int_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Int_vector.i_init.cc -> .o
 [EMBED SW] MinorFU_vector -> ARM/python/m5/internal/MinorFU_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/MinorFU_vector.i_init.cc -> .o
 [EMBED SW] MinorFUTiming_vector -> ARM/python/m5/internal/MinorFUTiming_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/MinorFUTiming_vector.i_init.cc -> .o
 [EMBED SW] MinorOpClass_vector -> ARM/python/m5/internal/MinorOpClass_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/MinorOpClass_vector.i_init.cc -> .o
 [EMBED SW] NetworkLink_vector -> ARM/python/m5/internal/NetworkLink_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/NetworkLink_vector.i_init.cc -> .o
 [EMBED SW] NetworkLink_d_vector -> ARM/python/m5/internal/NetworkLink_d_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/NetworkLink_d_vector.i_init.cc -> .o
 [EMBED SW] OpDesc_vector -> ARM/python/m5/internal/OpDesc_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/OpDesc_vector.i_init.cc -> .o
 [EMBED SW] Process_vector -> ARM/python/m5/internal/Process_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Process_vector.i_init.cc -> .o
 [EMBED SW] SrcClockDomain_vector -> ARM/python/m5/internal/SrcClockDomain_vector.i_init.cc
 [EMBED SW] String_vector -> ARM/python/m5/internal/String_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/String_vector.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/SrcClockDomain_vector.i_init.cc -> .o
 [EMBED SW] TimingExpr_vector -> ARM/python/m5/internal/TimingExpr_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/TimingExpr_vector.i_init.cc -> .o
 [EMBED SW] Unsigned_vector -> ARM/python/m5/internal/Unsigned_vector.i_init.cc
 [EMBED SW] Voltage_vector -> ARM/python/m5/internal/Voltage_vector.i_init.cc
 [     CXX] ARM/python/m5/internal/Voltage_vector.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/Unsigned_vector.i_init.cc -> .o
 [EMBED SW] enum_AddrMap -> ARM/python/m5/internal/enum_AddrMap.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_AddrMap.i_init.cc -> .o
 [EMBED SW] enum_ArmMachineType -> ARM/python/m5/internal/enum_ArmMachineType.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_ArmMachineType.i_init.cc -> .o
 [EMBED SW] enum_DataDistribution -> ARM/python/m5/internal/enum_DataDistribution.i_init.cc
 [EMBED SW] enum_Enum -> ARM/python/m5/internal/enum_Enum.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_Enum.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_DataDistribution.i_init.cc -> .o
 [EMBED SW] enum_IdeID -> ARM/python/m5/internal/enum_IdeID.i_init.cc
 [EMBED SW] enum_MemSched -> ARM/python/m5/internal/enum_MemSched.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_MemSched.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_IdeID.i_init.cc -> .o
 [EMBED SW] enum_MemoryMode -> ARM/python/m5/internal/enum_MemoryMode.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_MemoryMode.i_init.cc -> .o
 [EMBED SW] enum_OpClass -> ARM/python/m5/internal/enum_OpClass.i_init.cc
 [EMBED SW] enum_PageManage -> ARM/python/m5/internal/enum_PageManage.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_PageManage.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_OpClass.i_init.cc -> .o
 [EMBED SW] enum_StaticInstFlags -> ARM/python/m5/internal/enum_StaticInstFlags.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_StaticInstFlags.i_init.cc -> .o
 [EMBED SW] enum_TimingExprOp -> ARM/python/m5/internal/enum_TimingExprOp.i_init.cc
 [     CXX] ARM/python/m5/internal/enum_TimingExprOp.i_init.cc -> .o
 [EMBED SW] param_A9SCU -> ARM/python/m5/internal/param_A9SCU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_A9SCU.i_init.cc -> .o
 [EMBED SW] param_AbstractMemory -> ARM/python/m5/internal/param_AbstractMemory.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AbstractMemory.i_init.cc -> .o
 [EMBED SW] param_AbstractNVM -> ARM/python/m5/internal/param_AbstractNVM.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AbstractNVM.i_init.cc -> .o
 [EMBED SW] param_AddrMapper -> ARM/python/m5/internal/param_AddrMapper.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AddrMapper.i_init.cc -> .o
 [EMBED SW] param_AmbaDmaDevice -> ARM/python/m5/internal/param_AmbaDmaDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AmbaDmaDevice.i_init.cc -> .o
 [EMBED SW] param_AmbaFake -> ARM/python/m5/internal/param_AmbaFake.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AmbaFake.i_init.cc -> .o
 [EMBED SW] param_AmbaIntDevice -> ARM/python/m5/internal/param_AmbaIntDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AmbaIntDevice.i_init.cc -> .o
 [EMBED SW] param_AmbaPioDevice -> ARM/python/m5/internal/param_AmbaPioDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AmbaPioDevice.i_init.cc -> .o
 [EMBED SW] param_ArmISA -> ARM/python/m5/internal/param_ArmISA.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmISA.i_init.cc -> .o
 [EMBED SW] param_ArmInterrupts -> ARM/python/m5/internal/param_ArmInterrupts.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmInterrupts.i_init.cc -> .o
 [EMBED SW] param_ArmNativeTrace -> ARM/python/m5/internal/param_ArmNativeTrace.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmNativeTrace.i_init.cc -> .o
 [EMBED SW] param_ArmPMU -> ARM/python/m5/internal/param_ArmPMU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmPMU.i_init.cc -> .o
 [EMBED SW] param_ArmStage2MMU -> ARM/python/m5/internal/param_ArmStage2MMU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmStage2MMU.i_init.cc -> .o
 [EMBED SW] param_ArmSystem -> ARM/python/m5/internal/param_ArmSystem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmSystem.i_init.cc -> .o
 [EMBED SW] param_ArmTLB -> ARM/python/m5/internal/param_ArmTLB.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmTLB.i_init.cc -> .o
 [EMBED SW] param_ArmTableWalker -> ARM/python/m5/internal/param_ArmTableWalker.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ArmTableWalker.i_init.cc -> .o
 [EMBED SW] param_AtomicSimpleCPU -> ARM/python/m5/internal/param_AtomicSimpleCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_AtomicSimpleCPU.i_init.cc -> .o
 [EMBED SW] param_BadDevice -> ARM/python/m5/internal/param_BadDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BadDevice.i_init.cc -> .o
 [EMBED SW] param_BaseCPU -> ARM/python/m5/internal/param_BaseCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseCPU.i_init.cc -> .o
 [EMBED SW] param_BaseCache -> ARM/python/m5/internal/param_BaseCache.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseCache.i_init.cc -> .o
 [EMBED SW] param_BaseGarnetNetwork -> ARM/python/m5/internal/param_BaseGarnetNetwork.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseGarnetNetwork.i_init.cc -> .o
 [EMBED SW] param_BaseGic -> ARM/python/m5/internal/param_BaseGic.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseGic.i_init.cc -> .o
 [EMBED SW] param_BasePrefetcher -> ARM/python/m5/internal/param_BasePrefetcher.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasePrefetcher.i_init.cc -> .o
 [EMBED SW] param_BaseSetAssoc -> ARM/python/m5/internal/param_BaseSetAssoc.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseSetAssoc.i_init.cc -> .o
 [EMBED SW] param_BaseSimpleCPU -> ARM/python/m5/internal/param_BaseSimpleCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseSimpleCPU.i_init.cc -> .o
 [EMBED SW] param_BaseTLB -> ARM/python/m5/internal/param_BaseTLB.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseTLB.i_init.cc -> .o
 [EMBED SW] param_BaseTags -> ARM/python/m5/internal/param_BaseTags.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseTags.i_init.cc -> .o
 [EMBED SW] param_BaseXBar -> ARM/python/m5/internal/param_BaseXBar.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BaseXBar.i_init.cc -> .o
 [EMBED SW] param_BasicExtLink -> ARM/python/m5/internal/param_BasicExtLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasicExtLink.i_init.cc -> .o
 [EMBED SW] param_BasicIntLink -> ARM/python/m5/internal/param_BasicIntLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasicIntLink.i_init.cc -> .o
 [EMBED SW] param_BasicLink -> ARM/python/m5/internal/param_BasicLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasicLink.i_init.cc -> .o
 [EMBED SW] param_BasicPioDevice -> ARM/python/m5/internal/param_BasicPioDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasicPioDevice.i_init.cc -> .o
 [EMBED SW] param_BasicRouter -> ARM/python/m5/internal/param_BasicRouter.i_init.cc
 [EMBED SW] param_BiModeBP -> ARM/python/m5/internal/param_BiModeBP.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BasicRouter.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BiModeBP.i_init.cc -> .o
 [EMBED SW] param_BranchPredictor -> ARM/python/m5/internal/param_BranchPredictor.i_init.cc
 [     CXX] ARM/python/m5/internal/param_BranchPredictor.i_init.cc -> .o
 [EMBED SW] param_Bridge -> ARM/python/m5/internal/param_Bridge.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Bridge.i_init.cc -> .o
 [EMBED SW] param_CheckerCPU -> ARM/python/m5/internal/param_CheckerCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CheckerCPU.i_init.cc -> .o
 [EMBED SW] param_ClockDomain -> ARM/python/m5/internal/param_ClockDomain.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ClockDomain.i_init.cc -> .o
 [EMBED SW] param_ClockedObject -> ARM/python/m5/internal/param_ClockedObject.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ClockedObject.i_init.cc -> .o
 [EMBED SW] param_CoherentXBar -> ARM/python/m5/internal/param_CoherentXBar.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CoherentXBar.i_init.cc -> .o
 [EMBED SW] param_CommMonitor -> ARM/python/m5/internal/param_CommMonitor.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CommMonitor.i_init.cc -> .o
 [EMBED SW] param_CopyEngine -> ARM/python/m5/internal/param_CopyEngine.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CopyEngine.i_init.cc -> .o
 [EMBED SW] param_CowDiskImage -> ARM/python/m5/internal/param_CowDiskImage.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CowDiskImage.i_init.cc -> .o
 [EMBED SW] param_CpuLocalTimer -> ARM/python/m5/internal/param_CpuLocalTimer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CpuLocalTimer.i_init.cc -> .o
 [EMBED SW] param_CreditLink_d -> ARM/python/m5/internal/param_CreditLink_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_CreditLink_d.i_init.cc -> .o
 [EMBED SW] param_DMASequencer -> ARM/python/m5/internal/param_DMASequencer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DMASequencer.i_init.cc -> .o
 [EMBED SW] param_DMA_Controller -> ARM/python/m5/internal/param_DMA_Controller.i_init.cc
 [EMBED SW] param_DRAMCtrl -> ARM/python/m5/internal/param_DRAMCtrl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DMA_Controller.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DRAMCtrl.i_init.cc -> .o
 [EMBED SW] param_DVFSHandler -> ARM/python/m5/internal/param_DVFSHandler.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DVFSHandler.i_init.cc -> .o
 [EMBED SW] param_DerivO3CPU -> ARM/python/m5/internal/param_DerivO3CPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DerivO3CPU.i_init.cc -> .o
 [EMBED SW] param_DerivedClockDomain -> ARM/python/m5/internal/param_DerivedClockDomain.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DerivedClockDomain.i_init.cc -> .o
 [EMBED SW] param_DirectedGenerator -> ARM/python/m5/internal/param_DirectedGenerator.i_init.cc
 [EMBED SW] param_Directory_Controller -> ARM/python/m5/internal/param_Directory_Controller.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Directory_Controller.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DirectedGenerator.i_init.cc -> .o
 [EMBED SW] param_DiskImage -> ARM/python/m5/internal/param_DiskImage.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DiskImage.i_init.cc -> .o
 [EMBED SW] param_DmaDevice -> ARM/python/m5/internal/param_DmaDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DmaDevice.i_init.cc -> .o
 [EMBED SW] param_DummyChecker -> ARM/python/m5/internal/param_DummyChecker.i_init.cc
 [     CXX] ARM/python/m5/internal/param_DummyChecker.i_init.cc -> .o
 [EMBED SW] param_EmulatedDriver -> ARM/python/m5/internal/param_EmulatedDriver.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EmulatedDriver.i_init.cc -> .o
 [EMBED SW] param_EnergyCtrl -> ARM/python/m5/internal/param_EnergyCtrl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EnergyCtrl.i_init.cc -> .o
 [EMBED SW] param_EtherBus -> ARM/python/m5/internal/param_EtherBus.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherBus.i_init.cc -> .o
 [EMBED SW] param_EtherDevBase -> ARM/python/m5/internal/param_EtherDevBase.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherDevBase.i_init.cc -> .o
 [EMBED SW] param_EtherDevice -> ARM/python/m5/internal/param_EtherDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherDevice.i_init.cc -> .o
 [EMBED SW] param_EtherDump -> ARM/python/m5/internal/param_EtherDump.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherDump.i_init.cc -> .o
 [EMBED SW] param_EtherLink -> ARM/python/m5/internal/param_EtherLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherLink.i_init.cc -> .o
 [EMBED SW] param_EtherObject -> ARM/python/m5/internal/param_EtherObject.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherObject.i_init.cc -> .o
 [EMBED SW] param_EtherTap -> ARM/python/m5/internal/param_EtherTap.i_init.cc
 [     CXX] ARM/python/m5/internal/param_EtherTap.i_init.cc -> .o
 [EMBED SW] param_ExeTracer -> ARM/python/m5/internal/param_ExeTracer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ExeTracer.i_init.cc -> .o
 [EMBED SW] param_ExternalMaster -> ARM/python/m5/internal/param_ExternalMaster.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ExternalMaster.i_init.cc -> .o
 [EMBED SW] param_ExternalSlave -> ARM/python/m5/internal/param_ExternalSlave.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ExternalSlave.i_init.cc -> .o
 [EMBED SW] param_FALRU -> ARM/python/m5/internal/param_FALRU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_FALRU.i_init.cc -> .o
 [EMBED SW] param_FUDesc -> ARM/python/m5/internal/param_FUDesc.i_init.cc
 [     CXX] ARM/python/m5/internal/param_FUDesc.i_init.cc -> .o
 [EMBED SW] param_FUPool -> ARM/python/m5/internal/param_FUPool.i_init.cc
 [     CXX] ARM/python/m5/internal/param_FUPool.i_init.cc -> .o
 [EMBED SW] param_FaultModel -> ARM/python/m5/internal/param_FaultModel.i_init.cc
 [     CXX] ARM/python/m5/internal/param_FaultModel.i_init.cc -> .o
 [EMBED SW] param_FlashDevice -> ARM/python/m5/internal/param_FlashDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_FlashDevice.i_init.cc -> .o
 [EMBED SW] param_FreebsdArmSystem -> ARM/python/m5/internal/param_FreebsdArmSystem.i_init.cc
 [EMBED SW] param_GarnetExtLink -> ARM/python/m5/internal/param_GarnetExtLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FreebsdArmSystem.i_init.cc -> .o
 [EMBED SW] param_GarnetExtLink_d -> ARM/python/m5/internal/param_GarnetExtLink_d.i_init.cc
 [EMBED SW] param_GarnetIntLink -> ARM/python/m5/internal/param_GarnetIntLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink_d.i_init.cc -> .o
 [EMBED SW] param_GarnetIntLink_d -> ARM/python/m5/internal/param_GarnetIntLink_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink_d.i_init.cc -> .o
 [EMBED SW] param_GarnetNetwork -> ARM/python/m5/internal/param_GarnetNetwork.i_init.cc
 [EMBED SW] param_GarnetNetworkInterface -> ARM/python/m5/internal/param_GarnetNetworkInterface.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface.i_init.cc -> .o
 [EMBED SW] param_GarnetNetworkInterface_d -> ARM/python/m5/internal/param_GarnetNetworkInterface_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface_d.i_init.cc -> .o
 [EMBED SW] param_GarnetNetwork_d -> ARM/python/m5/internal/param_GarnetNetwork_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork_d.i_init.cc -> .o
 [EMBED SW] param_GarnetRouter -> ARM/python/m5/internal/param_GarnetRouter.i_init.cc
 [EMBED SW] param_GarnetRouter_d -> ARM/python/m5/internal/param_GarnetRouter_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GarnetRouter.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetRouter_d.i_init.cc -> .o
 [EMBED SW] param_GenericArmSystem -> ARM/python/m5/internal/param_GenericArmSystem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GenericArmSystem.i_init.cc -> .o
 [EMBED SW] param_GenericTimer -> ARM/python/m5/internal/param_GenericTimer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GenericTimer.i_init.cc -> .o
 [EMBED SW] param_GenericTimerMem -> ARM/python/m5/internal/param_GenericTimerMem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_GenericTimerMem.i_init.cc -> .o
 [EMBED SW] param_Gicv2m -> ARM/python/m5/internal/param_Gicv2m.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Gicv2m.i_init.cc -> .o
 [EMBED SW] param_Gicv2mFrame -> ARM/python/m5/internal/param_Gicv2mFrame.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Gicv2mFrame.i_init.cc -> .o
 [EMBED SW] param_HDLcd -> ARM/python/m5/internal/param_HDLcd.i_init.cc
 [EMBED SW] param_I2CBus -> ARM/python/m5/internal/param_I2CBus.i_init.cc
 [     CXX] ARM/python/m5/internal/param_HDLcd.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_I2CBus.i_init.cc -> .o
 [EMBED SW] param_I2CDevice -> ARM/python/m5/internal/param_I2CDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_I2CDevice.i_init.cc -> .o
 [EMBED SW] param_IGbE -> ARM/python/m5/internal/param_IGbE.i_init.cc
 [     CXX] ARM/python/m5/internal/param_IGbE.i_init.cc -> .o
 [EMBED SW] param_IdeController -> ARM/python/m5/internal/param_IdeController.i_init.cc
 [     CXX] ARM/python/m5/internal/param_IdeController.i_init.cc -> .o
 [EMBED SW] param_IdeDisk -> ARM/python/m5/internal/param_IdeDisk.i_init.cc
 [     CXX] ARM/python/m5/internal/param_IdeDisk.i_init.cc -> .o
 [EMBED SW] param_InstPBTrace -> ARM/python/m5/internal/param_InstPBTrace.i_init.cc
 [EMBED SW] param_InstTracer -> ARM/python/m5/internal/param_InstTracer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_InstPBTrace.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_InstTracer.i_init.cc -> .o
 [EMBED SW] param_IntelTrace -> ARM/python/m5/internal/param_IntelTrace.i_init.cc
 [     CXX] ARM/python/m5/internal/param_IntelTrace.i_init.cc -> .o
 [EMBED SW] param_IntrControl -> ARM/python/m5/internal/param_IntrControl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_IntrControl.i_init.cc -> .o
 [EMBED SW] param_InvalidateGenerator -> ARM/python/m5/internal/param_InvalidateGenerator.i_init.cc
 [EMBED SW] param_IsaFake -> ARM/python/m5/internal/param_IsaFake.i_init.cc
 [     CXX] ARM/python/m5/internal/param_InvalidateGenerator.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IsaFake.i_init.cc -> .o
 [EMBED SW] param_L1Cache_Controller -> ARM/python/m5/internal/param_L1Cache_Controller.i_init.cc
 [     CXX] ARM/python/m5/internal/param_L1Cache_Controller.i_init.cc -> .o
 [EMBED SW] param_LRU -> ARM/python/m5/internal/param_LRU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_LRU.i_init.cc -> .o
 [EMBED SW] param_LinuxArmSystem -> ARM/python/m5/internal/param_LinuxArmSystem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_LinuxArmSystem.i_init.cc -> .o
 [EMBED SW] param_LiveProcess -> ARM/python/m5/internal/param_LiveProcess.i_init.cc
 [     CXX] ARM/python/m5/internal/param_LiveProcess.i_init.cc -> .o
 [EMBED SW] param_LocalBP -> ARM/python/m5/internal/param_LocalBP.i_init.cc
 [     CXX] ARM/python/m5/internal/param_LocalBP.i_init.cc -> .o
 [EMBED SW] param_MemChecker -> ARM/python/m5/internal/param_MemChecker.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MemChecker.i_init.cc -> .o
 [EMBED SW] param_MemCheckerMonitor -> ARM/python/m5/internal/param_MemCheckerMonitor.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MemCheckerMonitor.i_init.cc -> .o
 [EMBED SW] param_MemObject -> ARM/python/m5/internal/param_MemObject.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MemObject.i_init.cc -> .o
 [EMBED SW] param_MemTest -> ARM/python/m5/internal/param_MemTest.i_init.cc
 [EMBED SW] param_MinorCPU -> ARM/python/m5/internal/param_MinorCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MemTest.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorCPU.i_init.cc -> .o
 [EMBED SW] param_MinorFU -> ARM/python/m5/internal/param_MinorFU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MinorFU.i_init.cc -> .o
 [EMBED SW] param_MinorFUPool -> ARM/python/m5/internal/param_MinorFUPool.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MinorFUPool.i_init.cc -> .o
 [EMBED SW] param_MinorFUTiming -> ARM/python/m5/internal/param_MinorFUTiming.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MinorFUTiming.i_init.cc -> .o
 [EMBED SW] param_MinorOpClass -> ARM/python/m5/internal/param_MinorOpClass.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MinorOpClass.i_init.cc -> .o
 [EMBED SW] param_MinorOpClassSet -> ARM/python/m5/internal/param_MinorOpClassSet.i_init.cc
 [     CXX] ARM/python/m5/internal/param_MinorOpClassSet.i_init.cc -> .o
 [EMBED SW] param_NSGigE -> ARM/python/m5/internal/param_NSGigE.i_init.cc
 [     CXX] ARM/python/m5/internal/param_NSGigE.i_init.cc -> .o
 [EMBED SW] param_NativeTrace -> ARM/python/m5/internal/param_NativeTrace.i_init.cc
 [EMBED SW] param_NetworkLink -> ARM/python/m5/internal/param_NetworkLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_NetworkLink.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_NativeTrace.i_init.cc -> .o
 [EMBED SW] param_NetworkLink_d -> ARM/python/m5/internal/param_NetworkLink_d.i_init.cc
 [     CXX] ARM/python/m5/internal/param_NetworkLink_d.i_init.cc -> .o
 [EMBED SW] param_NetworkTest -> ARM/python/m5/internal/param_NetworkTest.i_init.cc
 [     CXX] ARM/python/m5/internal/param_NetworkTest.i_init.cc -> .o
 [EMBED SW] param_NoncoherentXBar -> ARM/python/m5/internal/param_NoncoherentXBar.i_init.cc
 [     CXX] ARM/python/m5/internal/param_NoncoherentXBar.i_init.cc -> .o
 [EMBED SW] param_O3Checker -> ARM/python/m5/internal/param_O3Checker.i_init.cc
 [     CXX] ARM/python/m5/internal/param_O3Checker.i_init.cc -> .o
 [EMBED SW] param_OpDesc -> ARM/python/m5/internal/param_OpDesc.i_init.cc
 [     CXX] ARM/python/m5/internal/param_OpDesc.i_init.cc -> .o
 [EMBED SW] param_PL031 -> ARM/python/m5/internal/param_PL031.i_init.cc
 [EMBED SW] param_PciConfigAll -> ARM/python/m5/internal/param_PciConfigAll.i_init.cc
 [     CXX] ARM/python/m5/internal/param_PciConfigAll.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_PL031.i_init.cc -> .o
 [EMBED SW] param_PciDevice -> ARM/python/m5/internal/param_PciDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_PciDevice.i_init.cc -> .o
 [EMBED SW] param_PciVirtIO -> ARM/python/m5/internal/param_PciVirtIO.i_init.cc
 [     CXX] ARM/python/m5/internal/param_PciVirtIO.i_init.cc -> .o
 [EMBED SW] param_PioDevice -> ARM/python/m5/internal/param_PioDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_PioDevice.i_init.cc -> .o
 [EMBED SW] param_Pl011 -> ARM/python/m5/internal/param_Pl011.i_init.cc
 [EMBED SW] param_Pl050 -> ARM/python/m5/internal/param_Pl050.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Pl050.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl011.i_init.cc -> .o
 [EMBED SW] param_Pl111 -> ARM/python/m5/internal/param_Pl111.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Pl111.i_init.cc -> .o
 [EMBED SW] param_Pl390 -> ARM/python/m5/internal/param_Pl390.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Pl390.i_init.cc -> .o
 [EMBED SW] param_Platform -> ARM/python/m5/internal/param_Platform.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Platform.i_init.cc -> .o
 [EMBED SW] param_Prefetcher -> ARM/python/m5/internal/param_Prefetcher.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Prefetcher.i_init.cc -> .o
 [EMBED SW] param_ProbeListenerObject -> ARM/python/m5/internal/param_ProbeListenerObject.i_init.cc
 [     CXX] ARM/python/m5/internal/param_ProbeListenerObject.i_init.cc -> .o
 [EMBED SW] param_Process -> ARM/python/m5/internal/param_Process.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Process.i_init.cc -> .o
 [EMBED SW] param_QueuedPrefetcher -> ARM/python/m5/internal/param_QueuedPrefetcher.i_init.cc
 [EMBED SW] param_RandomRepl -> ARM/python/m5/internal/param_RandomRepl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_QueuedPrefetcher.i_init.cc -> .o
 [EMBED SW] param_RangeAddrMapper -> ARM/python/m5/internal/param_RangeAddrMapper.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RangeAddrMapper.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RandomRepl.i_init.cc -> .o
 [EMBED SW] param_RawDiskImage -> ARM/python/m5/internal/param_RawDiskImage.i_init.cc
 [EMBED SW] param_RealView -> ARM/python/m5/internal/param_RealView.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RealView.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RawDiskImage.i_init.cc -> .o
 [EMBED SW] param_RealViewCtrl -> ARM/python/m5/internal/param_RealViewCtrl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RealViewCtrl.i_init.cc -> .o
 [EMBED SW] param_Root -> ARM/python/m5/internal/param_Root.i_init.cc
 [EMBED SW] param_RubyCache -> ARM/python/m5/internal/param_RubyCache.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyCache.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Root.i_init.cc -> .o
 [EMBED SW] param_RubyController -> ARM/python/m5/internal/param_RubyController.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyController.i_init.cc -> .o
 [EMBED SW] param_RubyDirectedTester -> ARM/python/m5/internal/param_RubyDirectedTester.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyDirectedTester.i_init.cc -> .o
 [EMBED SW] param_RubyDirectoryMemory -> ARM/python/m5/internal/param_RubyDirectoryMemory.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyDirectoryMemory.i_init.cc -> .o
 [EMBED SW] param_RubyMemoryControl -> ARM/python/m5/internal/param_RubyMemoryControl.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyMemoryControl.i_init.cc -> .o
 [EMBED SW] param_RubyNetwork -> ARM/python/m5/internal/param_RubyNetwork.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyNetwork.i_init.cc -> .o
 [EMBED SW] param_RubyPort -> ARM/python/m5/internal/param_RubyPort.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyPort.i_init.cc -> .o
 [EMBED SW] param_RubyPortProxy -> ARM/python/m5/internal/param_RubyPortProxy.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyPortProxy.i_init.cc -> .o
 [EMBED SW] param_RubySequencer -> ARM/python/m5/internal/param_RubySequencer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubySequencer.i_init.cc -> .o
 [EMBED SW] param_RubySystem -> ARM/python/m5/internal/param_RubySystem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubySystem.i_init.cc -> .o
 [EMBED SW] param_RubyTester -> ARM/python/m5/internal/param_RubyTester.i_init.cc
 [EMBED SW] param_RubyWireBuffer -> ARM/python/m5/internal/param_RubyWireBuffer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_RubyWireBuffer.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyTester.i_init.cc -> .o
 [EMBED SW] param_SeriesRequestGenerator -> ARM/python/m5/internal/param_SeriesRequestGenerator.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SeriesRequestGenerator.i_init.cc -> .o
 [EMBED SW] param_SimObject -> ARM/python/m5/internal/param_SimObject.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimObject.i_init.cc -> .o
 [EMBED SW] param_SimPoint -> ARM/python/m5/internal/param_SimPoint.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimPoint.i_init.cc -> .o
 [EMBED SW] param_SimpleDisk -> ARM/python/m5/internal/param_SimpleDisk.i_init.cc
 [EMBED SW] param_SimpleExtLink -> ARM/python/m5/internal/param_SimpleExtLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimpleDisk.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimpleExtLink.i_init.cc -> .o
 [EMBED SW] param_SimpleIntLink -> ARM/python/m5/internal/param_SimpleIntLink.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimpleIntLink.i_init.cc -> .o
 [EMBED SW] param_SimpleMemory -> ARM/python/m5/internal/param_SimpleMemory.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimpleMemory.i_init.cc -> .o
 [EMBED SW] param_SimpleNetwork -> ARM/python/m5/internal/param_SimpleNetwork.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimpleNetwork.i_init.cc -> .o
 [EMBED SW] param_SimpleTrace -> ARM/python/m5/internal/param_SimpleTrace.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SimpleTrace.i_init.cc -> .o
 [EMBED SW] param_Sinic -> ARM/python/m5/internal/param_Sinic.i_init.cc
 [EMBED SW] param_SnoopFilter -> ARM/python/m5/internal/param_SnoopFilter.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Sinic.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SnoopFilter.i_init.cc -> .o
 [EMBED SW] param_Sp804 -> ARM/python/m5/internal/param_Sp804.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Sp804.i_init.cc -> .o
 [EMBED SW] param_SrcClockDomain -> ARM/python/m5/internal/param_SrcClockDomain.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SrcClockDomain.i_init.cc -> .o
 [EMBED SW] param_StackDistCalc -> ARM/python/m5/internal/param_StackDistCalc.i_init.cc
 [     CXX] ARM/python/m5/internal/param_StackDistCalc.i_init.cc -> .o
 [EMBED SW] param_StridePrefetcher -> ARM/python/m5/internal/param_StridePrefetcher.i_init.cc
 [     CXX] ARM/python/m5/internal/param_StridePrefetcher.i_init.cc -> .o
 [EMBED SW] param_SubSystem -> ARM/python/m5/internal/param_SubSystem.i_init.cc
 [     CXX] ARM/python/m5/internal/param_SubSystem.i_init.cc -> .o
 [EMBED SW] param_Switch -> ARM/python/m5/internal/param_Switch.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Switch.i_init.cc -> .o
 [EMBED SW] param_System -> ARM/python/m5/internal/param_System.i_init.cc
 [     CXX] ARM/python/m5/internal/param_System.i_init.cc -> .o
 [EMBED SW] param_TaggedPrefetcher -> ARM/python/m5/internal/param_TaggedPrefetcher.i_init.cc
 [EMBED SW] param_Terminal -> ARM/python/m5/internal/param_Terminal.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TaggedPrefetcher.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Terminal.i_init.cc -> .o
 [EMBED SW] param_TickedObject -> ARM/python/m5/internal/param_TickedObject.i_init.cc
 [EMBED SW] param_TimingExpr -> ARM/python/m5/internal/param_TimingExpr.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExpr.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TickedObject.i_init.cc -> .o
 [EMBED SW] param_TimingExprBin -> ARM/python/m5/internal/param_TimingExprBin.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprBin.i_init.cc -> .o
 [EMBED SW] param_TimingExprIf -> ARM/python/m5/internal/param_TimingExprIf.i_init.cc
 [EMBED SW] param_TimingExprLet -> ARM/python/m5/internal/param_TimingExprLet.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprLet.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprIf.i_init.cc -> .o
 [EMBED SW] param_TimingExprLiteral -> ARM/python/m5/internal/param_TimingExprLiteral.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprLiteral.i_init.cc -> .o
 [EMBED SW] param_TimingExprReadIntReg -> ARM/python/m5/internal/param_TimingExprReadIntReg.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprReadIntReg.i_init.cc -> .o
 [EMBED SW] param_TimingExprRef -> ARM/python/m5/internal/param_TimingExprRef.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprRef.i_init.cc -> .o
 [EMBED SW] param_TimingExprSrcReg -> ARM/python/m5/internal/param_TimingExprSrcReg.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprSrcReg.i_init.cc -> .o
 [EMBED SW] param_TimingExprUn -> ARM/python/m5/internal/param_TimingExprUn.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingExprUn.i_init.cc -> .o
 [EMBED SW] param_TimingSimpleCPU -> ARM/python/m5/internal/param_TimingSimpleCPU.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TimingSimpleCPU.i_init.cc -> .o
 [EMBED SW] param_TournamentBP -> ARM/python/m5/internal/param_TournamentBP.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TournamentBP.i_init.cc -> .o
 [EMBED SW] param_TrafficGen -> ARM/python/m5/internal/param_TrafficGen.i_init.cc
 [EMBED SW] param_UFSHostDevice -> ARM/python/m5/internal/param_UFSHostDevice.i_init.cc
 [     CXX] ARM/python/m5/internal/param_TrafficGen.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_UFSHostDevice.i_init.cc -> .o
 [EMBED SW] param_Uart -> ARM/python/m5/internal/param_Uart.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Uart.i_init.cc -> .o
 [EMBED SW] param_Uart8250 -> ARM/python/m5/internal/param_Uart8250.i_init.cc
 [     CXX] ARM/python/m5/internal/param_Uart8250.i_init.cc -> .o
 [EMBED SW] param_VGic -> ARM/python/m5/internal/param_VGic.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VGic.i_init.cc -> .o
 [EMBED SW] param_VirtIO9PBase -> ARM/python/m5/internal/param_VirtIO9PBase.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PBase.i_init.cc -> .o
 [EMBED SW] param_VirtIO9PDiod -> ARM/python/m5/internal/param_VirtIO9PDiod.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PDiod.i_init.cc -> .o
 [EMBED SW] param_VirtIO9PProxy -> ARM/python/m5/internal/param_VirtIO9PProxy.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PProxy.i_init.cc -> .o
 [EMBED SW] param_VirtIO9PSocket -> ARM/python/m5/internal/param_VirtIO9PSocket.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PSocket.i_init.cc -> .o
 [EMBED SW] param_VirtIOBlock -> ARM/python/m5/internal/param_VirtIOBlock.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIOBlock.i_init.cc -> .o
 [EMBED SW] param_VirtIOConsole -> ARM/python/m5/internal/param_VirtIOConsole.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIOConsole.i_init.cc -> .o
 [EMBED SW] param_VirtIODeviceBase -> ARM/python/m5/internal/param_VirtIODeviceBase.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VirtIODeviceBase.i_init.cc -> .o
 [EMBED SW] param_VncInput -> ARM/python/m5/internal/param_VncInput.i_init.cc
 [EMBED SW] param_VncServer -> ARM/python/m5/internal/param_VncServer.i_init.cc
 [     CXX] ARM/python/m5/internal/param_VncInput.i_init.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VncServer.i_init.cc -> .o
 [EMBED SW] param_VoltageDomain -> ARM/python/m5/internal/param_VoltageDomain.i_init.cc
 [     CXX] ARM/proto/packet.pb.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VoltageDomain.i_init.cc -> .o
 [     CXX] ARM/proto/inst.pb.cc -> .o
 [ TRACING]  -> ARM/debug/flags.cc
 [     CXX] ARM/debug/flags.cc -> .o
 [EMBED PY] ARM/mem/CommMonitor.py -> .cc
 [     CXX] ARM/mem/CommMonitor.py.cc -> .o
 [EMBED PY] ARM/mem/AbstractMemory.py -> .cc
 [     CXX] ARM/mem/AbstractMemory.py.cc -> .o
 [EMBED PY] ARM/mem/AddrMapper.py -> .cc
 [     CXX] ARM/mem/AddrMapper.py.cc -> .o
 [EMBED PY] ARM/mem/Bridge.py -> .cc
 [EMBED PY] ARM/mem/DRAMCtrl.py -> .cc
 [     CXX] ARM/mem/Bridge.py.cc -> .o
 [     CXX] ARM/mem/DRAMCtrl.py.cc -> .o
 [EMBED PY] ARM/mem/ExternalMaster.py -> .cc
 [     CXX] ARM/mem/ExternalMaster.py.cc -> .o
 [EMBED PY] ARM/mem/ExternalSlave.py -> .cc
 [EMBED PY] ARM/mem/MemObject.py -> .cc
 [     CXX] ARM/mem/MemObject.py.cc -> .o
 [     CXX] ARM/mem/ExternalSlave.py.cc -> .o
 [EMBED PY] ARM/mem/SimpleMemory.py -> .cc
 [     CXX] ARM/mem/SimpleMemory.py.cc -> .o
 [EMBED PY] ARM/mem/StackDistCalc.py -> .cc
 [     CXX] ARM/mem/StackDistCalc.py.cc -> .o
 [EMBED PY] ARM/mem/XBar.py -> .cc
 [     CXX] ARM/mem/XBar.py.cc -> .o
 [EMBED PY] ARM/mem/MemChecker.py -> .cc
 [     CXX] ARM/mem/MemChecker.py.cc -> .o
 [EMBED PY] ARM/mem/protocol/DMA_Controller.py -> .cc
 [     CXX] ARM/mem/protocol/DMA_Controller.py.cc -> .o
 [EMBED PY] ARM/mem/protocol/Directory_Controller.py -> .cc
 [     CXX] ARM/mem/protocol/Directory_Controller.py.cc -> .o
 [EMBED PY] ARM/mem/protocol/L1Cache_Controller.py -> .cc
 [     CXX] ARM/mem/protocol/L1Cache_Controller.py.cc -> .o
 [EMBED PY] ARM/mem/cache/BaseCache.py -> .cc
 [     CXX] ARM/mem/cache/BaseCache.py.cc -> .o
 [EMBED PY] ARM/mem/cache/tags/Tags.py -> .cc
 [     CXX] ARM/mem/cache/tags/Tags.py.cc -> .o
 [EMBED PY] ARM/mem/cache/prefetch/Prefetcher.py -> .cc
 [     CXX] ARM/mem/cache/prefetch/Prefetcher.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/system/Sequencer.py -> .cc
 [EMBED PY] ARM/mem/ruby/system/RubySystem.py -> .cc
 [     CXX] ARM/mem/ruby/system/Sequencer.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/BasicLink.py -> .cc
 [     CXX] ARM/mem/ruby/system/RubySystem.py.cc -> .o
 [     CXX] ARM/mem/ruby/network/BasicLink.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/BasicRouter.py -> .cc
 [     CXX] ARM/mem/ruby/network/BasicRouter.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/Network.py -> .cc
 [     CXX] ARM/mem/ruby/network/Network.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/fault_model/FaultModel.py -> .cc
 [EMBED PY] ARM/mem/ruby/network/garnet/BaseGarnetNetwork.py -> .cc
 [     CXX] ARM/mem/ruby/network/garnet/BaseGarnetNetwork.py.cc -> .o
 [     CXX] ARM/mem/ruby/network/fault_model/FaultModel.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetLink_d.py -> .cc
 [EMBED PY] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetNetwork_d.py -> .cc
 [EMBED PY] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetLink.py -> .cc
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetLink_d.py.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/fixed-pipeline/GarnetNetwork_d.py.cc -> .o
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetLink.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetNetwork.py -> .cc
 [     CXX] ARM/mem/ruby/network/garnet/flexible-pipeline/GarnetNetwork.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/simple/SimpleLink.py -> .cc
 [     CXX] ARM/mem/ruby/network/simple/SimpleLink.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/network/simple/SimpleNetwork.py -> .cc
 [     CXX] ARM/mem/ruby/network/simple/SimpleNetwork.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/structures/Cache.py -> .cc
 [     CXX] ARM/mem/ruby/structures/Cache.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/structures/DirectoryMemory.py -> .cc
 [     CXX] ARM/mem/ruby/structures/DirectoryMemory.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/structures/RubyMemoryControl.py -> .cc
 [     CXX] ARM/mem/ruby/structures/RubyMemoryControl.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/structures/RubyPrefetcher.py -> .cc
 [     CXX] ARM/mem/ruby/structures/RubyPrefetcher.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/structures/WireBuffer.py -> .cc
 [     CXX] ARM/mem/ruby/structures/WireBuffer.py.cc -> .o
 [EMBED PY] ARM/mem/ruby/slicc_interface/Controller.py -> .cc
 [     CXX] ARM/mem/ruby/slicc_interface/Controller.py.cc -> .o
 [EMBED PY] ARM/unittest/stattestmain.py -> .cc
 [     CXX] ARM/unittest/stattestmain.py.cc -> .o
 [    SWIG] ARM/unittest/stattest.i -> _wrap.cc, .py
 [EMBED PY] ARM/cpu/InstPBTrace.py -> .cc
 [     CXX] ARM/cpu/InstPBTrace.py.cc -> .o
 [EMBED PY] ARM/cpu/CheckerCPU.py -> .cc
 [     CXX] ARM/cpu/CheckerCPU.py.cc -> .o
 [EMBED PY] ARM/cpu/BaseCPU.py -> .cc
 [EMBED PY] ARM/cpu/CPUTracers.py -> .cc
 [     CXX] ARM/cpu/CPUTracers.py.cc -> .o
 [     CXX] ARM/cpu/BaseCPU.py.cc -> .o
 [EMBED PY] ARM/cpu/FuncUnit.py -> .cc
 [     CXX] ARM/cpu/FuncUnit.py.cc -> .o
 [EMBED PY] ARM/cpu/IntrControl.py -> .cc
 [     CXX] ARM/cpu/IntrControl.py.cc -> .o
 [EMBED PY] ARM/unittest/stattest.py -> .cc
 [     CXX] ARM/unittest/stattest.py.cc -> .o
 [EMBED PY] ARM/cpu/TimingExpr.py -> .cc
 [EMBED PY] ARM/cpu/DummyChecker.py -> .cc
 [EMBED PY] ARM/cpu/StaticInstFlags.py -> .cc
 [     CXX] ARM/cpu/TimingExpr.py.cc -> .o
 [     CXX] ARM/cpu/StaticInstFlags.py.cc -> .o
 [     CXX] ARM/cpu/DummyChecker.py.cc -> .o
 [EMBED PY] ARM/cpu/o3/FUPool.py -> .cc
 [     CXX] ARM/cpu/o3/FUPool.py.cc -> .o
 [EMBED PY] ARM/cpu/o3/FuncUnitConfig.py -> .cc
 [     CXX] ARM/cpu/o3/FuncUnitConfig.py.cc -> .o
 [EMBED PY] ARM/cpu/o3/O3CPU.py -> .cc
 [EMBED PY] ARM/cpu/o3/O3Checker.py -> .cc
 [     CXX] ARM/cpu/o3/O3Checker.py.cc -> .o
 [EMBED PY] ARM/cpu/o3/probe/SimpleTrace.py -> .cc
 [     CXX] ARM/cpu/o3/probe/SimpleTrace.py.cc -> .o
 [     CXX] ARM/cpu/o3/O3CPU.py.cc -> .o
 [EMBED PY] ARM/cpu/testers/memtest/MemTest.py -> .cc
 [     CXX] ARM/cpu/testers/memtest/MemTest.py.cc -> .o
 [EMBED PY] ARM/cpu/testers/directedtest/RubyDirectedTester.py -> .cc
 [     CXX] ARM/cpu/testers/directedtest/RubyDirectedTester.py.cc -> .o
 [EMBED PY] ARM/cpu/testers/traffic_gen/TrafficGen.py -> .cc
 [     CXX] ARM/cpu/testers/traffic_gen/TrafficGen.py.cc -> .o
 [EMBED PY] ARM/cpu/testers/rubytest/RubyTester.py -> .cc
 [     CXX] ARM/cpu/testers/rubytest/RubyTester.py.cc -> .o
 [EMBED PY] ARM/cpu/testers/networktest/NetworkTest.py -> .cc
 [     CXX] ARM/cpu/testers/networktest/NetworkTest.py.cc -> .o
 [EMBED PY] ARM/cpu/minor/MinorCPU.py -> .cc
 [     CXX] ARM/cpu/minor/MinorCPU.py.cc -> .o
 [EMBED PY] ARM/cpu/pred/BranchPredictor.py -> .cc
 [     CXX] ARM/cpu/pred/BranchPredictor.py.cc -> .o
 [EMBED PY] ARM/cpu/simple/AtomicSimpleCPU.py -> .cc
 [     CXX] ARM/cpu/simple/AtomicSimpleCPU.py.cc -> .o
 [EMBED PY] ARM/cpu/simple/TimingSimpleCPU.py -> .cc
 [     CXX] ARM/cpu/simple/TimingSimpleCPU.py.cc -> .o
 [EMBED PY] ARM/cpu/simple/BaseSimpleCPU.py -> .cc
 [EMBED PY] ARM/cpu/simple/probes/SimPoint.py -> .cc
 [     CXX] ARM/cpu/simple/probes/SimPoint.py.cc -> .o
 [     CXX] ARM/cpu/simple/BaseSimpleCPU.py.cc -> .o
 [EMBED PY] ARM/arch/arm/ArmInterrupts.py -> .cc
 [     CXX] ARM/arch/arm/ArmInterrupts.py.cc -> .o
 [EMBED PY] ARM/arch/arm/ArmISA.py -> .cc
 [     CXX] ARM/arch/arm/ArmISA.py.cc -> .o
 [EMBED PY] ARM/arch/arm/ArmNativeTrace.py -> .cc
 [EMBED PY] ARM/arch/arm/ArmSystem.py -> .cc
 [     CXX] ARM/arch/arm/ArmSystem.py.cc -> .o
 [     CXX] ARM/arch/arm/ArmNativeTrace.py.cc -> .o
 [EMBED PY] ARM/arch/arm/ArmTLB.py -> .cc
 [     CXX] ARM/arch/arm/ArmTLB.py.cc -> .o
 [EMBED PY] ARM/arch/arm/ArmPMU.py -> .cc
 [EMBED PY] ARM/arch/generic/BaseTLB.py -> .cc
 [     CXX] ARM/arch/generic/BaseTLB.py.cc -> .o
 [     CXX] ARM/arch/arm/ArmPMU.py.cc -> .o
 [EMBED PY] ARM/base/vnc/Vnc.py -> .cc
 [     CXX] ARM/base/vnc/Vnc.py.cc -> .o
 [EMBED PY] ARM/dev/Device.py -> .cc
 [EMBED PY] ARM/dev/BadDevice.py -> .cc
 [     CXX] ARM/dev/BadDevice.py.cc -> .o
 [     CXX] ARM/dev/Device.py.cc -> .o
 [EMBED PY] ARM/dev/CopyEngine.py -> .cc
 [     CXX] ARM/dev/CopyEngine.py.cc -> .o
 [EMBED PY] ARM/dev/DiskImage.py -> .cc
 [     CXX] ARM/dev/DiskImage.py.cc -> .o
 [EMBED PY] ARM/dev/Ethernet.py -> .cc
 [     CXX] ARM/dev/Ethernet.py.cc -> .o
 [EMBED PY] ARM/dev/I2C.py -> .cc
 [     CXX] ARM/dev/I2C.py.cc -> .o
 [EMBED PY] ARM/dev/Ide.py -> .cc
 [EMBED PY] ARM/dev/Pci.py -> .cc
 [EMBED PY] ARM/dev/Platform.py -> .cc
 [     CXX] ARM/dev/Pci.py.cc -> .o
 [     CXX] ARM/dev/Ide.py.cc -> .o
 [     CXX] ARM/dev/Platform.py.cc -> .o
 [EMBED PY] ARM/dev/SimpleDisk.py -> .cc
 [EMBED PY] ARM/dev/Terminal.py -> .cc
 [     CXX] ARM/dev/SimpleDisk.py.cc -> .o
 [     CXX] ARM/dev/Terminal.py.cc -> .o
 [EMBED PY] ARM/dev/Uart.py -> .cc
 [     CXX] ARM/dev/Uart.py.cc -> .o
 [EMBED PY] ARM/dev/virtio/VirtIO.py -> .cc
 [     CXX] ARM/dev/virtio/VirtIO.py.cc -> .o
 [EMBED PY] ARM/dev/virtio/VirtIOConsole.py -> .cc
 [     CXX] ARM/dev/virtio/VirtIOConsole.py.cc -> .o
 [EMBED PY] ARM/dev/virtio/VirtIOBlock.py -> .cc
 [     CXX] ARM/dev/virtio/VirtIOBlock.py.cc -> .o
 [EMBED PY] ARM/dev/virtio/VirtIO9P.py -> .cc
 [     CXX] ARM/dev/virtio/VirtIO9P.py.cc -> .o
 [EMBED PY] ARM/dev/arm/AbstractNVM.py -> .cc
 [     CXX] ARM/dev/arm/AbstractNVM.py.cc -> .o
 [EMBED PY] ARM/dev/arm/FlashDevice.py -> .cc
 [     CXX] ARM/dev/arm/FlashDevice.py.cc -> .o
 [EMBED PY] ARM/dev/arm/Gic.py -> .cc
 [     CXX] ARM/dev/arm/Gic.py.cc -> .o
 [EMBED PY] ARM/dev/arm/RealView.py -> .cc
 [EMBED PY] ARM/dev/arm/UFSHostDevice.py -> .cc
 [     CXX] ARM/dev/arm/UFSHostDevice.py.cc -> .o
 [EMBED PY] ARM/dev/arm/EnergyCtrl.py -> .cc
 [     CXX] ARM/dev/arm/RealView.py.cc -> .o
 [     CXX] ARM/dev/arm/EnergyCtrl.py.cc -> .o
 [EMBED PY] ARM/sim/ClockedObject.py -> .cc
 [     CXX] ARM/sim/ClockedObject.py.cc -> .o
 [EMBED PY] ARM/sim/TickedObject.py -> .cc
 [     CXX] ARM/sim/TickedObject.py.cc -> .o
 [EMBED PY] ARM/sim/Root.py -> .cc
 [EMBED PY] ARM/sim/ClockDomain.py -> .cc
 [     CXX] ARM/sim/ClockDomain.py.cc -> .o
 [     CXX] ARM/sim/Root.py.cc -> .o
 [EMBED PY] ARM/sim/VoltageDomain.py -> .cc
 [EMBED PY] ARM/sim/System.py -> .cc
 [     CXX] ARM/sim/System.py.cc -> .o
 [     CXX] ARM/sim/VoltageDomain.py.cc -> .o
 [EMBED PY] ARM/sim/DVFSHandler.py -> .cc
 [     CXX] ARM/sim/DVFSHandler.py.cc -> .o
 [EMBED PY] ARM/sim/SubSystem.py -> .cc
 [EMBED PY] ARM/sim/InstTracer.py -> .cc
 [EMBED PY] ARM/sim/Process.py -> .cc
 [     CXX] ARM/sim/SubSystem.py.cc -> .o
 [     CXX] ARM/sim/InstTracer.py.cc -> .o
 [     CXX] ARM/sim/Process.py.cc -> .o
 [EMBED PY] ARM/sim/probe/Probe.py -> .cc
 [     CXX] ARM/sim/probe/Probe.py.cc -> .o
 [EMBED PY] ARM/python/importer.py -> .cc
 [     CXX] ARM/python/importer.py.cc -> .o
 [EMBED PY] ARM/python/m5/__init__.py -> .cc
 [     CXX] ARM/python/m5/__init__.py.cc -> .o
 [EMBED PY] ARM/python/m5/SimObject.py -> .cc
 [EMBED PY] ARM/python/m5/config.py -> .cc
 [EMBED PY] ARM/python/m5/core.py -> .cc
 [     CXX] ARM/python/m5/config.py.cc -> .o
 [     CXX] ARM/python/m5/core.py.cc -> .o
 [EMBED PY] ARM/python/m5/debug.py -> .cc
 [EMBED PY] ARM/python/m5/event.py -> .cc
 [     CXX] ARM/python/m5/event.py.cc -> .o
 [     CXX] ARM/python/m5/SimObject.py.cc -> .o
 [     CXX] ARM/python/m5/debug.py.cc -> .o
 [EMBED PY] ARM/python/m5/main.py -> .cc
 [EMBED PY] ARM/python/m5/options.py -> .cc
 [EMBED PY] ARM/python/m5/params.py -> .cc
 [EMBED PY] ARM/python/m5/proxy.py -> .cc
 [EMBED PY] ARM/python/m5/simulate.py -> .cc
 [EMBED PY] ARM/python/m5/ticks.py -> .cc
 [     CXX] ARM/python/m5/options.py.cc -> .o
 [     CXX] ARM/python/m5/ticks.py.cc -> .o
 [     CXX] ARM/python/m5/proxy.py.cc -> .o
 [     CXX] ARM/python/m5/main.py.cc -> .o
 [     CXX] ARM/python/m5/params.py.cc -> .o
 [     CXX] ARM/python/m5/simulate.py.cc -> .o
 [EMBED PY] ARM/python/m5/trace.py -> .cc
 [EMBED PY] ARM/python/m5/objects/__init__.py -> .cc
 [     CXX] ARM/python/m5/trace.py.cc -> .o
 [EMBED PY] ARM/python/m5/stats/__init__.py -> .cc
 [     CXX] ARM/python/m5/objects/__init__.py.cc -> .o
 [     CXX] ARM/python/m5/stats/__init__.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/__init__.py -> .cc
 [     CXX] ARM/python/m5/util/__init__.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/attrdict.py -> .cc
 [     CXX] ARM/python/m5/util/attrdict.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/code_formatter.py -> .cc
 [     CXX] ARM/python/m5/util/code_formatter.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/convert.py -> .cc
 [     CXX] ARM/python/m5/util/convert.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/dot_writer.py -> .cc
 [     CXX] ARM/python/m5/util/dot_writer.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/grammar.py -> .cc
 [     CXX] ARM/python/m5/util/grammar.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/jobfile.py -> .cc
 [EMBED PY] ARM/python/m5/util/multidict.py -> .cc
 [EMBED PY] ARM/python/m5/util/orderdict.py -> .cc
 [EMBED PY] ARM/python/m5/util/region.py -> .cc
 [     CXX] ARM/python/m5/util/orderdict.py.cc -> .o
 [     CXX] ARM/python/m5/util/multidict.py.cc -> .o
 [     CXX] ARM/python/m5/util/jobfile.py.cc -> .o
 [     CXX] ARM/python/m5/util/region.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/smartdict.py -> .cc
 [EMBED PY] ARM/python/m5/util/sorteddict.py -> .cc
 [     CXX] ARM/python/m5/util/smartdict.py.cc -> .o
 [EMBED PY] ARM/python/m5/util/terminal.py -> .cc
 [     CXX] ARM/python/m5/util/sorteddict.py.cc -> .o
 [     CXX] ARM/python/m5/util/terminal.py.cc -> .o
 [EMBED PY] ARM/python/swig/core.py -> .cc
 [     CXX] ARM/python/swig/core.py.cc -> .o
 [EMBED PY] ARM/python/swig/debug.py -> .cc
 [EMBED PY] ARM/python/swig/drain.py -> .cc
 [     CXX] ARM/python/swig/drain.py.cc -> .o
 [     CXX] ARM/python/swig/debug.py.cc -> .o
 [EMBED PY] ARM/python/swig/event.py -> .cc
 [EMBED PY] ARM/python/swig/pyobject.py -> .cc
 [     CXX] ARM/python/swig/pyobject.py.cc -> .o
 [     CXX] ARM/python/swig/event.py.cc -> .o
 [EMBED PY] ARM/python/swig/range.py -> .cc
 [EMBED PY] ARM/python/swig/serialize.py -> .cc
 [     CXX] ARM/python/swig/range.py.cc -> .o
 [EMBED PY] ARM/python/swig/stats.py -> .cc
 [     CXX] ARM/python/swig/serialize.py.cc -> .o
 [EMBED PY] ARM/python/swig/trace.py -> .cc
 [EMBED PY] ARM/python/m5/internal/__init__.py -> .cc
 [     CXX] ARM/python/m5/internal/__init__.py.cc -> .o
 [     CXX] ARM/python/swig/trace.py.cc -> .o
 [     CXX] ARM/python/swig/stats.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/params.py -> .cc
 [ DEFINES]  -> ARM/python/m5/defines.py
 [EMBED PY] ARM/python/m5/defines.py -> .cc
 [     CXX] ARM/python/m5/internal/params.py.cc -> .o
 [    INFO] COPYING, LICENSE, README -> ARM/python/m5/info.py
 [EMBED PY] ARM/python/m5/info.py -> .cc
 [     CXX] ARM/python/m5/defines.py.cc -> .o
 [     CXX] ARM/python/m5/info.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/AbstractMemory_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/AbstractMemory_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/AbstractNVM_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/AddrRange_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/AddrRange_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/AbstractNVM_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/ArmISA_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/BasicExtLink_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/ArmISA_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/BasicExtLink_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/BasicIntLink_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/BasicRouter_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/BasicIntLink_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Clock_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/BasicRouter_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/ClockedObject_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/Counter_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Counter_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/ClockedObject_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/Clock_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/CreditLink_d_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/Cycles_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/DiskImage_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/DiskImage_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/EmulatedDriver_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Cycles_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/FUDesc_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/CreditLink_d_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/EmulatedDriver_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/FUDesc_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Float_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Float_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Gicv2mFrame_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/I2CDevice_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Gicv2mFrame_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/I2CDevice_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/IdeDisk_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/IdeDisk_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Int_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Int_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/MinorFU_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/MinorFU_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/MinorFUTiming_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/MinorOpClass_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/MinorOpClass_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/MinorFUTiming_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/NetworkLink_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/NetworkLink_d_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/NetworkLink_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/NetworkLink_d_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/OpDesc_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/Process_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/OpDesc_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/SrcClockDomain_vector.py -> .cc
 [EMBED PY] ARM/python/m5/internal/String_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/SrcClockDomain_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/TimingExpr_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/String_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Unsigned_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Process_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/TimingExpr_vector.py.cc -> .o
 [     CXX] ARM/python/m5/internal/Unsigned_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/Voltage_vector.py -> .cc
 [     CXX] ARM/python/m5/internal/Voltage_vector.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_AddrMap.py -> .cc
 [EMBED PY] ARM/python/m5/internal/enum_ArmMachineType.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_AddrMap.py.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_ArmMachineType.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_DataDistribution.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_DataDistribution.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_Enum.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_Enum.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_IdeID.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_IdeID.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_MemSched.py -> .cc
 [EMBED PY] ARM/python/m5/internal/enum_MemoryMode.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_MemoryMode.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_OpClass.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_OpClass.py.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_MemSched.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_PageManage.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_PageManage.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_StaticInstFlags.py -> .cc
 [     CXX] ARM/python/m5/internal/enum_StaticInstFlags.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/enum_TimingExprOp.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_A9SCU.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_AbstractMemory.py -> .cc
 [     CXX] ARM/python/m5/internal/param_A9SCU.py.cc -> .o
 [     CXX] ARM/python/m5/internal/enum_TimingExprOp.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AbstractMemory.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_AbstractNVM.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_AddrMapper.py -> .cc
 [     CXX] ARM/python/m5/internal/param_AbstractNVM.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AddrMapper.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_AmbaDmaDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_AmbaDmaDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_AmbaFake.py -> .cc
 [     CXX] ARM/python/m5/internal/param_AmbaFake.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_AmbaIntDevice.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_AmbaPioDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_AmbaIntDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_AmbaPioDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmISA.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmISA.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmInterrupts.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmInterrupts.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmNativeTrace.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmNativeTrace.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmPMU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmPMU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmStage2MMU.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_ArmSystem.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmSystem.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ArmStage2MMU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmTLB.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmTLB.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ArmTableWalker.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_AtomicSimpleCPU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ArmTableWalker.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BadDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_AtomicSimpleCPU.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BadDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BaseCPU.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BaseCache.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BaseGarnetNetwork.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BaseCache.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseCPU.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseGarnetNetwork.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BaseGic.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BasePrefetcher.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BaseSetAssoc.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BasePrefetcher.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseGic.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseSetAssoc.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BaseSimpleCPU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BaseSimpleCPU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BaseTLB.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BaseTags.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BaseTags.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BaseTLB.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BaseXBar.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BaseXBar.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BasicExtLink.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BasicIntLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BasicExtLink.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BasicIntLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BasicLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BasicLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BasicPioDevice.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_BasicRouter.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BasicRouter.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_BasicPioDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BiModeBP.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BiModeBP.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_BranchPredictor.py -> .cc
 [     CXX] ARM/python/m5/internal/param_BranchPredictor.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Bridge.py -> .cc
 [     CXX] ARM/python/m5/internal/param_Bridge.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_CheckerCPU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CheckerCPU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ClockDomain.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ClockDomain.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ClockedObject.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_CoherentXBar.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CoherentXBar.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_ClockedObject.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_CommMonitor.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CommMonitor.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_CopyEngine.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_CowDiskImage.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CowDiskImage.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_CpuLocalTimer.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CopyEngine.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_CpuLocalTimer.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_CreditLink_d.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_DMASequencer.py -> .cc
 [     CXX] ARM/python/m5/internal/param_CreditLink_d.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DMASequencer.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DMA_Controller.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DMA_Controller.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DRAMCtrl.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_DVFSHandler.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DVFSHandler.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DRAMCtrl.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DerivO3CPU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DerivO3CPU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DerivedClockDomain.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DerivedClockDomain.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DirectedGenerator.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Directory_Controller.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DirectedGenerator.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Directory_Controller.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DiskImage.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_DmaDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DmaDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_DiskImage.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_DummyChecker.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_EmulatedDriver.py -> .cc
 [     CXX] ARM/python/m5/internal/param_DummyChecker.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EmulatedDriver.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EnergyCtrl.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_EtherBus.py -> .cc
 [     CXX] ARM/python/m5/internal/param_EtherBus.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EnergyCtrl.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EtherDevBase.py -> .cc
 [     CXX] ARM/python/m5/internal/param_EtherDevBase.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EtherDevice.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_EtherDump.py -> .cc
 [     CXX] ARM/python/m5/internal/param_EtherDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherDump.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EtherLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_EtherLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EtherObject.py -> .cc
 [     CXX] ARM/python/m5/internal/param_EtherObject.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_EtherTap.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_ExeTracer.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ExeTracer.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_EtherTap.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_ExternalMaster.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_ExternalSlave.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ExternalMaster.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_FALRU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ExternalSlave.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FALRU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_FUDesc.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_FUPool.py -> .cc
 [     CXX] ARM/python/m5/internal/param_FUDesc.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_FaultModel.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_FlashDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_FUPool.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FlashDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_FaultModel.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_FreebsdArmSystem.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_GarnetExtLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_FreebsdArmSystem.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetExtLink_d.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_GarnetIntLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetExtLink_d.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetIntLink_d.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetIntLink_d.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetNetwork.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_GarnetNetworkInterface.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetNetworkInterface_d.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_GarnetNetwork_d.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetNetworkInterface_d.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GarnetNetwork_d.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetRouter.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetRouter.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GarnetRouter_d.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_GenericArmSystem.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GarnetRouter_d.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_GenericArmSystem.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GenericTimer.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GenericTimer.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_GenericTimerMem.py -> .cc
 [     CXX] ARM/python/m5/internal/param_GenericTimerMem.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Gicv2m.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Gicv2mFrame.py -> .cc
 [     CXX] ARM/python/m5/internal/param_Gicv2mFrame.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Gicv2m.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_HDLcd.py -> .cc
 [     CXX] ARM/python/m5/internal/param_HDLcd.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_I2CBus.py -> .cc
 [     CXX] ARM/python/m5/internal/param_I2CBus.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_I2CDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_I2CDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_IGbE.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_IdeController.py -> .cc
 [     CXX] ARM/python/m5/internal/param_IGbE.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_IdeDisk.py -> .cc
 [     CXX] ARM/python/m5/internal/param_IdeDisk.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IdeController.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_InstPBTrace.py -> .cc
 [     CXX] ARM/python/m5/internal/param_InstPBTrace.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_InstTracer.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_IntelTrace.py -> .cc
 [     CXX] ARM/python/m5/internal/param_InstTracer.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_IntelTrace.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_IntrControl.py -> .cc
 [     CXX] ARM/python/m5/internal/param_IntrControl.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_InvalidateGenerator.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_IsaFake.py -> .cc
 [     CXX] ARM/python/m5/internal/param_IsaFake.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_InvalidateGenerator.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_L1Cache_Controller.py -> .cc
 [     CXX] ARM/python/m5/internal/param_L1Cache_Controller.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_LRU.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_LinuxArmSystem.py -> .cc
 [     CXX] ARM/python/m5/internal/param_LinuxArmSystem.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_LRU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_LiveProcess.py -> .cc
 [     CXX] ARM/python/m5/internal/param_LiveProcess.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_LocalBP.py -> .cc
 [     CXX] ARM/python/m5/internal/param_LocalBP.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MemChecker.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_MemCheckerMonitor.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MemCheckerMonitor.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MemChecker.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MemObject.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MemObject.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MemTest.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MemTest.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MinorCPU.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_MinorFU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MinorFU.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorCPU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MinorFUPool.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MinorFUPool.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MinorFUTiming.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_MinorOpClass.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MinorOpClass.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_MinorFUTiming.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_MinorOpClassSet.py -> .cc
 [     CXX] ARM/python/m5/internal/param_MinorOpClassSet.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_NSGigE.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_NativeTrace.py -> .cc
 [     CXX] ARM/python/m5/internal/param_NSGigE.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_NativeTrace.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_NetworkLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_NetworkLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_NetworkLink_d.py -> .cc
 [     CXX] ARM/python/m5/internal/param_NetworkLink_d.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_NetworkTest.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_NoncoherentXBar.py -> .cc
 [     CXX] ARM/python/m5/internal/param_NetworkTest.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_NoncoherentXBar.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_O3Checker.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_OpDesc.py -> .cc
 [     CXX] ARM/python/m5/internal/param_O3Checker.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_OpDesc.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_PL031.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_PciConfigAll.py -> .cc
 [     CXX] ARM/python/m5/internal/param_PL031.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_PciDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_PciConfigAll.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_PciVirtIO.py -> .cc
 [     CXX] ARM/python/m5/internal/param_PciDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_PciVirtIO.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_PioDevice.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Pl011.py -> .cc
 [     CXX] ARM/python/m5/internal/param_PioDevice.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl011.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Pl050.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Pl111.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Pl390.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Platform.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Prefetcher.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_ProbeListenerObject.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Process.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_QueuedPrefetcher.py -> .cc
 [     CXX] ARM/python/m5/internal/param_ProbeListenerObject.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Process.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Prefetcher.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Platform.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl050.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl390.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Pl111.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_QueuedPrefetcher.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RandomRepl.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RandomRepl.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RangeAddrMapper.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RangeAddrMapper.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RawDiskImage.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RawDiskImage.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RealView.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_RealViewCtrl.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Root.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RealView.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RealViewCtrl.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Root.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyCache.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_RubyController.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_RubyDirectedTester.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubyDirectedTester.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyController.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyDirectoryMemory.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubyCache.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyMemoryControl.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubyDirectoryMemory.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyNetwork.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubyMemoryControl.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyNetwork.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyPort.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_RubyPortProxy.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubyPort.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyPortProxy.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubySequencer.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_RubySystem.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubySequencer.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyTester.py -> .cc
 [     CXX] ARM/python/m5/internal/param_RubySystem.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyTester.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_RubyWireBuffer.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_SeriesRequestGenerator.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_SimObject.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimObject.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_RubyWireBuffer.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SeriesRequestGenerator.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SimPoint.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_SimpleDisk.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimPoint.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimpleDisk.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SimpleExtLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimpleExtLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SimpleIntLink.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimpleIntLink.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SimpleMemory.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_SimpleNetwork.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimpleMemory.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SimpleNetwork.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SimpleTrace.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SimpleTrace.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Sinic.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_SnoopFilter.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Sp804.py -> .cc
 [     CXX] ARM/python/m5/internal/param_SnoopFilter.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Sp804.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Sinic.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SrcClockDomain.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_StackDistCalc.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_StridePrefetcher.py -> .cc
 [     CXX] ARM/python/m5/internal/param_StackDistCalc.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_StridePrefetcher.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SrcClockDomain.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_SubSystem.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Switch.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_System.py -> .cc
 [     CXX] ARM/python/m5/internal/param_Switch.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_SubSystem.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_System.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TaggedPrefetcher.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_Terminal.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TaggedPrefetcher.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TickedObject.py -> .cc
 [     CXX] ARM/python/m5/internal/param_Terminal.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TickedObject.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExpr.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExpr.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExprBin.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_TimingExprIf.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExprBin.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprIf.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExprLet.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_TimingExprLiteral.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExprLet.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprLiteral.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExprReadIntReg.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_TimingExprRef.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExprRef.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExprSrcReg.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExprSrcReg.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TimingExprReadIntReg.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingExprUn.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingExprUn.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TimingSimpleCPU.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TimingSimpleCPU.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_TournamentBP.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_TrafficGen.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_UFSHostDevice.py -> .cc
 [     CXX] ARM/python/m5/internal/param_TournamentBP.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_TrafficGen.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Uart.py -> .cc
 [     CXX] ARM/python/m5/internal/param_Uart.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_UFSHostDevice.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_Uart8250.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_VGic.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VGic.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_Uart8250.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VirtIO9PBase.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_VirtIO9PDiod.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PDiod.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIO9PBase.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VirtIO9PProxy.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VirtIO9PProxy.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VirtIO9PSocket.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_VirtIOBlock.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VirtIOBlock.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIO9PSocket.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VirtIOConsole.py -> .cc
 [EMBED PY] ARM/python/m5/internal/param_VirtIODeviceBase.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VirtIOConsole.py.cc -> .o
 [     CXX] ARM/python/m5/internal/param_VirtIODeviceBase.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VncInput.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VncInput.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VncServer.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VncServer.py.cc -> .o
 [EMBED PY] ARM/python/m5/internal/param_VoltageDomain.py -> .cc
 [     CXX] ARM/python/m5/internal/param_VoltageDomain.py.cc -> .o
 [     CXX] ARM/arch/arm/generated/decoder.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-1.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-2.cc -> .o
 [     CXX] ARM/arch/arm/generated/inst-constrs-3.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_1.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_2.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_3.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_4.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_5.cc -> .o
 [     CXX] ARM/arch/arm/generated/generic_cpu_exec_6.cc -> .o
 [     CXX] ARM/base/date.cc -> .o
 [    LINK]  -> ARM/gem5.opt
scons: done building targets.
