{"Source Block": ["zipcpu/rtl/core/dcache.v@293:303@HdlIdDef", "\t\t2'b10: o_wb_data <= { (2){i_data[15:0]} };\n\t\t2'b11: o_wb_data <= { (4){i_data[ 7:0]} };\n\t\tendcase\n\tend\n\n\treg\t[1:0]\tstate;\n\n\treg\t[(CS-1):0]\twr_addr;\n\n\tinitial\tr_wb_cyc_gbl = 0;\n\tinitial\tr_wb_cyc_lcl = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[298, "\treg\t[1:0]\tstate;\n"]], "Add": [[298, "\treg\t\t\tset_vflag;\n"], [298, "\treg\t[1:0]\t\tstate;\n"], [298, "\treg\t[LS+1:0]\tnpending;\n"]]}}