** Name: SymmetricalOpAmp63

.MACRO SymmetricalOpAmp63 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=6e-6 W=19e-6
mDiodeTransistorNmos2 innerComplementarySecondStage innerComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=5e-6
mDiodeTransistorNmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mDiodeTransistorNmos4 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=31e-6
mDiodeTransistorPmos5 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=5e-6 W=5e-6
mDiodeTransistorPmos6 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=5e-6 W=5e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=12e-6
mNormalTransistorNmos8 out innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage nmos4 L=2e-6 W=5e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=12e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=40e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=6e-6 W=40e-6
mNormalTransistorNmos12 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mNormalTransistorPmos13 innerComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=5e-6 W=14e-6
mNormalTransistorPmos14 out outFirstStage sourcePmos sourcePmos pmos4 L=5e-6 W=14e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp63

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 0.294001 mW
** Area: 1106 (mu_m)^2
** Transit frequency: 3.58301 MHz
** Transit frequency with error factor: 3.583 MHz
** Slew rate: 3.60158 V/mu_s
** Phase margin: 66.4632Â°
** CMRR: 96 dB
** negPSRR: 100 dB
** posPSRR: 53 dB
** VoutMax: 4.40001 V
** VoutMin: 0.990001 V
** VcmMax: 4.24001 V
** VcmMin: 1.27001 V


** Expected Currents: 
** DiodeTransistorPmos: -6.36999 muA
** DiodeTransistorPmos: -6.36999 muA
** NormalTransistorNmos: 12.7391 muA
** NormalTransistorNmos: 12.7401 muA
** NormalTransistorNmos: 6.36901 muA
** NormalTransistorNmos: 6.36901 muA
** NormalTransistorNmos: 18.0151 muA
** DiodeTransistorNmos: 18.0141 muA
** NormalTransistorPmos: -18.0159 muA
** DiodeTransistorNmos: 18.1021 muA
** NormalTransistorNmos: 18.1011 muA
** NormalTransistorPmos: -18.1029 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA


** Expected Voltages: 
** ibias: 1.15401  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 0.696001  V
** inTransconductanceComplementarySecondStage: 3.83601  V
** innerComplementarySecondStage: 1.39201  V
** out: 2.5  V
** outFirstStage: 3.83601  V
** outSourceVoltageBiasXXnXX1: 0.556001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.599001  V
** sourceTransconductance: 1.93601  V
** inner: 0.694001  V


.END