// Seed: 414369833
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply1 id_3;
  rtran (id_1 == 1, (1));
  for (id_4 = id_2; id_3; id_1 = id_4) reg id_5, id_6 = 1, id_7, id_8 = 1, id_9, id_10;
  genvar id_11;
  integer id_12;
  assign id_3  = id_11;
  assign id_10 = 1;
  always
    if (1) id_5 = (1);
    else id_10 <= id_9;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_5 = 1, id_6;
  wire id_7;
  reg id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_3 = 0;
  always id_9 <= 1 - 1;
  xor primCall (id_4, id_11, id_3, id_12, id_10, id_2, id_5, id_6, id_7, id_8, id_9);
endmodule
