
---------- Begin Simulation Statistics ----------
final_tick                               13750909120206                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143382                       # Simulator instruction rate (inst/s)
host_mem_usage                               17161672                       # Number of bytes of host memory used
host_op_rate                                   235592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5420.63                       # Real time elapsed on the host
host_tick_rate                                5876917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   777218430                       # Number of instructions simulated
sim_ops                                    1277059050                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031857                       # Number of seconds simulated
sim_ticks                                 31856582196                       # Number of ticks simulated
system.cpu0.committedInsts                         20                       # Number of instructions committed
system.cpu0.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1079889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          245                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2159291                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          245                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu0.num_fp_insts                           15                       # number of float instructions
system.cpu0.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   15                       # Number of integer alu accesses
system.cpu0.num_int_insts                          15                       # number of integer instructions
system.cpu0.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     27.27%     27.27% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     27.27% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     18.18%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     13.64%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     59.09% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.55%     63.64% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     63.64% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  6     27.27%     90.91% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      9.09%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        22                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2461959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      4924483                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          211                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  54                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 20                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    2                       # Number of integer alu accesses
system.cpu1.num_int_insts                           2                       # number of integer instructions
system.cpu1.num_int_register_reads                  4                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 1                       # number of times the integer registers were written
system.cpu1.num_load_insts                          1                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     19.05%     19.05% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     19.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  7     33.33%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 9     42.86%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     95.24% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.76%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         14                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2529397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5059499                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          215                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu2.num_fp_insts                            9                       # number of float instructions
system.cpu2.num_fp_register_reads                  17                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  8                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      2      8.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  3     12.50%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     12.50%     95.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     95.83% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         5170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1658103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3317161                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 65                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            9                       # number of memory refs
system.cpu3.num_store_insts                         5                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       19     67.86%     67.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     67.86% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     14.29%     82.14% # Class of executed instruction
system.cpu3.op_class::MemWrite                      5     17.86%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1586384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3208649                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1506056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3091777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         92947834                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        65305811                       # number of cc regfile writes
system.switch_cpus0.committedInsts          218499217                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            346573689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.437829                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.437829                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        257383357                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       141109240                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  49489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         5544                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        21937817                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.623980                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            96890440                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          24237787                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26158486                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     72667394                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         2524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     24246182                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    346764865                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     72652653                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        15837                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    346689449                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         45263                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       193378                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          6558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       271018                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1754                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         2515                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3029                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        460150832                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            346679760                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.585791                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        269552433                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.623879                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             346683833                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       360207980                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      155946467                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.283995                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.283995                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         4069      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    169177308     48.80%     48.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       583885      0.17%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      8647130      2.49%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5766294      1.66%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      4036355      1.16%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     54.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     24182194      6.97%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4032930      1.16%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2878567      0.83%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     29348700      8.47%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1149712      0.33%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27710364      7.99%     80.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     10400980      3.00%     83.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     44949112     12.96%     96.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     13837689      3.99%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     346705289                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      165686424                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    328707339                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    163011094                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    163088208                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5263907                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015183                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1165616     22.14%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         34096      0.65%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            4      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        35752      0.68%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       175577      3.34%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1405711     26.70%     53.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26909      0.51%     54.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      2419352     45.96%     99.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite          890      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     186278703                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    465584912                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    183668666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    183869427                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         346764865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        346705289                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       191021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         1877                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       246227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     95615892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.626022                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.008356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29601899     30.96%     30.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2875805      3.01%     33.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5843908      6.11%     40.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7168960      7.50%     47.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8276243      8.66%     56.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10284158     10.76%     66.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      9104382      9.52%     76.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      8201562      8.58%     85.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14258975     14.91%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     95615892                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.624146                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4049693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       823947                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     72667394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     24246182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      155760335                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                95665381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          2502843                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         1184239                       # number of cc regfile writes
system.switch_cpus1.committedInsts           69655804                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             76575911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.373401                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.373401                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        127949252                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        57727214                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         1511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          441839                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.936136                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            43024750                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           8568690                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       16449375                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     21525073                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8579973                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts     76642398                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     34456060                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1445                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts     89555798                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        109061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11956969                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          1778                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     12097584                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          570                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        105098916                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count             76607835                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.536545                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers         56390307                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.800790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent              76608603                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads        95830147                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        9870953                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.728119                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.728119                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11132571     12.43%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu           14      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     21784499     24.32%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       429912      0.48%     37.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     13184097     14.72%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11532744     12.88%     64.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite            8      0.00%     64.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     22924701     25.60%     90.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      8568697      9.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      89557243                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       81309437                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    154794450                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     66295626                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     66365017                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9944452                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.111040                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         139895      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      1763976     17.74%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     19.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1451131     14.59%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     33.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2119455     21.31%     55.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite            0      0.00%     55.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3891380     39.13%     94.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       578615      5.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      18192258                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    129921659                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     10312209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     10344409                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded          76642398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued         89557243                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        66458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1525                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       116079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     95655646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.936246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.053652                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     75584159     79.02%     79.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2157066      2.26%     81.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2139270      2.24%     83.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1752218      1.83%     85.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4465226      4.67%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3297909      3.45%     93.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2364676      2.47%     95.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1834498      1.92%     97.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2060624      2.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     95655646                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.936151                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       690461                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206809                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     21525073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8579973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       45341763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                95665381                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165500649                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117704625                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135507                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.382662                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.382662                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362172372                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162813357                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  72384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118013                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29338774                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.493909                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52560721                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2291965                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        4106492                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50437325                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          587                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305490                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431520561                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50268756                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       128814                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429911552                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         24692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       154164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174354                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       180021                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        644021186                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429031550                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.589642                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        379741650                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.484711                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429795057                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379263521                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225144729                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.613276                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.613276                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684644      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215305106     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        28733      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956177      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37952030      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47520701     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950629      8.82%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39331536      9.15%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924590      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10981198      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369162      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430040374                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174419433                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348201473                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173715138                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178381073                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1450865                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003374                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         386708     26.65%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     26.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3354      0.23%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            2      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     26.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt          681      0.05%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91841      6.33%     33.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334278     23.04%     56.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       439117     30.27%     86.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194884     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256387162                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    608925438                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255316412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261524492                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431520007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430040374                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8384930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2309                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4870478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     95592997                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.498660                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.796041                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16015462     16.75%     16.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3084737      3.23%     19.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6414418      6.71%     26.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7203976      7.54%     34.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10484489     10.97%     45.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12398974     12.97%     58.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10697021     11.19%     69.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9951439     10.41%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19342481     20.23%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     95592997                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.495256                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14643                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        47842                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50437325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111303710                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                95665381                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        195704991                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        96198694                       # number of cc regfile writes
system.switch_cpus3.committedInsts          239063341                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            430773848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.400168                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.400168                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        140732080                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        80641198                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 115471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1063680                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44325165                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.802747                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           134859881                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          40781939                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        5950121                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     98654940                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43337639                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    481405910                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     94077942                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2949462                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    459456590                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          9096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       191574                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        956130                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       204547                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        16571                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       708001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       355679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        601770327                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            457715800                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567172                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        341307311                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.784550                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             458927028                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       636245864                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      286684170                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.498954                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.498954                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2507960      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    277217233     59.95%     60.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       912089      0.20%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1043543      0.23%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2877947      0.62%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        76908      0.02%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     16788499      3.63%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        58985      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7277834      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       584369      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     16653048      3.60%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38323      0.01%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     59013292     12.76%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     35002993      7.57%     90.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     36280618      7.85%     98.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6072419      1.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     462406060                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       98752195                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    192646151                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     92480752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    104432126                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13013974                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028144                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3803767     29.23%     29.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        10359      0.08%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        229782      1.77%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            1      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       496081      3.81%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        52182      0.40%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       338551      2.60%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3112948     23.92%     61.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1074098      8.25%     70.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3408588     26.19%     96.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       487617      3.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     374159879                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    841351936                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    365235048                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    427622179                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         481405907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        462406060                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     50632002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       622091                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     73099602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     95549910                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.839419                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.703236                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13551216     14.18%     14.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2629241      2.75%     16.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      4891889      5.12%     22.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6390376      6.69%     28.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8972045      9.39%     38.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11675486     12.22%     50.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     14566299     15.24%     65.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     13828355     14.47%     80.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19045003     19.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     95549910                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.833578                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4981226                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2465200                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     98654940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43337639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      226338809                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                95665381                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     87360870                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        87360876                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     87360870                       # number of overall hits
system.cpu0.dcache.overall_hits::total       87360876                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1541595                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1541598                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1541595                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1541598                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  19485804024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19485804024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  19485804024                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19485804024                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     88902465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     88902474                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     88902465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     88902474                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017340                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017340                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017340                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017340                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12640.028038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12640.003441                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12640.028038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12640.003441                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1560                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          520                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1078709                       # number of writebacks
system.cpu0.dcache.writebacks::total          1078709                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       461196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       461196                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       461196                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       461196                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1080399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1080399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1080399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1080399                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15338189790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15338189790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15338189790                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15338189790                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012153                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012153                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012153                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 14196.782661                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14196.782661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 14196.782661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14196.782661                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1078709                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     63131439                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63131443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1539253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1539256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  19438395480                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19438395480                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     64670692                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     64670699                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.428571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.023801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12628.460351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12628.435738                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       461194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       461194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1078059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1078059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  15291565794                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15291565794                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14184.349645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14184.349645                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24229431                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24229433                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     47408544                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     47408544                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     24231773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24231775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20242.760034                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 20242.760034                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2340                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2340                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     46623996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46623996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19924.784615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19924.784615                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.474341                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           88441277                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1079221                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.949181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052539009                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.001414                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.472928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995064                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        712299013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       712299013                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           26                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     25410569                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        25410595                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           26                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     25410569                       # number of overall hits
system.cpu0.icache.overall_hits::total       25410595                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          227                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          227                       # number of overall misses
system.cpu0.icache.overall_misses::total          230                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48448503                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48448503                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48448503                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48448503                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     25410796                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     25410825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     25410796                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     25410825                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.103448                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.103448                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 213429.528634                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 210645.665217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 213429.528634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 210645.665217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           51                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     35679618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35679618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     35679618                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35679618                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 202725.102273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 202725.102273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 202725.102273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 202725.102273                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           26                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     25410569                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       25410595                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          227                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48448503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48448503                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     25410796                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     25410825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.103448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 213429.528634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 210645.665217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     35679618                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35679618                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 202725.102273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 202725.102273                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          166.145121                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           25410774                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         141959.631285                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   163.145122                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.318643                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.324502                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.349609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        203286779                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       203286779                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1078239                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       323970                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       799263                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1180                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1180                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq          1161                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp         1161                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1078241                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          358                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3239513                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3239871                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        11456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    138107520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           138118976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        44524                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                2849536                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1125106                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000218                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.014755                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1124861     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 245      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1125106                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1437462099                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         175824                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1078531722                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          3.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1030823                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1030823                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1030823                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1030823                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        48397                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        48579                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        48397                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        48579                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     35560737                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  10751901669                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  10787462406                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     35560737                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  10751901669                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  10787462406                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1079220                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1079402                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1079220                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1079402                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.044844                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.045005                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.044844                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.045005                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 202049.642045                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 222160.498977                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 222060.198975                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 202049.642045                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 222160.498977                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 222060.198975                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        44524                       # number of writebacks
system.cpu0.l2cache.writebacks::total           44524                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        48397                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        48573                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        48397                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        48573                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     35502129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  10735785468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  10771287597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     35502129                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  10735785468                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  10771287597                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.044844                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.045000                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.044844                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.045000                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 201716.642045                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 221827.498977                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 221754.629053                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 201716.642045                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 221827.498977                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 221754.629053                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                44524                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       320623                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       320623                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       320623                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       320623                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       758086                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       758086                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       758086                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       758086                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1180                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1180                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1180                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1180                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          905                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          905                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          256                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          256                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     37292004                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     37292004                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1161                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1161                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.220500                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.220500                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 145671.890625                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 145671.890625                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          256                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          256                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     37206756                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     37206756                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.220500                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.220500                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 145338.890625                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 145338.890625                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1029918                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1029918                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        48141                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48323                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     35560737                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10714609665                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10750170402                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1078059                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1078241                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044655                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.044817                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 202049.642045                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 222567.243410                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 222464.880119                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        48141                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48317                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     35502129                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10698578712                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10734080841                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044655                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.044811                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 201716.642045                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 222234.243410                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 222159.505785                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4005.747655                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2159291                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           48620                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           44.411580                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     5.302675                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.147650                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.121355                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     7.725640                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3992.450335                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.001295                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000036                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000030                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.974719                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.977966                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1215                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1770                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        34597276                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       34597276                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31856571873                       # Cumulative time (in ticks) in various power states
system.cpu0.thread-11436.numInsts                   0                       # Number of Instructions committed
system.cpu0.thread-11436.numOps                     0                       # Number of Ops committed
system.cpu0.thread-11436.numMemRefs                 0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     19943897                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19943897                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     20776830                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20776830                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1953454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1953455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      6744793                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6744794                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 122412580533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 122412580533                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 122412580533                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 122412580533                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     21897351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21897352                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27521623                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27521624                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.089210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.245073                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.245073                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 62664.685492                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62664.653413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 18149.197541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18149.194851                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     33423974                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1149111                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.086811                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2461959                       # number of writebacks
system.cpu1.dcache.writebacks::total          2461959                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1864381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1864381                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1864381                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1864381                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        89073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        89073                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2462472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2462472                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   6020902071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6020902071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 385131797019                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 385131797019                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004068                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004068                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 67595.141861                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67595.141861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 156400.477658                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156400.477658                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2461959                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     11596793                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11596793                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1733006                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1733007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 113098516605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 113098516605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     13329799                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13329800                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.130010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 65261.468573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65261.430915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1725503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1725503                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         7503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   1079763822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1079763822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 143910.945222                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143910.945222                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8347104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8347104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       220448                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       220448                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   9314063928                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9314063928                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      8567552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8567552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025731                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 42250.616599                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42250.616599                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       138878                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       138878                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        81570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        81570                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4941138249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4941138249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 60575.435197                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60575.435197                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       832933                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       832933                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      4791339                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      4791339                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      5624272                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      5624272                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.851904                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.851904                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      2373399                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      2373399                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 379110894948                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 379110894948                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421992                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421992                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 159733.317048                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 159733.317048                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.886010                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           23239301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2462471                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.437391                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052548000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.012360                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.873650                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999753                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999777                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        222635463                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       222635463                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      6074803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6074830                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      6074803                       # number of overall hits
system.cpu1.icache.overall_hits::total        6074830                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5858136                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5858136                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5858136                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5858136                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      6074853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6074882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      6074853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6074882                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 117162.720000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 112656.461538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 117162.720000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 112656.461538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5671323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5671323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5671323                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5671323                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115741.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115741.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115741.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115741.285714                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      6074803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6074830                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5858136                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5858136                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      6074853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6074882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 117162.720000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 112656.461538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5671323                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5671323                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 115741.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115741.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.993940                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6074881                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         119115.313725                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.993941                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095691                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48599107                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48599107                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2380953                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      3205612                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       745522                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         81570                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        81569                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2380954                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7386903                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7387005                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    315163520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           315166784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1489175                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               95307200                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       3951699                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007307                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             3951488     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 211      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         3951699                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3279516534                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2460007530                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.7                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       969401                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         969401                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       969401                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        969401                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1493071                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1493123                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1493071                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1493123                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5638689                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 378463141683                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 378468780372                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5638689                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 378463141683                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 378468780372                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2462472                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2462524                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2462472                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2462524                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606330                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606338                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606330                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606338                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 115075.285714                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 253479.668203                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 253474.616875                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 115075.285714                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 253479.668203                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 253474.616875                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1489175                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1489175                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1493071                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1493120                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1493071                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1493120                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5622372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 377965949706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 377971572078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5622372                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 377965949706                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 377971572078                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606330                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606337                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606330                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606337                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114742.285714                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 253146.668649                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 253142.126606                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114742.285714                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 253146.668649                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 253142.126606                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1489175                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2088879                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2088879                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2088879                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2088879                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       373080                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       373080                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       373080                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       373080                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        37106                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        37106                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        44464                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        44464                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4698939024                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4698939024                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        81570                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        81570                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.545102                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.545102                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105679.629003                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 105679.629003                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        44464                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        44464                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4684132845                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4684132845                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.545102                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.545102                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 105346.636492                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 105346.636492                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       932295                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       932295                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1448607                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1448659                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5638689                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 373764202659                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 373769841348                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2380902                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2380954                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608428                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608436                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 115075.285714                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 258016.289207                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 258010.919994                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1448607                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1448656                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5622372                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 373281816861                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 373287439233                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608428                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608435                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 114742.285714                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 257683.289437                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 257678.454535                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4092.234821                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           4924481                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1493271                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.297781                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.898443                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003458                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.001628                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.077265                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4091.254027                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000219                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000019                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998841                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999081                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          614                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         3482                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80284999                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80284999                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31856571873                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29834.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29834.numOps                      0                       # Number of Ops committed
system.cpu1.thread29834.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     42679344                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        42679346                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42962182                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42962184                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      7505588                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7505590                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      7564186                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7564188                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  42973788132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  42973788132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  42973788132                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  42973788132                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50184932                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50184936                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50526368                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50526372                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.149559                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149559                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.149708                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149708                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5725.572484                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5725.570959                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5681.217798                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5681.216296                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        92465                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            251                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   368.386454                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2529397                       # number of writebacks
system.cpu2.dcache.writebacks::total          2529397                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      4989872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4989872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      4989872                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4989872                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2515716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2515716                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2529908                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2529908                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  18760641183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18760641183                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  22359320568                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  22359320568                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7457.376422                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7457.376422                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8837.997496                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8837.997496                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2529397                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42279591                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42279593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      7488852                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7488854                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  39180184596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39180184596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49768443                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49768447                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.150474                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150474                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5231.801162                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5231.799765                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4989868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4989868                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2498984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2498984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  14972640372                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14972640372                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  5991.491091                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5991.491091                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3793603536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3793603536                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 226673.251434                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 226673.251434                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16732                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3788000811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3788000811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040174                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 226392.589708                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 226392.589708                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       282838                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       282838                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58598                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58598                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341436                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341436                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.171622                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.171622                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3598679385                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3598679385                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041566                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041566                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 253570.982596                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 253570.982596                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.625883                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           45492094                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2529909                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.981712                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052540008                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003016                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.622867                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999263                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999269                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406740885                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406740885                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356548                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356566                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356548                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356566                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::total          215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     44355267                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44355267                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     44355267                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44355267                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20356761                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20356781                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20356761                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20356781                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 208240.690141                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 206303.567442                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 208240.690141                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 206303.567442                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     41455836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     41455836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     41455836                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     41455836                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 218188.610526                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 218188.610526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 218188.610526                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 218188.610526                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356548                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356566                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     44355267                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44355267                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20356761                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20356781                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 208240.690141                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 206303.567442                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     41455836                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     41455836                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 218188.610526                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 218188.610526                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          130.230158                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20356758                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         106024.781250                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   128.230158                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.250450                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.254356                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162854440                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162854440                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2513370                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        68237                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2504853                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16731                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2513370                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7589217                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7589600                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323795584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323807808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        43694                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2796416                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2573795                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.009203                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2573577     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 218      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2573795                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3369390237                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2527377426                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2482332                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2482332                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2482332                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        47575                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        47768                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        47575                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        47768                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     41325300                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11501559927                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11542885227                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     41325300                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11501559927                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11542885227                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2529907                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530100                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2529907                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530100                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.018880                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.018805                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.018880                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 218652.380952                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 241756.383121                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 241644.725067                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 218652.380952                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 241756.383121                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 241644.725067                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        43693                       # number of writebacks
system.cpu2.l2cache.writebacks::total           43693                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        47575                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        47764                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        47575                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        47764                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     41262363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11485717452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11526979815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     41262363                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11485717452                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11526979815                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.018878                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.018805                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.018878                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 218319.380952                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 241423.383121                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 241331.961624                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 218319.380952                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 241423.383121                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 241331.961624                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                43693                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        52529                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        52529                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        52529                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        52529                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2476867                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2476867                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2476867                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2476867                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        28638                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        28638                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        28638                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        28638                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1486                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15245                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3770777448                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3770777448                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16731                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.911183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 247345.191735                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 247345.191735                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15245                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3765700863                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3765700863                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.911183                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 247012.191735                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 247012.191735                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2480846                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        32330                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        32523                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41325300                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7730782479                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7772107779                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2513369                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.012864                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.012940                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 218652.380952                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 239121.016981                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 238972.658703                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        32330                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        32519                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41262363                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7720016589                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7761278952                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.012864                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012938                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 218319.380952                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 238788.016981                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 238669.053538                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3929.648545                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5059496                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           47789                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs          105.871560                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     2.527764                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.348511                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.489847                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    11.605938                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3914.676486                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000617                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000085                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000120                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.002833                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.955732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.959387                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2668                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        80999741                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       80999741                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31856571873                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29834.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29834.numOps                      0                       # Number of Ops committed
system.cpu2.thread29834.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    111757173                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       111757177                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    111758268                       # number of overall hits
system.cpu3.dcache.overall_hits::total      111758272                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3283138                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3283143                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3305258                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3305263                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  15923896497                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15923896497                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  15923896497                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15923896497                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            9                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    115040311                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    115040320                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            9                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    115063526                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    115063535                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.555556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028539                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028539                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.555556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028726                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028726                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4850.206265                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4850.198879                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4817.746904                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4817.739616                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1657936                       # number of writebacks
system.cpu3.dcache.writebacks::total          1657936                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1632061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1632061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1632061                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1632061                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1651077                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1651077                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1658451                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1658451                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7612041339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7612041339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7644241773                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7644241773                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014352                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014352                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014413                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014413                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4610.349087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4610.349087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4609.265980                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4609.265980                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1657936                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     73473431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73473431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2954173                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2954177                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14255526204                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14255526204                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     76427604                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     76427608                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038653                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038653                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4825.555648                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4825.549114                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1625537                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1625537                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1328636                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1328636                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6070133790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6070133790                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017384                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4568.695858                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4568.695858                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            4                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     38283742                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      38283746                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       328965                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       328966                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1668370293                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1668370293                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     38612707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38612712                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.200000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008520                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008520                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5071.573854                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5071.558438                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6524                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6524                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       322441                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       322441                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1541907549                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1541907549                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008351                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4781.983523                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4781.983523                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1095                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1095                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        22120                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        22120                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        23215                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        23215                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.952832                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.952832                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7374                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7374                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     32200434                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     32200434                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317639                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317639                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4366.752644                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4366.752644                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          507.039489                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          113416729                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1658448                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.387269                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052539342                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   502.039490                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.009766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.980546                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990312                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        922166728                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       922166728                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           14                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     43494467                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        43494481                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           14                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     43494467                       # number of overall hits
system.cpu3.icache.overall_hits::total       43494481                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          679                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           683                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          679                       # number of overall misses
system.cpu3.icache.overall_misses::total          683                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     77824764                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     77824764                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     77824764                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     77824764                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     43495146                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     43495164                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     43495146                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     43495164                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.222222                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.222222                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 114616.736377                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 113945.481698                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 114616.736377                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 113945.481698                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          158                       # number of writebacks
system.cpu3.icache.writebacks::total              158                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           72                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          607                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     65578689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     65578689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     65578689                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     65578689                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 108037.378913                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 108037.378913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 108037.378913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 108037.378913                       # average overall mshr miss latency
system.cpu3.icache.replacements                   158                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           14                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     43494467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       43494481                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          679                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          683                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     77824764                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     77824764                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     43495146                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     43495164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 114616.736377                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 113945.481698                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     65578689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     65578689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 108037.378913                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 108037.378913                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          439.491972                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           43495092                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              611                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         71186.729951                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   435.491973                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.007812                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.850570                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.858383                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        347961923                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       347961923                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1336625                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       451287                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1206807                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        322434                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       322434                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1336625                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1372                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4974848                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            4976220                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        48704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    212248576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           212297280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            8                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    512                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1659067                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003122                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.055784                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1653888     99.69%     99.69% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                5179      0.31%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1659067                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2208902220                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         608053                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1656787221                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          145                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1657524                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1657669                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          145                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1657524                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1657669                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          454                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          919                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1382                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          454                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          919                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     64612323                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    183680802                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    248293125                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     64612323                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    183680802                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    248293125                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          599                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1658443                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1659051                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          599                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1658443                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1659051                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.757930                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000554                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000833                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.757930                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000554                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000833                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 142317.892070                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 199870.295974                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 179662.174385                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 142317.892070                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 199870.295974                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 179662.174385                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          450                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          919                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          450                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          919                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     63657279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    183374775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    247032054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     63657279                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    183374775                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    247032054                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.751252                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000554                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000825                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.751252                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000554                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000825                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 141460.620000                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 199537.295974                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 180447.081081                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 141460.620000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 199537.295974                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 180447.081081                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       451287                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       451287                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       451287                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       451287                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1206746                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1206746                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1206746                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1206746                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       322053                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       322053                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          380                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          381                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     95483088                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     95483088                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       322433                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       322434                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001179                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001182                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 251271.284211                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 250611.779528                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          380                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          380                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     95356548                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     95356548                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001179                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001179                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 250938.284211                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 250938.284211                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          145                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1335471                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1335616                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          454                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          539                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1001                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     64612323                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     88197714                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    152810037                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          599                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1336010                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1336617                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.757930                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000403                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000749                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 142317.892070                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 163632.122449                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 152657.379620                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          539                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          989                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     63657279                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     88018227                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    151675506                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.751252                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000403                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000740                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 141460.620000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 163299.122449                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 153362.493428                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1198.816505                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3317088                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1378                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2407.175617                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052538343                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   446.446761                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   743.369746                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.108996                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.181487                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.292680                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1378                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1272                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.336426                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        53074850                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       53074850                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052548333                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31856571873                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1530501                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2222987                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        440934                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            418860                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              60346                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             60345                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1530502                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       141437                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4475207                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       139017                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2756                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4758417                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5942912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    190853376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      5839808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88192                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                202724288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1506060                       # Total snoops (count)
system.l3bus.snoopTraffic                    69580800                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3128326                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3128326    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3128326                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1604240832                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            32349950                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           994449124                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               3.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            31811489                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              911754                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data         3675                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         1452                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                5127                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data         3675                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         1452                       # number of overall hits
system.l3cache.overall_hits::total               5127                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        44722                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1493071                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        46123                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          450                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          919                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1585721                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        44722                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1493071                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        46123                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          450                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          919                       # number of overall misses
system.l3cache.overall_misses::total          1585721                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     34777847                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  10488859962                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5426568                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 371909693468                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     40490131                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11272845028                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     61855083                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    179679472                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 393993627559                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     34777847                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  10488859962                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5426568                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 371909693468                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     40490131                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11272845028                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     61855083                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    179679472                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 393993627559                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          176                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        48397                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1493071                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        47575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          450                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          919                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1590848                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          176                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        48397                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1493071                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        47575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          450                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          919                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1590848                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.924066                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.969480                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996777                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.924066                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.969480                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996777                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 197601.403409                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 234534.680068                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 110746.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 249090.427359                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 214233.497354                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 244408.321835                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 137455.740000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 195516.291621                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 248463.397760                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 197601.403409                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 234534.680068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 110746.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 249090.427359                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 214233.497354                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 244408.321835                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 137455.740000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 195516.291621                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 248463.397760                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1087200                       # number of writebacks
system.l3cache.writebacks::total              1087200                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          176                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        44722                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1493071                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        46123                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          450                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          919                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1585699                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          176                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        44722                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1493071                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        46123                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          450                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          919                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1585699                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     33605687                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10191011442                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5100228                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 361965847268                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     39231391                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10965665848                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     58858083                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    173558932                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 383432878879                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     33605687                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10191011442                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5100228                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 361965847268                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     39231391                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10965665848                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     58858083                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    173558932                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 383432878879                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.924066                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.969480                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996763                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.924066                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.969480                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996763                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 190941.403409                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 227874.680068                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104086.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 242430.431820                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 207573.497354                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 237748.321835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 130795.740000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 188856.291621                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 241806.849143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 190941.403409                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 227874.680068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104086.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 242430.431820                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 207573.497354                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 237748.321835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 130795.740000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 188856.291621                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 241806.849143                       # average overall mshr miss latency
system.l3cache.replacements                   1506060                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1135787                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1135787                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1135787                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1135787                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       440934                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       440934                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       440934                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       440934                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        17649                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17649                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        17649                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data          118                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         1088                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             1206                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          138                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        44464                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        14157                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          380                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          59140                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     34514448                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4506780671                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3689021563                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     93824080                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   8324140762                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        44464                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15245                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          380                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        60346                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.539062                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.928632                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.980015                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 250104.695652                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 101357.967592                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 260579.329166                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 246905.473684                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 140753.141055                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          138                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        44464                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        14157                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          380                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        59139                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33595368                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4210650431                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3594735943                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     91293280                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7930275022                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.539062                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.928632                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.979999                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 243444.695652                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 94697.967592                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 253919.329166                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 240245.473684                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 134095.521094                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3557                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data          364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3921                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        44584                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1448607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        31966                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          539                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1526581                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     34777847                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10454345514                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5426568                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 367402912797                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     40490131                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7583823465                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     61855083                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     85855392                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 385669486797                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          176                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        48141                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1448607                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        32330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          450                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          539                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1530502                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.926113                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.988741                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.997438                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 197601.403409                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 234486.486497                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110746.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 253624.974059                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 214233.497354                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 237246.557749                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 137455.740000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 159286.441558                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 252636.110889                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          176                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        44584                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1448607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        31966                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          450                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          539                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1526560                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     33605687                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10157416074                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5100228                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 357755196837                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     39231391                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7370929905                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     58858083                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     82265652                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 375502603857                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.926113                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.988741                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.997424                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 190941.403409                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 227826.486497                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 104086.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 246964.978657                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 207573.497354                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 230586.557749                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 130795.740000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 152626.441558                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 245979.590620                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64570.945903                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1581848                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1576721                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.003252                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719092640867                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64570.945903                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.985274                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.985274                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65534                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          637                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5552                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        46280                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        13065                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             52257841                       # Number of tag accesses
system.l3cache.tags.data_accesses            52257841                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1087196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     44722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1493071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     46121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000024393472                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67914                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67915                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2187412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1041278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1585699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1087196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1585699                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1087196                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      11.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      69.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1585699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1087196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   97825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  117396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  135076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  123387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  120356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  114461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 112096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 100129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  84866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  54995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   9399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  22130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  44472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  58932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  74139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  90578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 103757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 105024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  55628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  48297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  41111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  34410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  28626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  23645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  19889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  14316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  10537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   9442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   8372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   7671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   7003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   6081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   5332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   5096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   4789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   5279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   5520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  6498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  6167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  5980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  5638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  4587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        67915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.348244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.068890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    271.145513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        67914    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::69632-71679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.131496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            67638     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      0.18%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              103      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67914                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               101484736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             69580544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3185.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2184.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31856498946                       # Total gap between requests
system.mem_ctrls.avgGap                      11918.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2862208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     95556480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2951744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        58816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     69576704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 353584.698154290323                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 89846675.402591884136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 98441.194372501282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2999583552.688785552979                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 379701.749722504930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 92657271.952125132084                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 904051.785053583211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1846274.645476095611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2184060536.435582637787                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        44722                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1493071                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        46123                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          919                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1087196                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26982079                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   8512383021                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3264597                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 305786656626                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     32119563                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   9233602890                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     41994184                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    139099182                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2192465532673                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    153307.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    190339.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     66624.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    204803.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    169944.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    200195.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     93320.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    151359.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2016623.99                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           915700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8052                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    21226                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  57138                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           18                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            3                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2862208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     95556480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2951872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        58816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     101486080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        56000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     69580544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     69580544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          176                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        44722                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1493070                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        46123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1585720                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1087196                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1087196                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         8036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        10045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       353585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     89846675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        98441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2999583553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       379702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     92661290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       904052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1846275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3185717770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         8036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       353585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        98441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       379702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       904052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1757878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2184181077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2184181077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2184181077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         8036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        10045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       353585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     89846675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        98441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2999583553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       379702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     92661290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       904052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1846275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5369898847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1585696                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1087136                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        49434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        49869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        49878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        50681                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        49467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        49682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        49498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        48645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        49348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        49659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        49973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        49202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        48838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        49080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        49086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        48879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        49692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        49456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        49499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        50463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        49356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        48810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        49134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        49930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        50459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        49888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        49368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        50094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        49441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        49391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        49835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        49661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        33564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        34323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        33964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        34547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        33397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        34301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        34237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        34500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        34150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        34085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        35036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        34288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        33372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        33840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        34282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        34453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        34090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        33766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        34562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        33894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        33628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        33996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        33667                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            296039107710                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5283539072                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       323776102142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               186693.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          204185.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1227939                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             529103                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           48.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       915782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.791494                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.163822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.039402                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       495592     54.12%     54.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       235780     25.75%     79.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        69374      7.58%     87.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28160      3.07%     90.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17719      1.93%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        12473      1.36%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8916      0.97%     94.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7354      0.80%     95.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        40414      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       915782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             101484544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           69576704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3185.669554                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2184.060536                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   27.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    2856118775.327992                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3797135977.824010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   6669939724.492783                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4085992548.960003                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11357325787.784456                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26864911327.363361                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 153956760.652797                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  55785380902.406441                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1751.141430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2869300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28987198946                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1526580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1087196                       # Transaction distribution
system.membus.trans_dist::CleanEvict           418859                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59140                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59140                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1526581                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      4677497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      4677497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4677497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    171066624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    171066624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               171066624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1585722                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1585722    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1585722                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2477714627                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2902095969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       21960604                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     14453531                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         5402                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4647649                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4647314                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.992792                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2308214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2308207                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2307220                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          987                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       191413                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         4993                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     95587120                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.625736                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.682647                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     38398796     40.17%     40.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9443708      9.88%     50.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1760043      1.84%     51.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3509552      3.67%     55.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2294823      2.40%     57.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1408380      1.47%     59.44% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       625691      0.65%     60.09% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2063115      2.16%     62.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     36083012     37.75%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     95587120                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    218499217                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     346573689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           96850945                       # Number of memory references committed
system.switch_cpus0.commit.loads             72619172                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          21931015                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         162992484                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          246379418                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2306944                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         3421      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    169100770     48.79%     48.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       583610      0.17%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      8645847      2.49%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5765414      1.66%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     53.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      4036005      1.16%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     24181381      6.98%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4031569      1.16%     62.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2878371      0.83%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     29347971      8.47%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1148385      0.33%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     27687338      7.99%     80.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     10396756      3.00%     83.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     44931834     12.96%     96.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     13835017      3.99%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    346573689                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     36083012                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         4578772                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44482978                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38015135                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      8532443                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          6558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4642918                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     346857958                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2057                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           72652653                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           24237787                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                28980                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  514                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        29774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             218799058                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           21960604                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      9262748                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             95579151                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          13934                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         25410796                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     95615892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.629338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.606762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        39721393     41.54%     41.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3567389      3.73%     45.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3406742      3.56%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         6592832      6.90%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2245235      2.35%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2269640      2.37%     60.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1804641      1.89%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2358166      2.47%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        33649854     35.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     95615892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.229556                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.287129                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           25410796                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   11                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            7981936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          48202                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1754                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         14392                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31856582196                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          6558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8637492                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       27150008                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         42431044                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     17390784                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     346820843                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       514501                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5133944                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8931164                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         63898                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    362514475                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          866676390                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       360396892                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        257457454                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    362237504                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          276800                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         44826173                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               406269210                       # The number of ROB reads
system.switch_cpus0.rob.writes              693559288                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        218499217                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          346573689                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         442974                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       442961                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1512                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       154877                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         154875                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998709                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts        66723                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         1511                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     95646206                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.800616                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.162067                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     78742276     82.33%     82.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4890564      5.11%     87.44% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2058130      2.15%     89.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      1289859      1.35%     90.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       856942      0.90%     91.84% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       406489      0.42%     92.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       361866      0.38%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       252539      0.26%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6787541      7.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     95646206                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     69655804                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      76575911                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           30050363                       # Number of memory references committed
system.switch_cpus1.commit.loads             21482795                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            441766                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          66288670                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           34587626                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     11129278     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     21782307     28.45%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       429912      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     13184051     17.22%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      5749978      7.51%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     15732817     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      8567568     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     76575911                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6787541                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1227154                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     84654182                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles          7125166                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2647292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          1778                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       153752                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts      76653513                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           21522151                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            8568690                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                22856                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  491                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         7182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              69800520                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             442974                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       154882                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             95646685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           3558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines          6074853                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            7                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     95655646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.802164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.199514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        82877722     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1          686915      0.72%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          541028      0.57%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3          739498      0.77%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1374789      1.44%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1732268      1.81%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1074563      1.12%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7          894757      0.94%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8         5734106      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     95655646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.004630                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.729632                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            6074853                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2568063                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          42269                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          570                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         12389                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       1147167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31856582196                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          1778                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2382036                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       29027874                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles          8580965                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55662919                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts      76646358                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       5969116                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      45973233                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       7386101                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands     68808728                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          232908250                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups        69999001                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        127981994                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps     68748571                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps           60142                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         13975971                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               165501299                       # The number of ROB reads
system.switch_cpus1.rob.writes              153294738                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         69655804                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           76575911                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29876565                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29683530                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117267                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10251596                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10251397                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998059                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14381                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7786                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7582                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          204                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7124011                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117202                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     94595445                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.473107                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.468964                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     17277195     18.26%     18.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     19350617     20.46%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       104091      0.11%     38.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9702935     10.26%     49.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       154726      0.16%     49.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       341032      0.36%     49.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6        21810      0.02%     49.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      9131333      9.65%     59.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     38511706     40.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     94595445                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135507                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821149                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404660                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133346                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081284                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737083                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942017     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454303     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795580      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135507                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     38511706                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         6891110                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     33989989                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         40803614                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     13733928                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174354                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10144567                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434231518                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          330                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50264305                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2291965                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       155187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258431309                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29876565                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10273360                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             95263391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348838                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20356761                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     95592997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.604433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.594644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        25269367     26.43%     26.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9187204      9.61%     36.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          791529      0.83%     36.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7985298      8.35%     45.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1709540      1.79%     47.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          996560      1.04%     48.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          945807      0.99%     49.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1731909      1.81%     50.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46975783     49.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     95592997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.312303                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.701409                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20356761                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             153944                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2032651                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1889001                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           251                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31856582196                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174354                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13367321                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        4530835                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          231                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         48019774                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     29500480                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432900434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13610                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12310682                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         72686                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11789614                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508898249                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025814327                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381687457                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365806512                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500241899                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8656185                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         69011423                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               485600905                       # The number of ROB reads
system.switch_cpus2.rob.writes              861516719                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135507                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       50371079                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     31393927                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1001051                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     21487189                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21063851                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.029812                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        7955965                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2763828                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2573053                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       190775                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116230                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     50632025                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       941569                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     88761706                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.853150                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.285052                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15480212     17.44%     17.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6980712      7.86%     25.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4875271      5.49%     30.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9728103     10.96%     41.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3088688      3.48%     45.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2169307      2.44%     47.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3276898      3.69%     51.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3304510      3.72%     55.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     39858005     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     88761706                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    239063341                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     430773848                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          126382215                       # Number of memory references committed
system.switch_cpus3.commit.loads             87769494                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          42333625                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          89672490                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          378436418                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6632739                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2307567      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    256907150     59.64%     60.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       903044      0.21%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       977544      0.23%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2811474      0.65%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        76900      0.02%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     16433298      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        58985      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7097025      1.65%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       569607      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16218094      3.76%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        30945      0.01%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     54176969     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     32631091      7.57%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     33592525      7.80%     98.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      5981630      1.39%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    430773848                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     39858005                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5698499                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     14680833                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68386114                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5828332                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        956130                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     20429342                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        59994                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     499789988                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       347024                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           94278175                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           40781939                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               615649                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               104115                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       955277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             282284416                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           50371079                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     31592869                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             93579021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2031224                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         43495146                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     95549910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.357436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.948950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11264213     11.79%     11.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4017291      4.20%     15.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6326030      6.62%     22.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4141752      4.33%     26.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11542435     12.08%     39.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3120320      3.27%     42.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8152002      8.53%     50.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3762362      3.94%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        43223505     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     95549910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.526534                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.950748                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           43495146                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   57                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13750909120206                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           17555516                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       10885437                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         5606                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        16571                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4724910                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        57790                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31856582196                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        956130                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8560125                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6387875                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         71264512                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8381265                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     493530258                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        36469                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2253871                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1760152                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2929446                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    499351782                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1300366572                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       690429885                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        150983213                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    435292887                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        64058826                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         22022487                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               530309574                       # The number of ROB reads
system.switch_cpus3.rob.writes              969601028                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        239063341                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          430773848                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
