# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# File: D:\GitHub\Projekt5\DigitalThereminVHDL\synth\Test_codec\digital_theremin.csv
# Generated on: Thu Jan 09 09:15:13 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
AUD_BCLK,Input,PIN_H7,8A,B8A_N0,PIN_H7,3.3-V LVTTL,,,,,,,,,,,,,
AUD_DACDAT,Output,PIN_J7,8A,B8A_N0,PIN_J7,3.3-V LVTTL,,,,,,,,,,,,,
AUD_DACLRCK,Input,PIN_H8,8A,B8A_N0,PIN_H8,3.3-V LVTTL,,,,,,,,,,,,,
AUD_XCK,Output,PIN_G7,8A,B8A_N0,PIN_G7,3.3-V LVTTL,,,,,,,,,,,,,
clk,Input,PIN_AF14,3B,B3B_N0,PIN_AF14,3.3-V LVTTL,,,,,,,,,,,,,
I2C_SCLK,Output,PIN_J12,8A,B8A_N0,PIN_J12,3.3-V LVTTL,,,,,,,,,,,,,
I2C_SDAT,Bidir,PIN_K12,8A,B8A_N0,PIN_K12,3.3-V LVTTL,,,,,,,,,,,,,
key[3],Input,PIN_Y16,3B,B3B_N0,PIN_Y16,3.3-V LVTTL,,,,,,,,,,,,,
key[2],Input,PIN_W15,3B,B3B_N0,PIN_W15,3.3-V LVTTL,,,,,,,,,,,,,
key[1],Input,PIN_AA15,3B,B3B_N0,PIN_AA15,3.3-V LVTTL,,,,,,,,,,,,,
key[0],Input,PIN_AA14,3B,B3B_N0,PIN_AA14,3.3-V LVTTL,,,,,,,,,,,,,
square_freq,Input,PIN_AK16,4A,B4A_N0,PIN_AK16,3.3-V LVTTL,,,,,,,,,,,,,
