$comment
	File created using the following command:
		vcd file MuxDemo.msim.vcd -direction
$end
$date
	Tue Dec 07 15:53:44 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module muxdemo4_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % f $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_f $end
$var wire 1 0 ww_a $end
$var wire 1 1 ww_b $end
$var wire 1 2 ww_c $end
$var wire 1 3 ww_d $end
$var wire 1 4 \f~output_o\ $end
$var wire 1 5 \d~input_o\ $end
$var wire 1 6 \c~input_o\ $end
$var wire 1 7 \a~input_o\ $end
$var wire 1 8 \b~input_o\ $end
$var wire 1 9 \inst|inst4|23~0_combout\ $end
$var wire 1 : \ALT_INV_c~input_o\ $end
$var wire 1 ; \ALT_INV_d~input_o\ $end
$var wire 1 < \ALT_INV_a~input_o\ $end
$var wire 1 = \ALT_INV_b~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
1:
1;
1<
1=
$end
#50000
1!
10
17
0<
19
14
1/
1%
#100000
0!
1"
00
11
18
07
1<
0=
#150000
1!
10
17
0<
#200000
0!
0"
1#
00
01
12
16
08
07
1<
1=
0:
#250000
1!
10
17
0<
#300000
0!
1"
00
11
18
07
1<
0=
#350000
1!
10
17
0<
09
04
0/
0%
#400000
0!
0"
0#
1$
00
01
02
13
15
06
08
07
1<
1=
1:
0;
19
14
1/
1%
#450000
1!
10
17
0<
#500000
0!
1"
00
11
18
07
1<
0=
#550000
1!
10
17
0<
#600000
0!
0"
1#
00
01
12
16
08
07
1<
1=
0:
#650000
1!
10
17
0<
#700000
0!
1"
00
11
18
07
1<
0=
#750000
1!
10
17
0<
#800000
0!
0"
0#
0$
00
01
02
03
05
06
08
07
1<
1=
1:
1;
09
04
0/
0%
#850000
1!
10
17
0<
19
14
1/
1%
#900000
0!
1"
00
11
18
07
1<
0=
#950000
1!
10
17
0<
#1000000
