--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17316 paths analyzed, 896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.066ns.
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_4 (SLICE_X25Y29.C1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR1_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.006ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR1_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DMUX    Tshcko                0.461   countC<13>
                                                       countC_14
    SLICE_X28Y37.A2      net (fanout=2)        0.762   countC<14>
    SLICE_X28Y37.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X27Y39.C5      net (fanout=10)       0.779   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.C1      net (fanout=30)       1.161   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_4_rstpot
                                                       CHAR1_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.006ns (1.452ns logic, 3.554ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR1_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.435 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR1_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X28Y37.B3      net (fanout=2)        0.705   countC<10>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.C1      net (fanout=30)       1.161   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_4_rstpot
                                                       CHAR1_p_4
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.452ns logic, 3.456ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X28Y37.B1      net (fanout=2)        0.647   countC<12>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.C1      net (fanout=30)       1.161   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_4_rstpot
                                                       CHAR1_p_4
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (1.452ns logic, 3.398ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_3 (SLICE_X25Y29.B3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR1_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR1_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DMUX    Tshcko                0.461   countC<13>
                                                       countC_14
    SLICE_X28Y37.A2      net (fanout=2)        0.762   countC<14>
    SLICE_X28Y37.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X27Y39.C5      net (fanout=10)       0.779   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.B3      net (fanout=30)       1.041   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_3_rstpot
                                                       CHAR1_p_3
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.452ns logic, 3.434ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR1_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.435 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR1_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X28Y37.B3      net (fanout=2)        0.705   countC<10>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.B3      net (fanout=30)       1.041   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_3_rstpot
                                                       CHAR1_p_3
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (1.452ns logic, 3.336ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X28Y37.B1      net (fanout=2)        0.647   countC<12>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.B3      net (fanout=30)       1.041   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_3_rstpot
                                                       CHAR1_p_3
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (1.452ns logic, 3.278ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_2 (SLICE_X25Y29.A3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR1_p_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR1_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.DMUX    Tshcko                0.461   countC<13>
                                                       countC_14
    SLICE_X28Y37.A2      net (fanout=2)        0.762   countC<14>
    SLICE_X28Y37.A       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X27Y39.C5      net (fanout=10)       0.779   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.A3      net (fanout=30)       1.033   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_2_rstpot
                                                       CHAR1_p_2
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.452ns logic, 3.426ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_10 (FF)
  Destination:          CHAR1_p_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.435 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_10 to CHAR1_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y35.BMUX    Tshcko                0.461   countC<4>
                                                       countC_10
    SLICE_X28Y37.B3      net (fanout=2)        0.705   countC<10>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.A3      net (fanout=30)       1.033   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_2_rstpot
                                                       CHAR1_p_2
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.452ns logic, 3.328ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.435 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y37.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X28Y37.B1      net (fanout=2)        0.647   countC<12>
    SLICE_X28Y37.B       Tilo                  0.205   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X27Y39.C3      net (fanout=10)       0.738   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X27Y39.C       Tilo                  0.259   _n0338
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X28Y33.D5      net (fanout=4)        0.852   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X28Y33.D       Tilo                  0.205   CHAR1_p<23>
                                                       _n03427
    SLICE_X25Y29.A3      net (fanout=30)       1.033   _n0342
    SLICE_X25Y29.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_2_rstpot
                                                       CHAR1_p_2
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.452ns logic, 3.270ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_15 (SLICE_X28Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_15 (FF)
  Destination:          CHAR0_p_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_15 to CHAR0_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.DQ      Tcko                  0.200   CHAR0_p<15>
                                                       CHAR0_p_15
    SLICE_X28Y47.D6      net (fanout=3)        0.023   CHAR0_p<15>
    SLICE_X28Y47.CLK     Tah         (-Th)    -0.190   CHAR0_p<15>
                                                       CHAR0_p_15_rstpot
                                                       CHAR0_p_15
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_21 (SLICE_X28Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_p_21 (FF)
  Destination:          CHAR1_p_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_p_21 to CHAR1_p_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.AQ      Tcko                  0.200   CHAR1_p<23>
                                                       CHAR1_p_21
    SLICE_X28Y33.A6      net (fanout=3)        0.027   CHAR1_p<21>
    SLICE_X28Y33.CLK     Tah         (-Th)    -0.190   CHAR1_p<23>
                                                       CHAR1_p_21_rstpot
                                                       CHAR1_p_21
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_10 (SLICE_X28Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_p_10 (FF)
  Destination:          CHAR2_p_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_p_10 to CHAR2_p_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y44.AQ      Tcko                  0.200   CHAR2_p<13>
                                                       CHAR2_p_10
    SLICE_X28Y44.A6      net (fanout=3)        0.028   CHAR2_p<10>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   CHAR2_p<13>
                                                       CHAR2_p_10_rstpot
                                                       CHAR2_p_10
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_0/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countD<3>/CLK
  Logical resource: countD_1/CK
  Location pin: SLICE_X32Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.066|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17316 paths, 0 nets, and 1306 connections

Design statistics:
   Minimum period:   5.066ns{1}   (Maximum frequency: 197.394MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 17:30:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



