--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab8_TopModule.twx Lab8_TopModule.ncd -o
Lab8_TopModule.twr Lab8_TopModule.pcf -ucf uc_no_future.ucf

Design file:              Lab8_TopModule.ncd
Physical constraint file: Lab8_TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dump_mem    |    0.796(R)|      FAST  |    1.433(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.754(R)|      FAST  |    1.324(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        14.091(R)|      SLOW  |         5.004(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        14.049(R)|      SLOW  |         4.937(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        13.363(R)|      SLOW  |         4.559(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        13.760(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        13.494(R)|      SLOW  |         4.682(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        13.879(R)|      SLOW  |         4.805(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        13.059(R)|      SLOW  |         4.555(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dump_mem       |a              |   10.457|
dump_mem       |b              |   10.613|
dump_mem       |c              |    9.927|
dump_mem       |d              |   10.439|
dump_mem       |e              |   10.025|
dump_mem       |f              |   10.558|
dump_mem       |g              |    9.738|
---------------+---------------+---------+


Analysis completed Wed May 09 18:21:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 702 MB



