# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica6.srcs/sources_1/new/Registro16.vhd" \
"../../../../Practica6.srcs/sim_1/new/Sim_Registro16.vhd" \

# Do not sort compile order
nosort
