<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>ID_DFR0_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_DFR0_EL1, AArch32 Debug Feature Register 0</h1><p>The ID_DFR0_EL1 characteristics are:</p><h2>Purpose</h2><p>Provides top level information about the debug system in AArch32 state.</p><p>Must be interpreted with the Main ID Register, <a href="AArch64-midr_el1.html">MIDR_EL1</a>.</p><p>For general information about the interpretation of the ID registers see <span class="xref"><del>'</del>Principles of the ID scheme for fields in ID registers<del>' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1</del></span>.</p><h2>Configuration</h2><p>AArch64 System register ID_DFR0_EL1 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-id_dfr0.html">ID_DFR0[31:0]
            </a>.
          </p><p><ins>This</ins><del>In</del> <ins>register</ins><del>an</del> <ins>is</ins><del>implementation</del> <ins>present</ins><del>that</del> <del>supports </del>only<ins>
    when</ins> <ins>AArch32</ins><del>AArch64</del> <ins>is supported at any Exception level.
      
    Otherwise</ins><del>state</del>, <ins>direct</ins><del>this</del> <ins>accesses</ins><del>register</del> <ins>to ID_DFR0_EL1 are</ins><del>is</del> <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2><p>ID_DFR0_EL1 is a 64-bit register.</p><h2>Field descriptions</h2><p>The ID_DFR0_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63"><ins class="nocount">RES0</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#TraceFilt_31"><ins class="nocount">TraceFilt</ins></a></td><td class="lr" colspan="4"><a href="#PerfMon_27"><ins class="nocount">PerfMon</ins></a></td><td class="lr" colspan="4"><a href="#MProfDbg_23"><ins class="nocount">MProfDbg</ins></a></td><td class="lr" colspan="8"><a href="#0_19"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="4"><a href="#MMapDbg_11"><ins class="nocount">MMapDbg</ins></a></td><td class="lr" colspan="4"><a href="#CopSDbg_7"><ins class="nocount">CopSDbg</ins></a></td><td class="lr" colspan="4"><a href="#CopDbg_3"><ins class="nocount">CopDbg</ins></a></td></tr></tbody><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot></table><table class="regdiagram"><thead><tr><td><del class="nocount">63</del></td><td><del class="nocount">62</del></td><td><del class="nocount">61</del></td><td><del class="nocount">60</del></td><td><del class="nocount">59</del></td><td><del class="nocount">58</del></td><td><del class="nocount">57</del></td><td><del class="nocount">56</del></td><td><del class="nocount">55</del></td><td><del class="nocount">54</del></td><td><del class="nocount">53</del></td><td><del class="nocount">52</del></td><td><del class="nocount">51</del></td><td><del class="nocount">50</del></td><td><del class="nocount">49</del></td><td><del class="nocount">48</del></td><td><del class="nocount">47</del></td><td><del class="nocount">46</del></td><td><del class="nocount">45</del></td><td><del class="nocount">44</del></td><td><del class="nocount">43</del></td><td><del class="nocount">42</del></td><td><del class="nocount">41</del></td><td><del class="nocount">40</del></td><td><del class="nocount">39</del></td><td><del class="nocount">38</del></td><td><del class="nocount">37</del></td><td><del class="nocount">36</del></td><td><del class="nocount">35</del></td><td><del class="nocount">34</del></td><td><del class="nocount">33</del></td><td><del class="nocount">32</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63"><del class="nocount">RES0</del></a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#TraceFilt_31"><del class="nocount">TraceFilt</del></a></td><td class="lr" colspan="4"><a href="#PerfMon_27"><del class="nocount">PerfMon</del></a></td><td class="lr" colspan="4"><a href="#MProfDbg_23"><del class="nocount">MProfDbg</del></a></td><td class="lr" colspan="4"><a href="#MMapTrc_19"><del class="nocount">MMapTrc</del></a></td><td class="lr" colspan="4"><a href="#CopTrc_15"><del class="nocount">CopTrc</del></a></td><td class="lr" colspan="4"><a href="#MMapDbg_11"><del class="nocount">MMapDbg</del></a></td><td class="lr" colspan="4"><a href="#CopSDbg_7"><del class="nocount">CopSDbg</del></a></td><td class="lr" colspan="4"><a href="#CopDbg_3"><del class="nocount">CopDbg</del></a></td></tr></tbody><tfoot><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></tfoot></table><div class="text_before_fields"></div><h4 id="0_63">
                Bits [63:32]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="TraceFilt_31">TraceFilt, bits [31:28]
                  </h4><p>Armv8.4 Self-hosted Trace Extension version. Defined values are:</p><table class="valuetable"><tr><th>TraceFilt</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Armv8.4 Self-hosted Trace Extension not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Armv8.4 Self-hosted Trace Extension implemented.</p></td></tr></table><p>All other values are reserved.</p><p><span class="xref">ARMv8.4-Trace</span> implements the functionality added by the value <span class="binarynumber">0b0001</span>.</p><p>From Armv8.3, the permitted values are <span class="binarynumber">0b0000</span> and <span class="binarynumber">0b0001</span>.</p><h4 id="PerfMon_27">PerfMon, bits [27:24]
                  </h4><p>Performance Monitors Extension version.</p><p>This field does not follow the standard ID scheme, but uses the Alternative ID scheme described in <span class="xref">'Alternative ID scheme used for the Performance Monitors Extension version' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.1.4</span>.</p><p>Defined values are:</p><table class="valuetable"><tr><th>PerfMon</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Performance Monitors Extension not implemented.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Performance Monitors Extension version 1 implemented, PMUv1.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Performance Monitors Extension version 2 implemented, PMUv2.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Performance Monitors Extension version 3 implemented, PMUv3.</p></td></tr><tr><td class="bitfield">0b0100</td><td><p>PMUv3 for Armv8.1. As <span class="binarynumber">0b0011</span>, and also includes support for:</p><ul><li>Extended 16-bit <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a>.evtCount field.
</li><li>If EL2 is implemented, the <a href="AArch32-hdcr.html">HDCR</a>.HPMD control bit.
</li></ul></td></tr><tr><td class="bitfield">0b0101</td><td><p>PMUv3 for Armv8.4. As <span class="binarynumber">0b0100</span> and also includes support for the <a href="AArch32-pmmir.html">PMMIR</a> register.</p></td></tr><tr><td class="bitfield">0b0110</td><td><p>PMUv3 for Armv8.5. As <span class="binarynumber">0b0101</span> and also includes support for:</p><ul><li>64-bit event counters.
</li><li>If EL2 is implemented, the <a href="AArch32-hdcr.html">HDCR</a>.HCCD control bit.
</li><li>If EL3 is implemented, the <a href="AArch32-sdcr.html">SDCR</a>.SCCD control bit.
</li></ul></td></tr><tr><td class="bitfield">0b1111</td><td><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> form of performance monitors supported, PMUv3 not supported. Arm does not recommend this value in new implementations.</p></td></tr></table><p><span class="xref">ARMv8.1-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0100</span>.</p><p><span class="xref">ARMv8.4-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0101</span>.</p><p><span class="xref">ARMv8.5-PMU</span> implements the functionality added by the value <span class="binarynumber">0b0110</span>.</p><p>All other values are reserved.</p><p>In any Armv8 implementation, the values <span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span> are not permitted.</p><p>From Armv8.1, the value <span class="binarynumber">0b0011</span> is not permitted.</p><p>From Armv8.4, the value <span class="binarynumber">0b0100</span> is not permitted.</p><p>From Armv8.5, the value <span class="binarynumber">0b0101</span> is not permitted.</p><div class="note"><span class="note-header">Note</span><p>In Armv7, the value <span class="binarynumber">0b0000</span> can mean that PMUv1 is implemented. PMUv1 is not permitted in an Armv8 implementation.</p></div><h4 id="MProfDbg_23">MProfDbg, bits [23:20]
                  </h4><p>M Profile Debug. Support for memory-mapped debug model for M profile processors. Defined values are:</p><table class="valuetable"><tr><th>MProfDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Not supported.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Support for M profile Debug architecture, with memory-mapped access.</p></td></tr></table><p>All other values are reserved.</p><p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0000</span>.</p><table class="valuetable"><tr><th><del>MMapTrc</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0000</del></td><td><p><del>Not supported.</del></p></td></tr><tr><td class="bitfield"><del>0b0001</del></td><td><p><del>Support for Arm trace architecture, with memory-mapped access.</del></p></td></tr></table><p><del>All other values are reserved.</del></p><p><del>In Armv8-A, the permitted values are </del><span class="binarynumber"><del>0b0000</del></span><del> and </del><span class="binarynumber"><del>0b0001</del></span><del>.</del></p><p><del>See the ETM Architecture Specification for more information.</del></p><h4 id="CopTrc_15"><del>CopTrc, bits [15:12]
                  </del></h4><p><del>Support for System registers-based trace model, using registers in the coproc == </del><span class="binarynumber"><del>0b1110</del></span><del> encoding space. Defined values are:</del></p><table class="valuetable"><tr><th><del>CopTrc</del></th><th><del>Meaning</del></th></tr><tr><td class="bitfield"><del>0b0000</del></td><td><p><del>Not supported.</del></p></td></tr><tr><td class="bitfield"><del>0b0001</del></td><td><p><del>Support for Arm trace architecture, with System registers access.</del></p></td></tr></table><p><del>All other values are reserved.</del></p><p><del>In Armv8-A, the permitted values are </del><span class="binarynumber"><del>0b0000</del></span><del> and </del><span class="binarynumber"><del>0b0001</del></span><del>.</del></p><p><del>See the ETM Architecture Specification for more information.</del></p><h4 id="0_19">
                <ins>Bits</ins><del>MMapTrc,</del> <del>bits </del>[19:<ins>12</ins><del>16</del>]
              </h4><p><ins>Reserved,</ins><del>Memory Mapped Trace. Support for memory-mapped trace model. Defined values are:</del> <span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><h4 id="MMapDbg_11">MMapDbg, bits [11:8]
                  </h4><p>Memory Mapped Debug. Support for v7 memory-mapped debug model, for A and R profile processors.</p><p>In Armv8-A, this field is <span class="arm-defined-word">RES0</span>.</p><p>The optional memory map defined by Armv8 is not compatible with Armv7.</p><h4 id="CopSDbg_7">CopSDbg, bits [7:4]
                  </h4><p>Support for  a System registers-based Secure debug model, using registers in the coproc = <span class="binarynumber">0b1110</span> encoding space, for an A profile processor that includes EL3.</p><p>If EL3 is not implemented and the implemented Security state is Non-secure state, this field is <span class="arm-defined-word">RES0</span>. Otherwise, this field reads the same as bits [3:0].</p><h4 id="CopDbg_3">CopDbg, bits [3:0]
                  </h4><p>Support for System registers-based debug model, using registers in the coproc == <span class="binarynumber">0b1110</span> encoding space, for A and R profile processors. Defined values are:</p><table class="valuetable"><tr><th>CopDbg</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Not supported.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Support for Armv6, v6 Debug architecture, with System registers access.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Support for Armv6, v6.1 Debug architecture, with System registers access.</p></td></tr><tr><td class="bitfield">0b0100</td><td><p>Support for Armv7, v7 Debug architecture, with System registers access.</p></td></tr><tr><td class="bitfield">0b0101</td><td><p>Support for Armv7, v7.1 Debug architecture, with System registers access.</p></td></tr><tr><td class="bitfield">0b0110</td><td><p>Support for Armv8 debug architecture, with System registers access.</p></td></tr><tr><td class="bitfield">0b0111</td><td><p>Support for Armv8 debug architecture, with System registers access, and Virtualization Host extensions.</p></td></tr><tr><td class="bitfield">0b1000</td><td><p>Support for Armv8.2 debug architecture.</p></td></tr><tr><td class="bitfield">0b1001</td><td><p>Support for Armv8.4 debug architecture.</p></td></tr></table><p>All other values are reserved.</p><p>In any Armv8 implementation, the values <span class="binarynumber">0b0000</span>, <span class="binarynumber">0b0010</span>, <span class="binarynumber">0b0011</span>, <span class="binarynumber">0b0100</span>, and <span class="binarynumber">0b0101</span> are not permitted.</p><p>If <span class="xref">ARMv8.1-VHE</span> is not implemented, the only permitted value is <span class="binarynumber">0b0110</span>.</p><p>In an Armv8.0 implementation, the value <span class="binarynumber">0b1000</span> is not permitted.</p><div class="text_after_fields"></div><div class="access_mechanisms"><h2>Accessing the ID_DFR0_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt>, ID_DFR0_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if IsFeatureImplemented("ARMv8.4-IDST") then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        return ID_DFR0_EL1;
elsif PSTATE.EL == EL2 then
    return ID_DFR0_EL1;
elsif PSTATE.EL == EL3 then
    return ID_DFR0_EL1;
              </p></div><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>