
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 385.262 ; gain = 6.891
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.238 ; gain = 104.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (1#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (2#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_debounce_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_debounce_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debounce_0_0' (3#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_debounce_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_debounce_0_1' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_debounce_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debounce_0_1' (4#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_debounce_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_img_proc_top_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_img_proc_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_img_proc_top_0_0' (5#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_img_proc_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mux_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_mux_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mux_0_0' (6#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_mux_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_capture_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_capture_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_capture_0_0' (7#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_capture_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_controller_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_controller_0_0' (8#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ov7670_vga_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_vga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ov7670_vga_0_0' (9#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ov7670_vga_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps2_top_0_0' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ps2_top_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps2_top_0_0' (10#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_ps2_top_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb444_to_gray_12bit_0_2' [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_rgb444_to_gray_12bit_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb444_to_gray_12bit_0_2' (11#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/.Xil/Vivado-37268-gougou/realtime/design_1_rgb444_to_gray_12bit_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (12#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (13#1) [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design design_1 has unconnected port ctrl_0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 557.883 ; gain = 161.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 557.883 ; gain = 161.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 557.883 ; gain = 161.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_vga_0_0/design_1_ov7670_vga_0_0/design_1_ov7670_vga_0_0_in_context.xdc] for cell 'design_1_i/ov7670_vga_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_vga_0_0/design_1_ov7670_vga_0_0/design_1_ov7670_vga_0_0_in_context.xdc] for cell 'design_1_i/ov7670_vga_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/design_1_ov7670_controller_0_0/design_1_ov7670_controller_0_0_in_context.xdc] for cell 'design_1_i/ov7670_controller_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_controller_0_0/design_1_ov7670_controller_0_0/design_1_ov7670_controller_0_0_in_context.xdc] for cell 'design_1_i/ov7670_controller_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0_in_context.xdc] for cell 'design_1_i/ov7670_capture_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0/design_1_ov7670_capture_0_0_in_context.xdc] for cell 'design_1_i/ov7670_capture_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/design_1_debounce_0_0/design_1_debounce_0_0_in_context.xdc] for cell 'design_1_i/debounce_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_0/design_1_debounce_0_0/design_1_debounce_0_0_in_context.xdc] for cell 'design_1_i/debounce_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rgb444_to_gray_12bit_0_2/design_1_rgb444_to_gray_12bit_0_2/design_1_rgb444_to_gray_12bit_0_2_in_context.xdc] for cell 'design_1_i/rgb444_to_gray_12bit_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rgb444_to_gray_12bit_0_2/design_1_rgb444_to_gray_12bit_0_2/design_1_rgb444_to_gray_12bit_0_2_in_context.xdc] for cell 'design_1_i/rgb444_to_gray_12bit_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_1/design_1_debounce_0_1/design_1_debounce_0_1_in_context.xdc] for cell 'design_1_i/debounce_1'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_debounce_0_1/design_1_debounce_0_1/design_1_debounce_0_1_in_context.xdc] for cell 'design_1_i/debounce_1'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_img_proc_top_0_0/design_1_img_proc_top_0_0/design_1_img_proc_top_0_0_in_context.xdc] for cell 'design_1_i/img_proc_top_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_img_proc_top_0_0/design_1_img_proc_top_0_0/design_1_img_proc_top_0_0_in_context.xdc] for cell 'design_1_i/img_proc_top_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/design_1_mux_0_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_mux_0_0/design_1_mux_0_0/design_1_mux_0_0_in_context.xdc] for cell 'design_1_i/mux_0'
Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ps2_top_0_0/design_1_ps2_top_0_0/design_1_ps2_top_0_0_in_context.xdc] for cell 'design_1_i/ps2_top_0'
Finished Parsing XDC File [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ps2_top_0_0/design_1_ps2_top_0_0/design_1_ps2_top_0_0_in_context.xdc] for cell 'design_1_i/ps2_top_0'
Parsing XDC File [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/constrs_1/new/OV7670_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_0_IBUF'. [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/constrs_1/new/OV7670_constraints.xdc:14]
Finished Parsing XDC File [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/constrs_1/new/OV7670_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/constrs_1/new/OV7670_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/constrs_1/new/OV7670_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.621 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.621 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 851.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 851.621 ; gain = 454.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 851.621 ; gain = 454.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ov7670_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb444_to_gray_12bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debounce_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/img_proc_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps2_top_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 851.621 ; gain = 454.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 851.621 ; gain = 454.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1 has unconnected port ctrl_0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 851.621 ; gain = 454.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out3' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 879.398 ; gain = 482.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 879.398 ; gain = 482.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_blk_mem_gen_0_0          |         1|
|2     |design_1_clk_wiz_0_0              |         1|
|3     |design_1_debounce_0_0             |         1|
|4     |design_1_debounce_0_1             |         1|
|5     |design_1_img_proc_top_0_0         |         1|
|6     |design_1_mux_0_0                  |         1|
|7     |design_1_ov7670_capture_0_0       |         1|
|8     |design_1_ov7670_controller_0_0    |         1|
|9     |design_1_ov7670_vga_0_0           |         1|
|10    |design_1_ps2_top_0_0              |         1|
|11    |design_1_rgb444_to_gray_12bit_0_2 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_blk_mem_gen_0_0          |     1|
|2     |design_1_clk_wiz_0_0              |     1|
|3     |design_1_debounce_0_0             |     1|
|4     |design_1_debounce_0_1             |     1|
|5     |design_1_img_proc_top_0_0         |     1|
|6     |design_1_mux_0_0                  |     1|
|7     |design_1_ov7670_capture_0_0       |     1|
|8     |design_1_ov7670_controller_0_0    |     1|
|9     |design_1_ov7670_vga_0_0           |     1|
|10    |design_1_ps2_top_0_0              |     1|
|11    |design_1_rgb444_to_gray_12bit_0_2 |     1|
|12    |IBUF                              |    16|
|13    |OBUF                              |    24|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   207|
|2     |  design_1_i |design_1 |   167|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 889.328 ; gain = 492.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 889.328 ; gain = 198.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 889.328 ; gain = 492.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 900.492 ; gain = 515.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 14:17:06 2025...
