
---------- Begin Simulation Statistics ----------
final_tick                               166181657500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    434                       # Simulator instruction rate (inst/s)
host_mem_usage                               34006108                       # Number of bytes of host memory used
host_op_rate                                      446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                160844.48                       # Real time elapsed on the host
host_tick_rate                                 672053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69797135                       # Number of instructions simulated
sim_ops                                      71747336                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108096                       # Number of seconds simulated
sim_ticks                                108096007500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.881018                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  268211                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               363031                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24999                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            319173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64598                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11765                       # Number of indirect misses.
system.cpu.branchPred.lookups                  591642                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  103038                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7223                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3268552                       # Number of instructions committed
system.cpu.committedOps                       3706088                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.251345                       # CPI: cycles per instruction
system.cpu.discardedOps                         74420                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1733916                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            898890                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           420342                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9268298                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235220                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5469                       # number of quiesce instructions executed
system.cpu.numCycles                         13895741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5469                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2046973     55.23%     55.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11892      0.32%     55.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                 996350     26.88%     82.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                650873     17.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3706088                       # Class of committed instruction
system.cpu.quiesceCycles                    159057871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4627443                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2315339                       # Transaction distribution
system.membus.trans_dist::ReadResp            2320098                       # Transaction distribution
system.membus.trans_dist::WriteReq            1476410                       # Transaction distribution
system.membus.trans_dist::WriteResp           1476410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4126                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1987                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4514                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        88242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       130152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7472842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7472842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7603593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       674560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       123441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       848381                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    239127068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    239127068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               239991641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3805852                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3805775    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      77      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3805852                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10440822900                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           112456250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              742093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21681999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98083615                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14427203075                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6062759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1515690                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7578448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1515690                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6062759                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7578448                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7578448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7578448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15156897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3174400                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3174400                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4984580                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4984580                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        88242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       565808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       713264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14860308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15274004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        17170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        17170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16317960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        80036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          329                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       123441                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      9050688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11409984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    237764648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    244383784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       274356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       274356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259796045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27117176875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18212034                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          751                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22082804610                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14518532000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13944345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      4243931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5911190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7881586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31981052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7881586                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5911190                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13792776                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13944345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      4243931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13792776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13792776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45773827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       225204                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       864180                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1512448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7049                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646025                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5911190                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13792776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       454707                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20158672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5911190                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2083370                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7994560                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5911190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19703965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2538077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28153232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2309737                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2309729                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1426688                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1426688                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       209176                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7223316                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         8606                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7472842                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      6691392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    231145512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       274356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    239127068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4706363                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4706363    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4706363                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11368227525                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12975184000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3801088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    226248192                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma       118784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54382976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000876119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35164000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56989931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2093030050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48502069                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48564236                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97066305                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2049378188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     83728236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56989931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2190096355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     86441984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    264241192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    151322664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    254214184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2701312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46821386                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4728842                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30451722                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7881586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630882436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    799677860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6062759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2444504641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    951853102                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1399891333                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2351744434                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7881586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2582735537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2199569193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6062759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796249075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          340                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       149793                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         201303                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       149793                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       149793                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       149793                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        201303                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    144703528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       225396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         410496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148229724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       264064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3801088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     86441984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91572096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        45196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2261002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2316146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        59392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1350656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1430814                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26738305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1338657471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2085146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3797513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1371278435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2442865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35164000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    799677860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7881586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1515690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       454707                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            847136709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2442865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     61902305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2138335331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7881586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1515690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2539853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3797513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2218415144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples    104588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3610346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      4307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370844750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4152750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1518615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2316151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1430814                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2316151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1430814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            144620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           144681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           144671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           144676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78553136585                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11574180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139317581585                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33934.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60184.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7342                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2158402                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1331249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2316128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1430814                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1986377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 101428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 221717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  17081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  22434                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.343941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.078371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.099366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6484      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6303      2.46%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4075      1.59%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4457      1.74%      8.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4853      1.90%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4224      1.65%     11.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3619      1.41%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4000      1.56%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       218006     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256021                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     472.999183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    845.834874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3560     72.74%     72.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.25%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.12%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.06%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     73.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.08%     73.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.16%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          454      9.28%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.14%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.08%     82.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.12%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.10%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.06%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.14%     83.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           24      0.49%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          699     14.28%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.06%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.04%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.04%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.06%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           64      1.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     292.363711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.381160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    445.340350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           3389     69.25%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            78      1.59%     70.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.41%     71.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.29%     71.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           15      0.31%     71.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.20%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.29%     72.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      0.18%     72.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.14%     72.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.04%     72.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.08%     72.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           10      0.20%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.04%     73.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.06%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.04%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.04%     73.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.04%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.04%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.04%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.04%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.02%     73.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.02%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      1.12%     74.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1245     25.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148149504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91572992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148230044                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91572096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1370.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       847.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1371.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    847.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108095919750                       # Total gap between requests
system.mem_ctrls.avgGap                      28848.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2890304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    144619560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       225716                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       266048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3801088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     86440896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26738304.835171643645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1337880679.820667743683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2088106.723090582294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3795736.859198986087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2461219.485835311934                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35163999.928489498794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 799667795.316122174263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7881586.190868335776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1515689.652090064483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 454706.895627019345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        45196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2261002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4126                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        59392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1350656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   3804537670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 134787293240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    461812825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    263937850                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46372222960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 161809129900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1696503344900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90702903165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51402642255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    740453240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84178.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59613.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    130492.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41150.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11239026.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2724426.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1256058.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6813619.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  20079157.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    964131.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         126332096.174986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         88176387.599995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4210175268.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1988515449                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1034860390.200517                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1221499248.786821                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1192744093.500039                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9862302934.013777                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.236514                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62058793740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5847660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40192491760                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10938                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18177822.888097                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    109933690.882370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5469    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545326750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66767144125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  99414513375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1226142                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1226142                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1226142                       # number of overall hits
system.cpu.icache.overall_hits::total         1226142                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10975625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10975625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10975625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10975625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1226395                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1226395                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1226395                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1226395                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43381.916996                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43381.916996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43381.916996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43381.916996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10575125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10575125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10575125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10575125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41798.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41798.913043                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1226142                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1226142                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10975625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10975625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1226395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1226395                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43381.916996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43381.916996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10575125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10575125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41798.913043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.517421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8837582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95027.763441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.517421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2453043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2453043                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1595486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1595486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1595486                       # number of overall hits
system.cpu.dcache.overall_hits::total         1595486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8318                       # number of overall misses
system.cpu.dcache.overall_misses::total          8318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    608982750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    608982750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    608982750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    608982750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1603804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1603804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1603804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1603804                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73212.641260                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73212.641260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73212.641260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73212.641260                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4125                       # number of writebacks
system.cpu.dcache.writebacks::total              4125                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6501                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6501                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6501                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        55324                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        55324                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    478631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    478631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    478631000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    478631000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    121661625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    121661625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73624.211660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73624.211660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73624.211660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73624.211660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.074995                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.074995                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       998637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          998637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    347847250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    347847250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1003186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1003186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76466.750934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76466.750934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5602                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5602                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    339257375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    339257375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    121661625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    121661625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004500                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75156.706912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75156.706912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.533916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.533916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       596849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         596849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    261135500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    261135500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       600618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       600618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69285.088883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69285.088883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        49722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        49722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139373625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139373625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70142.740312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70142.740312                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              166927                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.677127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6421717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6421717                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166181657500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               166183826875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    434                       # Simulator instruction rate (inst/s)
host_mem_usage                               34006108                       # Number of bytes of host memory used
host_op_rate                                      446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                160845.37                       # Real time elapsed on the host
host_tick_rate                                 672063                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69799717                       # Number of instructions simulated
sim_ops                                      71750529                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.108098                       # Number of seconds simulated
sim_ticks                                108098176875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.876441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  268351                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               363243                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            319227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           64598                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11765                       # Number of indirect misses.
system.cpu.branchPred.lookups                  591999                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  103163                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7223                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3271134                       # Number of instructions committed
system.cpu.committedOps                       3709281                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.249050                       # CPI: cycles per instruction
system.cpu.discardedOps                         74471                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1735428                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            899507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           420595                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9268803                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235347                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     5469                       # number of quiesce instructions executed
system.cpu.numCycles                         13899212                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      5469                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2048813     55.23%     55.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11892      0.32%     55.56% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.56% # Class of committed instruction
system.cpu.op_class_0::MemRead                 997091     26.88%     82.44% # Class of committed instruction
system.cpu.op_class_0::MemWrite                651484     17.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3709281                       # Class of committed instruction
system.cpu.quiesceCycles                    159057871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4630409                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2315510                       # Transaction distribution
system.membus.trans_dist::ReadResp            2320280                       # Transaction distribution
system.membus.trans_dist::WriteReq            1476410                       # Transaction distribution
system.membus.trans_dist::WriteResp           1476410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4128                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2470                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1987                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4517                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        22406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        88242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       130161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7473192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7473192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7603952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        44812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       674880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       123441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       848701                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    239138464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    239138464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               240003357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3806026                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000020                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3805949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      77      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3806026                       # Request fanout histogram
system.membus.reqLayer6.occupancy         10441011400                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           112456250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              742093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            21681999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           98100130                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        14428186395                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      6062637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1515659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      7578296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1515659                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      6062637                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      7578296                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      7578296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      7578296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     15156592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      3174400                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      3174400                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4984937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4984937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        31400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        88242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       565808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       713264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14860308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     15274004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        17884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        17884                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     16318674                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        80036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          329                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       123441                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      9050688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     11409984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    237764648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    244383784                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       285752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       285752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    259807441                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        27118425875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.1                       # Network utilization (%)
system.acctest.local_bus.numRequests         18212748                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          751                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  22083874610                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         20.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  14518889000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3457024                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       727040                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13944065                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      4243846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5911071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7881428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31980410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7881428                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5911071                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13792499                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13944065                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      4243846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13792499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13792499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45772909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2179072                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       236600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       875576                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1512448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7406                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646382                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5911071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13792499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       454698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20158268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5911071                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2188751                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8099822                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5911071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19703570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2643449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28258090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2309908                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2309908                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1426688                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1426688                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       209176                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7223316                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         8956                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7473192                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      6691392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    231145512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       285752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    239138464                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4706534                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4706534    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4706534                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  11368398525                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12976076000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      3801088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    226248192                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma       118784                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54382976                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2000835965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     35163294                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     56988787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092988046                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48501096                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48563261                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97064357                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2049337060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     83726555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     56988787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2190052403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    176291880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     86441984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    264241192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    102891520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    151322664                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    254214184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     44072970                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2701312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     46821386                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     25722880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4728842                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     30451722                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7881428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1630849706                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    799661812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      6062637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2444455583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    951833999                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1399863239                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2351697238                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7881428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2582683705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2199525051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      6062637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796152821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21760                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          340                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       149790                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         201298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       149790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       149790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       149790                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        201298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      2890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    144703528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       236600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         410688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          148241120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       264192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      3801088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     86441984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91572224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        45196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2261002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2316325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        59392                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1350656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1430816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26737768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1338630606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2188751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3799213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1371356338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2444001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     35163294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    799661812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7881428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1515659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       454698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            847120892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2444001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     61901062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2138292418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7881428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1515659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2643449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3799213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2218477230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples    104588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3610346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      4478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370844750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4153050                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1518615                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2316325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1430816                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2316325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1430816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            144707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            144719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            144675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            144652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           144757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           144681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           144672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           144676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             89428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             89438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            89466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            89418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78558932585                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11575050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            139327945085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33934.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60184.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7342                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2158560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1331249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    24                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2316301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1430816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1986511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 101429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 221717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  22154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  21510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  13123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  17081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  22434                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.337893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   858.062843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.110230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6486      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6303      2.46%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4076      1.59%      6.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4457      1.74%      8.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4853      1.90%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4224      1.65%     11.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3619      1.41%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4000      1.56%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       218016     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     472.999183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    845.834874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3560     72.74%     72.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      0.25%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.12%     73.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.06%     73.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     73.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.08%     73.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.16%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          454      9.28%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.14%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.08%     82.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.12%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.10%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.06%     83.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.14%     83.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           24      0.49%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          699     14.28%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.06%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.04%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.04%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            3      0.06%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           64      1.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            9      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     292.363711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.381160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    445.340350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           3389     69.25%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            78      1.59%     70.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            20      0.41%     71.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.29%     71.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           15      0.31%     71.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.20%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.29%     72.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            9      0.18%     72.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.14%     72.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.04%     72.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.08%     72.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           10      0.20%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.04%     73.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.06%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.04%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.04%     73.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.04%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.04%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.04%     73.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            2      0.04%     73.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.02%     73.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.02%     73.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.02%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           55      1.12%     74.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1245     25.44%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148160640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91572992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               148241120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91572224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1370.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       847.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1371.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    847.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  108098082750                       # Total gap between requests
system.mem_ctrls.avgGap                      28848.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      2890304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    144619560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       236600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       410496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       266048                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      3801088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     86440896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26737768.235834553838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1337853830.478859424591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2188751.067222843878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3797436.847382538486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2461170.092698661145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 35163294.237565286458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 799651747.133131384850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7881428.018764632754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1515659.234377813991                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 454697.770313344197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        45196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2261002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4128                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        59392                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1350656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   3804537670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 134787293240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    471946840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    264167335                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46372222960                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 161809129900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1696503344900                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90702903165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  51402642255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    740453240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84178.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59613.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    127209.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41166.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11233581.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2724426.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1256058.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6813619.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  20079157.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    964131.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         126339990.974986                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         88180864.799995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4210495368.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1988515449                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1034860390.200517                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1221557903.886821                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1192744093.500039                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       9862694061.113777                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         91.238302                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62058793740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5847660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40194661135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions               10938                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          5469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18177822.888097                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    109933690.882370                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         5469    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545326750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            5469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66769313500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  99414513375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1226961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1226961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1226961                       # number of overall hits
system.cpu.icache.overall_hits::total         1226961                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10975625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10975625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10975625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10975625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1227214                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1227214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1227214                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1227214                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43381.916996                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43381.916996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43381.916996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43381.916996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10575125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10575125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10575125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10575125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41798.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41798.913043                       # average overall mshr miss latency
system.cpu.icache.replacements                     93                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1226961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1226961                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10975625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10975625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1227214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1227214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43381.916996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43381.916996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10575125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10575125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41798.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41798.913043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.517471                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22386505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43638.411306                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.517471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2454681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2454681                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1596852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1596852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1596852                       # number of overall hits
system.cpu.dcache.overall_hits::total         1596852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8321                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8321                       # number of overall misses
system.cpu.dcache.overall_misses::total          8321                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    609314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    609314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    609314000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    609314000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1605173                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1605173                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1605173                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1605173                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005184                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73226.054561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73226.054561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73226.054561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73226.054561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4127                       # number of writebacks
system.cpu.dcache.writebacks::total              4127                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1817                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1817                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1817                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        55324                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        55324                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    478957750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    478957750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    478957750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    478957750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    121661625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    121661625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73640.490467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73640.490467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73640.490467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73640.490467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.074995                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.074995                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       999392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          999392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    348178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    348178500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1003944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1003944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76489.125659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76489.125659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         5602                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5602                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    339584125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    339584125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    121661625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    121661625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004499                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75179.128847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75179.128847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.533916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.533916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       597460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         597460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    261135500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    261135500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       601229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       601229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69285.088883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69285.088883                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1782                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        49722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        49722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139373625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139373625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70142.740312                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70142.740312                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1606159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            228.928022                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6427196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6427196                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 166183826875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
