--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11984 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.601ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (SLICE_X19Y5.A4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.505ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.449   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X19Y5.A4       net (fanout=16)       1.302   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X19Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.505ns (2.521ns logic, 12.984ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.487ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.431   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X19Y5.A4       net (fanout=16)       1.302   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X19Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.487ns (2.503ns logic, 12.984ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.309ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y39.A2       net (fanout=478)      1.176   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y39.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y39.B2       net (fanout=1)        0.933   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X4Y39.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X19Y5.A4       net (fanout=16)       1.302   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X19Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.309ns (2.951ns logic, 12.358ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305 (SLICE_X16Y5.A4), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.449   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X16Y5.A4       net (fanout=16)       1.271   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X16Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    -------------------------------------------------  ---------------------------
    Total                                     15.441ns (2.488ns logic, 12.953ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.431   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X16Y5.A4       net (fanout=16)       1.271   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X16Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    -------------------------------------------------  ---------------------------
    Total                                     15.423ns (2.470ns logic, 12.953ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.245ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.661 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y39.A2       net (fanout=478)      1.176   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y39.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y39.B2       net (fanout=1)        0.933   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X4Y39.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X16Y5.A4       net (fanout=16)       1.271   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X16Y5.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_305
    -------------------------------------------------  ---------------------------
    Total                                     15.245ns (2.918ns logic, 12.327ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209 (SLICE_X14Y4.B3), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.663 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.449   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<9>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X14Y4.B3       net (fanout=16)       1.056   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    -------------------------------------------------  ---------------------------
    Total                                     15.278ns (2.540ns logic, 12.738ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.663 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y43.B1       net (fanout=478)      1.947   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y43.CMUX     Topbc                 0.526   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X4Y40.B2       net (fanout=1)        0.955   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
    SLICE_X4Y40.BMUX     Topbb                 0.431   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi9
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X14Y4.B3       net (fanout=16)       1.056   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    -------------------------------------------------  ---------------------------
    Total                                     15.260ns (2.522ns logic, 12.738ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_8 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.082ns (Levels of Logic = 9)
  Clock Path Skew:      -0.059ns (0.663 - 0.722)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_8 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.447   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_8
    SLICE_X9Y32.A1       net (fanout=14)       3.621   DDA_Partition_1/m_DDATimeBase<8>
    SLICE_X9Y32.A        Tilo                  0.259   DDA_Partition_1/IBUS_Address[7]_GND_90_o_equal_14_o<7>2
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X9Y31.B1       net (fanout=1)        0.611   N85
    SLICE_X9Y31.B        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X8Y39.A2       net (fanout=478)      1.176   DDA_Partition_1/m_DistributorEnable
    SLICE_X8Y39.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X8Y40.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X8Y41.DMUX     Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y39.B2       net (fanout=1)        0.933   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<11>
    SLICE_X4Y39.COUT     Topcyb                0.380   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.CIN      net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X4Y40.BMUX     Tcinb                 0.268   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X9Y4.C3        net (fanout=284)      4.548   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X9Y4.C         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X14Y4.B3       net (fanout=16)       1.056   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X14Y4.CLK      Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<212>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[7][23]_m_DataIn[23]_mux_9_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_209
    -------------------------------------------------  ---------------------------
    Total                                     15.082ns (2.970ns logic, 12.112ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_CountUp (SLICE_X14Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_CountUp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_CountUp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y33.A5      net (fanout=4)        0.065   Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_NextCountUp1
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/Controller/m_CountUp
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.319ns logic, 0.065ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

Paths for end point ResetFilter/m_stack_9 (SLICE_X2Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ResetFilter/m_stack_8 (FF)
  Destination:          ResetFilter/m_stack_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ResetFilter/m_stack_8 to ResetFilter/m_stack_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.CQ       Tcko                  0.200   ResetFilter/m_stack<9>
                                                       ResetFilter/m_stack_8
    SLICE_X2Y34.DX       net (fanout=3)        0.137   ResetFilter/m_stack<8>
    SLICE_X2Y34.CLK      Tckdi       (-Th)    -0.048   ResetFilter/m_stack<9>
                                                       ResetFilter/m_stack_9
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_4 (SLICE_X14Y6.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.CQ       Tcko                  0.198   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount<3>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_3
    SLICE_X14Y6.D5       net (fanout=2)        0.068   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount<3>
    SLICE_X14Y6.CLK      Tah         (-Th)    -0.121   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/GND_38_o_GND_38_o_not_equal_42_o_inv
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mcount_m_DLYcount_xor<4>11
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DLYcount_4
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMA/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMB/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.601|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15364 connections

Design statistics:
   Minimum period:  15.601ns{1}   (Maximum frequency:  64.098MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:34:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



