Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Aug 28 13:46:55 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arithmetic_system_top_timing_summary_routed.rpt -pb arithmetic_system_top_timing_summary_routed.pb -rpx arithmetic_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arithmetic_system_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.142ns (41.651%)  route 5.802ns (58.349%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.974     5.114    sel0[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I3_O)        0.152     5.266 r  SEG_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.868     7.133    SEG_7_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         2.811     9.944 r  SEG_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.944    SEG_7[3]
    V16                                                               r  SEG_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.148ns (42.839%)  route 5.535ns (57.161%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.751     4.890    sel0[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I3_O)        0.150     5.040 r  SEG_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.824     6.864    SEG_7_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.820     9.684 r  SEG_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.684    SEG_7[1]
    W16                                                               r  SEG_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 3.904ns (40.875%)  route 5.646ns (59.125%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.974     5.114    sel0[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.238 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     6.949    SEG_7_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.550 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.550    SEG_7[2]
    V17                                                               r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 3.899ns (41.038%)  route 5.602ns (58.962%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 r  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.974     5.114    sel0[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.238 r  SEG_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     6.905    SEG_7_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.501 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.501    SEG_7[0]
    W17                                                               r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 3.904ns (41.574%)  route 5.487ns (58.426%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.824     3.686    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     3.810 r  SEG_7_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.985     4.795    sel0[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     4.919 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.790    SEG_7_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         2.602     9.391 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.391    SEG_7[6]
    T18                                                               r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 3.903ns (41.790%)  route 5.437ns (58.210%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.751     4.890    sel0[3]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.014 r  SEG_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.725     6.739    SEG_7_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         2.600     9.340 r  SEG_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.340    SEG_7[5]
    U17                                                               r  SEG_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            SEG_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 3.892ns (41.737%)  route 5.433ns (58.263%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=9, routed)           1.807     2.738    A_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I4_O)        0.124     2.862 r  SEG_7_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           1.153     4.015    SEG_7_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  SEG_7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.749     4.889    sel0[3]
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.013 r  SEG_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.723     6.736    SEG_7_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.325 r  SEG_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.325    SEG_7[4]
    U18                                                               r  SEG_7[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.331ns (64.847%)  route 0.722ns (35.153%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.371     0.551    SEL_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.596 r  SEG_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.350     0.947    SEG_7_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.053 r  SEG_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.053    SEG_7[4]
    U18                                                               r  SEG_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.338ns (63.693%)  route 0.763ns (36.307%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.444     0.624    SEL_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.669 r  SEG_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.988    SEG_7_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.101 r  SEG_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.101    SEG_7[0]
    W17                                                               r  SEG_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.342ns (62.326%)  route 0.811ns (37.674%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.446     0.626    SEL_IBUF
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.671 r  SEG_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.036    SEG_7_OBUF[5]
    U17                  OBUF (Prop_obuf_I_O)         1.117     2.154 r  SEG_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.154    SEG_7[5]
    U17                                                               r  SEG_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.343ns (62.261%)  route 0.814ns (37.739%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.457     0.637    SEL_IBUF
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.045     0.682 r  SEG_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.039    SEG_7_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.157 r  SEG_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.157    SEG_7[2]
    V17                                                               r  SEG_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.344ns (59.712%)  route 0.907ns (40.288%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.485     0.665    SEL_IBUF
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.710 r  SEG_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.132    SEG_7_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.250 r  SEG_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.250    SEG_7[6]
    T18                                                               r  SEG_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.419ns (63.028%)  route 0.832ns (36.972%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.446     0.626    SEL_IBUF
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.043     0.669 r  SEG_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.055    SEG_7_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.196     2.251 r  SEG_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.251    SEG_7[1]
    W16                                                               r  SEG_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            SEG_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.410ns (61.843%)  route 0.870ns (38.157%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  SEL_IBUF_inst/O
                         net (fo=7, routed)           0.457     0.637    SEL_IBUF
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.042     0.679 r  SEG_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.092    SEG_7_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         1.188     2.280 r  SEG_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.280    SEG_7[3]
    V16                                                               r  SEG_7[3] (OUT)
  -------------------------------------------------------------------    -------------------





