
BluePillSensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b14  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002c20  08002c20  00012c20  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c50  08002c50  00012c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c54  08002c54  00012c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08002c58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000220  20000074  08002ccc  00020074  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000294  08002ccc  00020294  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   000124ff  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000026ff  00000000  00000000  0003259c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000710  00000000  00000000  00034ca0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b10  00000000  00000000  000353b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000056cd  00000000  00000000  00035ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002a63  00000000  00000000  0003b58d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003dff0  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001754  00000000  00000000  0003e06c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000515f  00000000  00000000  0003f7c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c08 	.word	0x08002c08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002c08 	.word	0x08002c08

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028a:	f1a4 0401 	sub.w	r4, r4, #1
 800028e:	d1e9      	bne.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	bf14      	ite	ne
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800044c:	e720      	b.n	8000290 <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_ul2d>:
 8000450:	ea50 0201 	orrs.w	r2, r0, r1
 8000454:	bf08      	it	eq
 8000456:	4770      	bxeq	lr
 8000458:	b530      	push	{r4, r5, lr}
 800045a:	f04f 0500 	mov.w	r5, #0
 800045e:	e00a      	b.n	8000476 <__aeabi_l2d+0x16>

08000460 <__aeabi_l2d>:
 8000460:	ea50 0201 	orrs.w	r2, r0, r1
 8000464:	bf08      	it	eq
 8000466:	4770      	bxeq	lr
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800046e:	d502      	bpl.n	8000476 <__aeabi_l2d+0x16>
 8000470:	4240      	negs	r0, r0
 8000472:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000476:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800047e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000482:	f43f aedc 	beq.w	800023e <__adddf3+0xe6>
 8000486:	f04f 0203 	mov.w	r2, #3
 800048a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800048e:	bf18      	it	ne
 8000490:	3203      	addne	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800049e:	f1c2 0320 	rsb	r3, r2, #32
 80004a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ae:	ea40 000e 	orr.w	r0, r0, lr
 80004b2:	fa21 f102 	lsr.w	r1, r1, r2
 80004b6:	4414      	add	r4, r2
 80004b8:	e6c1      	b.n	800023e <__adddf3+0xe6>
 80004ba:	bf00      	nop

080004bc <__aeabi_dmul>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ca:	bf1d      	ittte	ne
 80004cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d0:	ea94 0f0c 	teqne	r4, ip
 80004d4:	ea95 0f0c 	teqne	r5, ip
 80004d8:	f000 f8de 	bleq	8000698 <__aeabi_dmul+0x1dc>
 80004dc:	442c      	add	r4, r5
 80004de:	ea81 0603 	eor.w	r6, r1, r3
 80004e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004ee:	bf18      	it	ne
 80004f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004fc:	d038      	beq.n	8000570 <__aeabi_dmul+0xb4>
 80004fe:	fba0 ce02 	umull	ip, lr, r0, r2
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800050e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000512:	f04f 0600 	mov.w	r6, #0
 8000516:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051a:	f09c 0f00 	teq	ip, #0
 800051e:	bf18      	it	ne
 8000520:	f04e 0e01 	orrne.w	lr, lr, #1
 8000524:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000528:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800052c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000530:	d204      	bcs.n	800053c <__aeabi_dmul+0x80>
 8000532:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000536:	416d      	adcs	r5, r5
 8000538:	eb46 0606 	adc.w	r6, r6, r6
 800053c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000540:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000544:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000548:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800054c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000550:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000554:	bf88      	it	hi
 8000556:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055a:	d81e      	bhi.n	800059a <__aeabi_dmul+0xde>
 800055c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000560:	bf08      	it	eq
 8000562:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000566:	f150 0000 	adcs.w	r0, r0, #0
 800056a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056e:	bd70      	pop	{r4, r5, r6, pc}
 8000570:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000574:	ea46 0101 	orr.w	r1, r6, r1
 8000578:	ea40 0002 	orr.w	r0, r0, r2
 800057c:	ea81 0103 	eor.w	r1, r1, r3
 8000580:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000584:	bfc2      	ittt	gt
 8000586:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800058e:	bd70      	popgt	{r4, r5, r6, pc}
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f04f 0e00 	mov.w	lr, #0
 8000598:	3c01      	subs	r4, #1
 800059a:	f300 80ab 	bgt.w	80006f4 <__aeabi_dmul+0x238>
 800059e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a2:	bfde      	ittt	le
 80005a4:	2000      	movle	r0, #0
 80005a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005aa:	bd70      	pople	{r4, r5, r6, pc}
 80005ac:	f1c4 0400 	rsb	r4, r4, #0
 80005b0:	3c20      	subs	r4, #32
 80005b2:	da35      	bge.n	8000620 <__aeabi_dmul+0x164>
 80005b4:	340c      	adds	r4, #12
 80005b6:	dc1b      	bgt.n	80005f0 <__aeabi_dmul+0x134>
 80005b8:	f104 0414 	add.w	r4, r4, #20
 80005bc:	f1c4 0520 	rsb	r5, r4, #32
 80005c0:	fa00 f305 	lsl.w	r3, r0, r5
 80005c4:	fa20 f004 	lsr.w	r0, r0, r4
 80005c8:	fa01 f205 	lsl.w	r2, r1, r5
 80005cc:	ea40 0002 	orr.w	r0, r0, r2
 80005d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005dc:	fa21 f604 	lsr.w	r6, r1, r4
 80005e0:	eb42 0106 	adc.w	r1, r2, r6
 80005e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005e8:	bf08      	it	eq
 80005ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005ee:	bd70      	pop	{r4, r5, r6, pc}
 80005f0:	f1c4 040c 	rsb	r4, r4, #12
 80005f4:	f1c4 0520 	rsb	r5, r4, #32
 80005f8:	fa00 f304 	lsl.w	r3, r0, r4
 80005fc:	fa20 f005 	lsr.w	r0, r0, r5
 8000600:	fa01 f204 	lsl.w	r2, r1, r4
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	f141 0100 	adc.w	r1, r1, #0
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f205 	lsl.w	r2, r0, r5
 8000628:	ea4e 0e02 	orr.w	lr, lr, r2
 800062c:	fa20 f304 	lsr.w	r3, r0, r4
 8000630:	fa01 f205 	lsl.w	r2, r1, r5
 8000634:	ea43 0302 	orr.w	r3, r3, r2
 8000638:	fa21 f004 	lsr.w	r0, r1, r4
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	fa21 f204 	lsr.w	r2, r1, r4
 8000644:	ea20 0002 	bic.w	r0, r0, r2
 8000648:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800064c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000650:	bf08      	it	eq
 8000652:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	f094 0f00 	teq	r4, #0
 800065c:	d10f      	bne.n	800067e <__aeabi_dmul+0x1c2>
 800065e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000662:	0040      	lsls	r0, r0, #1
 8000664:	eb41 0101 	adc.w	r1, r1, r1
 8000668:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800066c:	bf08      	it	eq
 800066e:	3c01      	subeq	r4, #1
 8000670:	d0f7      	beq.n	8000662 <__aeabi_dmul+0x1a6>
 8000672:	ea41 0106 	orr.w	r1, r1, r6
 8000676:	f095 0f00 	teq	r5, #0
 800067a:	bf18      	it	ne
 800067c:	4770      	bxne	lr
 800067e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000682:	0052      	lsls	r2, r2, #1
 8000684:	eb43 0303 	adc.w	r3, r3, r3
 8000688:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800068c:	bf08      	it	eq
 800068e:	3d01      	subeq	r5, #1
 8000690:	d0f7      	beq.n	8000682 <__aeabi_dmul+0x1c6>
 8000692:	ea43 0306 	orr.w	r3, r3, r6
 8000696:	4770      	bx	lr
 8000698:	ea94 0f0c 	teq	r4, ip
 800069c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a0:	bf18      	it	ne
 80006a2:	ea95 0f0c 	teqne	r5, ip
 80006a6:	d00c      	beq.n	80006c2 <__aeabi_dmul+0x206>
 80006a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ac:	bf18      	it	ne
 80006ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b2:	d1d1      	bne.n	8000658 <__aeabi_dmul+0x19c>
 80006b4:	ea81 0103 	eor.w	r1, r1, r3
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
 80006c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c6:	bf06      	itte	eq
 80006c8:	4610      	moveq	r0, r2
 80006ca:	4619      	moveq	r1, r3
 80006cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d0:	d019      	beq.n	8000706 <__aeabi_dmul+0x24a>
 80006d2:	ea94 0f0c 	teq	r4, ip
 80006d6:	d102      	bne.n	80006de <__aeabi_dmul+0x222>
 80006d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006dc:	d113      	bne.n	8000706 <__aeabi_dmul+0x24a>
 80006de:	ea95 0f0c 	teq	r5, ip
 80006e2:	d105      	bne.n	80006f0 <__aeabi_dmul+0x234>
 80006e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006e8:	bf1c      	itt	ne
 80006ea:	4610      	movne	r0, r2
 80006ec:	4619      	movne	r1, r3
 80006ee:	d10a      	bne.n	8000706 <__aeabi_dmul+0x24a>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000700:	f04f 0000 	mov.w	r0, #0
 8000704:	bd70      	pop	{r4, r5, r6, pc}
 8000706:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800070e:	bd70      	pop	{r4, r5, r6, pc}

08000710 <__aeabi_ddiv>:
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000716:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800071e:	bf1d      	ittte	ne
 8000720:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000724:	ea94 0f0c 	teqne	r4, ip
 8000728:	ea95 0f0c 	teqne	r5, ip
 800072c:	f000 f8a7 	bleq	800087e <__aeabi_ddiv+0x16e>
 8000730:	eba4 0405 	sub.w	r4, r4, r5
 8000734:	ea81 0e03 	eor.w	lr, r1, r3
 8000738:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800073c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000740:	f000 8088 	beq.w	8000854 <__aeabi_ddiv+0x144>
 8000744:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000748:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800074c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000750:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000754:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000758:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800075c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000760:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000764:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000768:	429d      	cmp	r5, r3
 800076a:	bf08      	it	eq
 800076c:	4296      	cmpeq	r6, r2
 800076e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000772:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000776:	d202      	bcs.n	800077e <__aeabi_ddiv+0x6e>
 8000778:	085b      	lsrs	r3, r3, #1
 800077a:	ea4f 0232 	mov.w	r2, r2, rrx
 800077e:	1ab6      	subs	r6, r6, r2
 8000780:	eb65 0503 	sbc.w	r5, r5, r3
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800078e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000792:	ebb6 0e02 	subs.w	lr, r6, r2
 8000796:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079a:	bf22      	ittt	cs
 800079c:	1ab6      	subcs	r6, r6, r2
 800079e:	4675      	movcs	r5, lr
 80007a0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007ec:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f0:	d018      	beq.n	8000824 <__aeabi_ddiv+0x114>
 80007f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80007fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000802:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800080e:	d1c0      	bne.n	8000792 <__aeabi_ddiv+0x82>
 8000810:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000814:	d10b      	bne.n	800082e <__aeabi_ddiv+0x11e>
 8000816:	ea41 0100 	orr.w	r1, r1, r0
 800081a:	f04f 0000 	mov.w	r0, #0
 800081e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000822:	e7b6      	b.n	8000792 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	bf04      	itt	eq
 800082a:	4301      	orreq	r1, r0
 800082c:	2000      	moveq	r0, #0
 800082e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000832:	bf88      	it	hi
 8000834:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000838:	f63f aeaf 	bhi.w	800059a <__aeabi_dmul+0xde>
 800083c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000840:	bf04      	itt	eq
 8000842:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000846:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084a:	f150 0000 	adcs.w	r0, r0, #0
 800084e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000858:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800085c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000860:	bfc2      	ittt	gt
 8000862:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000866:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086a:	bd70      	popgt	{r4, r5, r6, pc}
 800086c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000870:	f04f 0e00 	mov.w	lr, #0
 8000874:	3c01      	subs	r4, #1
 8000876:	e690      	b.n	800059a <__aeabi_dmul+0xde>
 8000878:	ea45 0e06 	orr.w	lr, r5, r6
 800087c:	e68d      	b.n	800059a <__aeabi_dmul+0xde>
 800087e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000882:	ea94 0f0c 	teq	r4, ip
 8000886:	bf08      	it	eq
 8000888:	ea95 0f0c 	teqeq	r5, ip
 800088c:	f43f af3b 	beq.w	8000706 <__aeabi_dmul+0x24a>
 8000890:	ea94 0f0c 	teq	r4, ip
 8000894:	d10a      	bne.n	80008ac <__aeabi_ddiv+0x19c>
 8000896:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089a:	f47f af34 	bne.w	8000706 <__aeabi_dmul+0x24a>
 800089e:	ea95 0f0c 	teq	r5, ip
 80008a2:	f47f af25 	bne.w	80006f0 <__aeabi_dmul+0x234>
 80008a6:	4610      	mov	r0, r2
 80008a8:	4619      	mov	r1, r3
 80008aa:	e72c      	b.n	8000706 <__aeabi_dmul+0x24a>
 80008ac:	ea95 0f0c 	teq	r5, ip
 80008b0:	d106      	bne.n	80008c0 <__aeabi_ddiv+0x1b0>
 80008b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b6:	f43f aefd 	beq.w	80006b4 <__aeabi_dmul+0x1f8>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e722      	b.n	8000706 <__aeabi_dmul+0x24a>
 80008c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c4:	bf18      	it	ne
 80008c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ca:	f47f aec5 	bne.w	8000658 <__aeabi_dmul+0x19c>
 80008ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d2:	f47f af0d 	bne.w	80006f0 <__aeabi_dmul+0x234>
 80008d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008da:	f47f aeeb 	bne.w	80006b4 <__aeabi_dmul+0x1f8>
 80008de:	e712      	b.n	8000706 <__aeabi_dmul+0x24a>

080008e0 <__gedf2>:
 80008e0:	f04f 3cff 	mov.w	ip, #4294967295
 80008e4:	e006      	b.n	80008f4 <__cmpdf2+0x4>
 80008e6:	bf00      	nop

080008e8 <__ledf2>:
 80008e8:	f04f 0c01 	mov.w	ip, #1
 80008ec:	e002      	b.n	80008f4 <__cmpdf2+0x4>
 80008ee:	bf00      	nop

080008f0 <__cmpdf2>:
 80008f0:	f04f 0c01 	mov.w	ip, #1
 80008f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000904:	bf18      	it	ne
 8000906:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090a:	d01b      	beq.n	8000944 <__cmpdf2+0x54>
 800090c:	b001      	add	sp, #4
 800090e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000912:	bf0c      	ite	eq
 8000914:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000918:	ea91 0f03 	teqne	r1, r3
 800091c:	bf02      	ittt	eq
 800091e:	ea90 0f02 	teqeq	r0, r2
 8000922:	2000      	moveq	r0, #0
 8000924:	4770      	bxeq	lr
 8000926:	f110 0f00 	cmn.w	r0, #0
 800092a:	ea91 0f03 	teq	r1, r3
 800092e:	bf58      	it	pl
 8000930:	4299      	cmppl	r1, r3
 8000932:	bf08      	it	eq
 8000934:	4290      	cmpeq	r0, r2
 8000936:	bf2c      	ite	cs
 8000938:	17d8      	asrcs	r0, r3, #31
 800093a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800093e:	f040 0001 	orr.w	r0, r0, #1
 8000942:	4770      	bx	lr
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	d102      	bne.n	8000954 <__cmpdf2+0x64>
 800094e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000952:	d107      	bne.n	8000964 <__cmpdf2+0x74>
 8000954:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000958:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800095c:	d1d6      	bne.n	800090c <__cmpdf2+0x1c>
 800095e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000962:	d0d3      	beq.n	800090c <__cmpdf2+0x1c>
 8000964:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop

0800096c <__aeabi_cdrcmple>:
 800096c:	4684      	mov	ip, r0
 800096e:	4610      	mov	r0, r2
 8000970:	4662      	mov	r2, ip
 8000972:	468c      	mov	ip, r1
 8000974:	4619      	mov	r1, r3
 8000976:	4663      	mov	r3, ip
 8000978:	e000      	b.n	800097c <__aeabi_cdcmpeq>
 800097a:	bf00      	nop

0800097c <__aeabi_cdcmpeq>:
 800097c:	b501      	push	{r0, lr}
 800097e:	f7ff ffb7 	bl	80008f0 <__cmpdf2>
 8000982:	2800      	cmp	r0, #0
 8000984:	bf48      	it	mi
 8000986:	f110 0f00 	cmnmi.w	r0, #0
 800098a:	bd01      	pop	{r0, pc}

0800098c <__aeabi_dcmpeq>:
 800098c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000990:	f7ff fff4 	bl	800097c <__aeabi_cdcmpeq>
 8000994:	bf0c      	ite	eq
 8000996:	2001      	moveq	r0, #1
 8000998:	2000      	movne	r0, #0
 800099a:	f85d fb08 	ldr.w	pc, [sp], #8
 800099e:	bf00      	nop

080009a0 <__aeabi_dcmplt>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff ffea 	bl	800097c <__aeabi_cdcmpeq>
 80009a8:	bf34      	ite	cc
 80009aa:	2001      	movcc	r0, #1
 80009ac:	2000      	movcs	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmple>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffe0 	bl	800097c <__aeabi_cdcmpeq>
 80009bc:	bf94      	ite	ls
 80009be:	2001      	movls	r0, #1
 80009c0:	2000      	movhi	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmpge>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffce 	bl	800096c <__aeabi_cdrcmple>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpgt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffc4 	bl	800096c <__aeabi_cdrcmple>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpun>:
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__aeabi_dcmpun+0x10>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d10a      	bne.n	8000a16 <__aeabi_dcmpun+0x26>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__aeabi_dcmpun+0x20>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d102      	bne.n	8000a16 <__aeabi_dcmpun+0x26>
 8000a10:	f04f 0000 	mov.w	r0, #0
 8000a14:	4770      	bx	lr
 8000a16:	f04f 0001 	mov.w	r0, #1
 8000a1a:	4770      	bx	lr

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_frsub>:
 8000abc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ac0:	e002      	b.n	8000ac8 <__addsf3>
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_fsub>:
 8000ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac8 <__addsf3>:
 8000ac8:	0042      	lsls	r2, r0, #1
 8000aca:	bf1f      	itttt	ne
 8000acc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ad0:	ea92 0f03 	teqne	r2, r3
 8000ad4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000adc:	d06a      	beq.n	8000bb4 <__addsf3+0xec>
 8000ade:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ae2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae6:	bfc1      	itttt	gt
 8000ae8:	18d2      	addgt	r2, r2, r3
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	4048      	eorgt	r0, r1
 8000aee:	4041      	eorgt	r1, r0
 8000af0:	bfb8      	it	lt
 8000af2:	425b      	neglt	r3, r3
 8000af4:	2b19      	cmp	r3, #25
 8000af6:	bf88      	it	hi
 8000af8:	4770      	bxhi	lr
 8000afa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b16:	bf18      	it	ne
 8000b18:	4249      	negne	r1, r1
 8000b1a:	ea92 0f03 	teq	r2, r3
 8000b1e:	d03f      	beq.n	8000ba0 <__addsf3+0xd8>
 8000b20:	f1a2 0201 	sub.w	r2, r2, #1
 8000b24:	fa41 fc03 	asr.w	ip, r1, r3
 8000b28:	eb10 000c 	adds.w	r0, r0, ip
 8000b2c:	f1c3 0320 	rsb	r3, r3, #32
 8000b30:	fa01 f103 	lsl.w	r1, r1, r3
 8000b34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__addsf3+0x78>
 8000b3a:	4249      	negs	r1, r1
 8000b3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b44:	d313      	bcc.n	8000b6e <__addsf3+0xa6>
 8000b46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b4a:	d306      	bcc.n	8000b5a <__addsf3+0x92>
 8000b4c:	0840      	lsrs	r0, r0, #1
 8000b4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b52:	f102 0201 	add.w	r2, r2, #1
 8000b56:	2afe      	cmp	r2, #254	; 0xfe
 8000b58:	d251      	bcs.n	8000bfe <__addsf3+0x136>
 8000b5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b62:	bf08      	it	eq
 8000b64:	f020 0001 	biceq.w	r0, r0, #1
 8000b68:	ea40 0003 	orr.w	r0, r0, r3
 8000b6c:	4770      	bx	lr
 8000b6e:	0049      	lsls	r1, r1, #1
 8000b70:	eb40 0000 	adc.w	r0, r0, r0
 8000b74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	d1ed      	bne.n	8000b5a <__addsf3+0x92>
 8000b7e:	fab0 fc80 	clz	ip, r0
 8000b82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b86:	ebb2 020c 	subs.w	r2, r2, ip
 8000b8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8e:	bfaa      	itet	ge
 8000b90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b94:	4252      	neglt	r2, r2
 8000b96:	4318      	orrge	r0, r3
 8000b98:	bfbc      	itt	lt
 8000b9a:	40d0      	lsrlt	r0, r2
 8000b9c:	4318      	orrlt	r0, r3
 8000b9e:	4770      	bx	lr
 8000ba0:	f092 0f00 	teq	r2, #0
 8000ba4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba8:	bf06      	itte	eq
 8000baa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bae:	3201      	addeq	r2, #1
 8000bb0:	3b01      	subne	r3, #1
 8000bb2:	e7b5      	b.n	8000b20 <__addsf3+0x58>
 8000bb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bbc:	bf18      	it	ne
 8000bbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc2:	d021      	beq.n	8000c08 <__addsf3+0x140>
 8000bc4:	ea92 0f03 	teq	r2, r3
 8000bc8:	d004      	beq.n	8000bd4 <__addsf3+0x10c>
 8000bca:	f092 0f00 	teq	r2, #0
 8000bce:	bf08      	it	eq
 8000bd0:	4608      	moveq	r0, r1
 8000bd2:	4770      	bx	lr
 8000bd4:	ea90 0f01 	teq	r0, r1
 8000bd8:	bf1c      	itt	ne
 8000bda:	2000      	movne	r0, #0
 8000bdc:	4770      	bxne	lr
 8000bde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000be2:	d104      	bne.n	8000bee <__addsf3+0x126>
 8000be4:	0040      	lsls	r0, r0, #1
 8000be6:	bf28      	it	cs
 8000be8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bec:	4770      	bx	lr
 8000bee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bf2:	bf3c      	itt	cc
 8000bf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bxcc	lr
 8000bfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c06:	4770      	bx	lr
 8000c08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c0c:	bf16      	itet	ne
 8000c0e:	4608      	movne	r0, r1
 8000c10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c14:	4601      	movne	r1, r0
 8000c16:	0242      	lsls	r2, r0, #9
 8000c18:	bf06      	itte	eq
 8000c1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1e:	ea90 0f01 	teqeq	r0, r1
 8000c22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ui2f>:
 8000c28:	f04f 0300 	mov.w	r3, #0
 8000c2c:	e004      	b.n	8000c38 <__aeabi_i2f+0x8>
 8000c2e:	bf00      	nop

08000c30 <__aeabi_i2f>:
 8000c30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c34:	bf48      	it	mi
 8000c36:	4240      	negmi	r0, r0
 8000c38:	ea5f 0c00 	movs.w	ip, r0
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c44:	4601      	mov	r1, r0
 8000c46:	f04f 0000 	mov.w	r0, #0
 8000c4a:	e01c      	b.n	8000c86 <__aeabi_l2f+0x2a>

08000c4c <__aeabi_ul2f>:
 8000c4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c50:	bf08      	it	eq
 8000c52:	4770      	bxeq	lr
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e00a      	b.n	8000c70 <__aeabi_l2f+0x14>
 8000c5a:	bf00      	nop

08000c5c <__aeabi_l2f>:
 8000c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c60:	bf08      	it	eq
 8000c62:	4770      	bxeq	lr
 8000c64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c68:	d502      	bpl.n	8000c70 <__aeabi_l2f+0x14>
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	ea5f 0c01 	movs.w	ip, r1
 8000c74:	bf02      	ittt	eq
 8000c76:	4684      	moveq	ip, r0
 8000c78:	4601      	moveq	r1, r0
 8000c7a:	2000      	moveq	r0, #0
 8000c7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c80:	bf08      	it	eq
 8000c82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c8a:	fabc f28c 	clz	r2, ip
 8000c8e:	3a08      	subs	r2, #8
 8000c90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c94:	db10      	blt.n	8000cb8 <__aeabi_l2f+0x5c>
 8000c96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f102 0220 	add.w	r2, r2, #32
 8000cbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cc0:	f1c2 0220 	rsb	r2, r2, #32
 8000cc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000ccc:	eb43 0002 	adc.w	r0, r3, r2
 8000cd0:	bf08      	it	eq
 8000cd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_fmul>:
 8000cd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cdc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ce0:	bf1e      	ittt	ne
 8000ce2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce6:	ea92 0f0c 	teqne	r2, ip
 8000cea:	ea93 0f0c 	teqne	r3, ip
 8000cee:	d06f      	beq.n	8000dd0 <__aeabi_fmul+0xf8>
 8000cf0:	441a      	add	r2, r3
 8000cf2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf6:	0240      	lsls	r0, r0, #9
 8000cf8:	bf18      	it	ne
 8000cfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfe:	d01e      	beq.n	8000d3e <__aeabi_fmul+0x66>
 8000d00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d18:	bf3e      	ittt	cc
 8000d1a:	0049      	lslcc	r1, r1, #1
 8000d1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d20:	005b      	lslcc	r3, r3, #1
 8000d22:	ea40 0001 	orr.w	r0, r0, r1
 8000d26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d2a:	2afd      	cmp	r2, #253	; 0xfd
 8000d2c:	d81d      	bhi.n	8000d6a <__aeabi_fmul+0x92>
 8000d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d36:	bf08      	it	eq
 8000d38:	f020 0001 	biceq.w	r0, r0, #1
 8000d3c:	4770      	bx	lr
 8000d3e:	f090 0f00 	teq	r0, #0
 8000d42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d46:	bf08      	it	eq
 8000d48:	0249      	lsleq	r1, r1, #9
 8000d4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d52:	3a7f      	subs	r2, #127	; 0x7f
 8000d54:	bfc2      	ittt	gt
 8000d56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5e:	4770      	bxgt	lr
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	dc5d      	bgt.n	8000e28 <__aeabi_fmul+0x150>
 8000d6c:	f112 0f19 	cmn.w	r2, #25
 8000d70:	bfdc      	itt	le
 8000d72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d76:	4770      	bxle	lr
 8000d78:	f1c2 0200 	rsb	r2, r2, #0
 8000d7c:	0041      	lsls	r1, r0, #1
 8000d7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d82:	f1c2 0220 	rsb	r2, r2, #32
 8000d86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8e:	f140 0000 	adc.w	r0, r0, #0
 8000d92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d96:	bf08      	it	eq
 8000d98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d9c:	4770      	bx	lr
 8000d9e:	f092 0f00 	teq	r2, #0
 8000da2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da6:	bf02      	ittt	eq
 8000da8:	0040      	lsleq	r0, r0, #1
 8000daa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dae:	3a01      	subeq	r2, #1
 8000db0:	d0f9      	beq.n	8000da6 <__aeabi_fmul+0xce>
 8000db2:	ea40 000c 	orr.w	r0, r0, ip
 8000db6:	f093 0f00 	teq	r3, #0
 8000dba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dbe:	bf02      	ittt	eq
 8000dc0:	0049      	lsleq	r1, r1, #1
 8000dc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc6:	3b01      	subeq	r3, #1
 8000dc8:	d0f9      	beq.n	8000dbe <__aeabi_fmul+0xe6>
 8000dca:	ea41 010c 	orr.w	r1, r1, ip
 8000dce:	e78f      	b.n	8000cf0 <__aeabi_fmul+0x18>
 8000dd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd4:	ea92 0f0c 	teq	r2, ip
 8000dd8:	bf18      	it	ne
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d00a      	beq.n	8000df6 <__aeabi_fmul+0x11e>
 8000de0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de4:	bf18      	it	ne
 8000de6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	d1d8      	bne.n	8000d9e <__aeabi_fmul+0xc6>
 8000dec:	ea80 0001 	eor.w	r0, r0, r1
 8000df0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df4:	4770      	bx	lr
 8000df6:	f090 0f00 	teq	r0, #0
 8000dfa:	bf17      	itett	ne
 8000dfc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e00:	4608      	moveq	r0, r1
 8000e02:	f091 0f00 	teqne	r1, #0
 8000e06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e0a:	d014      	beq.n	8000e36 <__aeabi_fmul+0x15e>
 8000e0c:	ea92 0f0c 	teq	r2, ip
 8000e10:	d101      	bne.n	8000e16 <__aeabi_fmul+0x13e>
 8000e12:	0242      	lsls	r2, r0, #9
 8000e14:	d10f      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e16:	ea93 0f0c 	teq	r3, ip
 8000e1a:	d103      	bne.n	8000e24 <__aeabi_fmul+0x14c>
 8000e1c:	024b      	lsls	r3, r1, #9
 8000e1e:	bf18      	it	ne
 8000e20:	4608      	movne	r0, r1
 8000e22:	d108      	bne.n	8000e36 <__aeabi_fmul+0x15e>
 8000e24:	ea80 0001 	eor.w	r0, r0, r1
 8000e28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e34:	4770      	bx	lr
 8000e36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3e:	4770      	bx	lr

08000e40 <__aeabi_fdiv>:
 8000e40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e48:	bf1e      	ittt	ne
 8000e4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4e:	ea92 0f0c 	teqne	r2, ip
 8000e52:	ea93 0f0c 	teqne	r3, ip
 8000e56:	d069      	beq.n	8000f2c <__aeabi_fdiv+0xec>
 8000e58:	eba2 0203 	sub.w	r2, r2, r3
 8000e5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e60:	0249      	lsls	r1, r1, #9
 8000e62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e66:	d037      	beq.n	8000ed8 <__aeabi_fdiv+0x98>
 8000e68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	bf38      	it	cc
 8000e7c:	005b      	lslcc	r3, r3, #1
 8000e7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e86:	428b      	cmp	r3, r1
 8000e88:	bf24      	itt	cs
 8000e8a:	1a5b      	subcs	r3, r3, r1
 8000e8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e94:	bf24      	itt	cs
 8000e96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ea2:	bf24      	itt	cs
 8000ea4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eb0:	bf24      	itt	cs
 8000eb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eba:	011b      	lsls	r3, r3, #4
 8000ebc:	bf18      	it	ne
 8000ebe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ec2:	d1e0      	bne.n	8000e86 <__aeabi_fdiv+0x46>
 8000ec4:	2afd      	cmp	r2, #253	; 0xfd
 8000ec6:	f63f af50 	bhi.w	8000d6a <__aeabi_fmul+0x92>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ed0:	bf08      	it	eq
 8000ed2:	f020 0001 	biceq.w	r0, r0, #1
 8000ed6:	4770      	bx	lr
 8000ed8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000edc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ee0:	327f      	adds	r2, #127	; 0x7f
 8000ee2:	bfc2      	ittt	gt
 8000ee4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eec:	4770      	bxgt	lr
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	f04f 0300 	mov.w	r3, #0
 8000ef6:	3a01      	subs	r2, #1
 8000ef8:	e737      	b.n	8000d6a <__aeabi_fmul+0x92>
 8000efa:	f092 0f00 	teq	r2, #0
 8000efe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f02:	bf02      	ittt	eq
 8000f04:	0040      	lsleq	r0, r0, #1
 8000f06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0a:	3a01      	subeq	r2, #1
 8000f0c:	d0f9      	beq.n	8000f02 <__aeabi_fdiv+0xc2>
 8000f0e:	ea40 000c 	orr.w	r0, r0, ip
 8000f12:	f093 0f00 	teq	r3, #0
 8000f16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1a:	bf02      	ittt	eq
 8000f1c:	0049      	lsleq	r1, r1, #1
 8000f1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f22:	3b01      	subeq	r3, #1
 8000f24:	d0f9      	beq.n	8000f1a <__aeabi_fdiv+0xda>
 8000f26:	ea41 010c 	orr.w	r1, r1, ip
 8000f2a:	e795      	b.n	8000e58 <__aeabi_fdiv+0x18>
 8000f2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d108      	bne.n	8000f48 <__aeabi_fdiv+0x108>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	f47f af7d 	bne.w	8000e36 <__aeabi_fmul+0x15e>
 8000f3c:	ea93 0f0c 	teq	r3, ip
 8000f40:	f47f af70 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f44:	4608      	mov	r0, r1
 8000f46:	e776      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	d104      	bne.n	8000f58 <__aeabi_fdiv+0x118>
 8000f4e:	024b      	lsls	r3, r1, #9
 8000f50:	f43f af4c 	beq.w	8000dec <__aeabi_fmul+0x114>
 8000f54:	4608      	mov	r0, r1
 8000f56:	e76e      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f5c:	bf18      	it	ne
 8000f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f62:	d1ca      	bne.n	8000efa <__aeabi_fdiv+0xba>
 8000f64:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f68:	f47f af5c 	bne.w	8000e24 <__aeabi_fmul+0x14c>
 8000f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f70:	f47f af3c 	bne.w	8000dec <__aeabi_fmul+0x114>
 8000f74:	e75f      	b.n	8000e36 <__aeabi_fmul+0x15e>
 8000f76:	bf00      	nop

08000f78 <__aeabi_f2iz>:
 8000f78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f7c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f80:	d30f      	bcc.n	8000fa2 <__aeabi_f2iz+0x2a>
 8000f82:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f86:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f8a:	d90d      	bls.n	8000fa8 <__aeabi_f2iz+0x30>
 8000f8c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f94:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f98:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9c:	bf18      	it	ne
 8000f9e:	4240      	negne	r0, r0
 8000fa0:	4770      	bx	lr
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	4770      	bx	lr
 8000fa8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fac:	d101      	bne.n	8000fb2 <__aeabi_f2iz+0x3a>
 8000fae:	0242      	lsls	r2, r0, #9
 8000fb0:	d105      	bne.n	8000fbe <__aeabi_f2iz+0x46>
 8000fb2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000fb6:	bf08      	it	eq
 8000fb8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fbc:	4770      	bx	lr
 8000fbe:	f04f 0000 	mov.w	r0, #0
 8000fc2:	4770      	bx	lr

08000fc4 <config>:
uint8_t bufferread1[2];
uint8_t bufferread2[2];
uint8_t config_regadd;
uint8_t config_data;

void config(void) {
 8000fc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* SetUp measurement mode -------------------------------------------*/
	bufferread1[0] = 0;
 8000fc8:	2700      	movs	r7, #0
 8000fca:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80010c4 <config+0x100>
	bufferread1[1] = 0;
	bufferread2[0] = 0;
 8000fce:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 80010c8 <config+0x104>
	bufferread2[1] = 0;
	HAL_Delay(15);
 8000fd2:	200f      	movs	r0, #15
	bufferconf[0] = 0x11; // Select mode register
	bufferconf[1] = 0x80; //Continuous measurement mode
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8000fd4:	2564      	movs	r5, #100	; 0x64
	bufferread1[0] = 0;
 8000fd6:	f889 7000 	strb.w	r7, [r9]
	bufferread1[1] = 0;
 8000fda:	f889 7001 	strb.w	r7, [r9, #1]
	bufferread2[0] = 0;
 8000fde:	f88b 7000 	strb.w	r7, [fp]
	bufferread2[1] = 0;
 8000fe2:	f88b 7001 	strb.w	r7, [fp, #1]
	HAL_Delay(15);
 8000fe6:	f000 fc27 	bl	8001838 <HAL_Delay>
	bufferconf[0] = 0x11; // Select mode register
 8000fea:	f04f 0311 	mov.w	r3, #17
	bufferconf[1] = 0x80; //Continuous measurement mode
 8000fee:	f04f 0a80 	mov.w	sl, #128	; 0x80
	bufferconf[0] = 0x11; // Select mode register
 8000ff2:	4c33      	ldr	r4, [pc, #204]	; (80010c0 <config+0xfc>)
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8000ff4:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80010cc <config+0x108>
 8000ff8:	4622      	mov	r2, r4
	bufferconf[0] = 0x11; // Select mode register
 8000ffa:	7023      	strb	r3, [r4, #0]
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8000ffc:	211c      	movs	r1, #28
 8000ffe:	2302      	movs	r3, #2
 8001000:	9500      	str	r5, [sp, #0]
 8001002:	4640      	mov	r0, r8
	bufferconf[1] = 0x80; //Continuous measurement mode
 8001004:	f884 a001 	strb.w	sl, [r4, #1]
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8001008:	f000 fee6 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(15);
 800100c:	200f      	movs	r0, #15
 800100e:	f000 fc13 	bl	8001838 <HAL_Delay>

    bufferconf[0] = 0x10; // Select mode register
 8001012:	f04f 0310 	mov.w	r3, #16
	bufferconf[1] = 0x1; //Continuous measurement mode
 8001016:	2601      	movs	r6, #1
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8001018:	4622      	mov	r2, r4
    bufferconf[0] = 0x10; // Select mode register
 800101a:	7023      	strb	r3, [r4, #0]
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 800101c:	211c      	movs	r1, #28
 800101e:	2302      	movs	r3, #2
 8001020:	9500      	str	r5, [sp, #0]
 8001022:	4640      	mov	r0, r8
	bufferconf[1] = 0x1; //Continuous measurement mode
 8001024:	7066      	strb	r6, [r4, #1]
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 2, 100);
 8001026:	f000 fed7 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(15);
 800102a:	200f      	movs	r0, #15
 800102c:	f000 fc04 	bl	8001838 <HAL_Delay>

    bufferconf[0] = 0x11; // Select mode register
 8001030:	f04f 0311 	mov.w	r3, #17
	bufferconf[1] = 0x80; //Continuous measurement mode
 8001034:	f884 a001 	strb.w	sl, [r4, #1]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 2, 100);
 8001038:	f8df a094 	ldr.w	sl, [pc, #148]	; 80010d0 <config+0x10c>
 800103c:	4622      	mov	r2, r4
    bufferconf[0] = 0x11; // Select mode register
 800103e:	7023      	strb	r3, [r4, #0]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 2, 100);
 8001040:	211c      	movs	r1, #28
 8001042:	2302      	movs	r3, #2
 8001044:	9500      	str	r5, [sp, #0]
 8001046:	4650      	mov	r0, sl
 8001048:	f000 fec6 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(15);
 800104c:	200f      	movs	r0, #15
 800104e:	f000 fbf3 	bl	8001838 <HAL_Delay>

    bufferconf[0] = 0x10; // Select mode register
 8001052:	f04f 0310 	mov.w	r3, #16
	bufferconf[1] = 0x1; //Continuous measurement mode
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 2, 100);
 8001056:	4622      	mov	r2, r4
    bufferconf[0] = 0x10; // Select mode register
 8001058:	7023      	strb	r3, [r4, #0]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 2, 100);
 800105a:	211c      	movs	r1, #28
 800105c:	2302      	movs	r3, #2
 800105e:	9500      	str	r5, [sp, #0]
 8001060:	4650      	mov	r0, sl
	bufferconf[1] = 0x1; //Continuous measurement mode
 8001062:	7066      	strb	r6, [r4, #1]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 2, 100);
 8001064:	f000 feb8 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(15);
 8001068:	200f      	movs	r0, #15
 800106a:	f000 fbe5 	bl	8001838 <HAL_Delay>

    bufferconf[0] = 0x07; // Select mode register
 800106e:	2307      	movs	r3, #7
    bufferconf[1] = 0x00; //Continuous measurement mode
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 1, 100); //writes the address of the WHO_AM_I register as a test
 8001070:	4622      	mov	r2, r4
    bufferconf[0] = 0x07; // Select mode register
 8001072:	7023      	strb	r3, [r4, #0]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 1, 100); //writes the address of the WHO_AM_I register as a test
 8001074:	9500      	str	r5, [sp, #0]
 8001076:	4633      	mov	r3, r6
 8001078:	211c      	movs	r1, #28
 800107a:	4650      	mov	r0, sl
    bufferconf[1] = 0x00; //Continuous measurement mode
 800107c:	7067      	strb	r7, [r4, #1]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferconf, 1, 100); //writes the address of the WHO_AM_I register as a test
 800107e:	f000 feab 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferconf, 1, 100);
 8001082:	4633      	mov	r3, r6
 8001084:	4622      	mov	r2, r4
 8001086:	211c      	movs	r1, #28
 8001088:	9500      	str	r5, [sp, #0]
 800108a:	4640      	mov	r0, r8
 800108c:	f000 fea4 	bl	8001dd8 <HAL_I2C_Master_Transmit>

    HAL_Delay(10);
 8001090:	200a      	movs	r0, #10
 8001092:	f000 fbd1 	bl	8001838 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c1, MAG_ADDR, (uint8_t*)&bufferread1, 1, 100); //if I2C communication is working properly, the read byte must always be 0xC4
 8001096:	4633      	mov	r3, r6
 8001098:	464a      	mov	r2, r9
 800109a:	9500      	str	r5, [sp, #0]
 800109c:	211c      	movs	r1, #28
 800109e:	4640      	mov	r0, r8
 80010a0:	f000 ff70 	bl	8001f84 <HAL_I2C_Master_Receive>
    HAL_I2C_Master_Receive(&hi2c2, MAG_ADDR, (uint8_t*)&bufferread2, 1, 100);
 80010a4:	9500      	str	r5, [sp, #0]
 80010a6:	4633      	mov	r3, r6
 80010a8:	465a      	mov	r2, fp
 80010aa:	211c      	movs	r1, #28
 80010ac:	4650      	mov	r0, sl
 80010ae:	f000 ff69 	bl	8001f84 <HAL_I2C_Master_Receive>
    HAL_Delay(15);
 80010b2:	200f      	movs	r0, #15

}
 80010b4:	b003      	add	sp, #12
 80010b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    HAL_Delay(15);
 80010ba:	f000 bbbd 	b.w	8001838 <HAL_Delay>
 80010be:	bf00      	nop
 80010c0:	20000094 	.word	0x20000094
 80010c4:	2000009a 	.word	0x2000009a
 80010c8:	20000097 	.word	0x20000097
 80010cc:	20000100 	.word	0x20000100
 80010d0:	20000154 	.word	0x20000154

080010d4 <make_unit_vectors>:
	mag_read_valueL(field_L);
	mag_read_valueR(field_R);
}

float make_unit_vectors(int field[], float unit_vect[])
{
 80010d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d8:	1f04      	subs	r4, r0, #4
 80010da:	460e      	mov	r6, r1
 80010dc:	4625      	mov	r5, r4
	float vect_length = 0;
 80010de:	f04f 0a00 	mov.w	sl, #0
 80010e2:	f100 0708 	add.w	r7, r0, #8

	for(int i = 0; i < 3; i++) vect_length += pow(field[i], 2);
 80010e6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80010ea:	f7ff f981 	bl	80003f0 <__aeabi_i2d>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	f7ff f9e3 	bl	80004bc <__aeabi_dmul>
 80010f6:	4680      	mov	r8, r0
 80010f8:	4650      	mov	r0, sl
 80010fa:	4689      	mov	r9, r1
 80010fc:	f7ff f98a 	bl	8000414 <__aeabi_f2d>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	4640      	mov	r0, r8
 8001106:	4649      	mov	r1, r9
 8001108:	f7ff f826 	bl	8000158 <__adddf3>
 800110c:	f7ff fc86 	bl	8000a1c <__aeabi_d2f>
 8001110:	42bd      	cmp	r5, r7
 8001112:	4682      	mov	sl, r0
 8001114:	d1e7      	bne.n	80010e6 <make_unit_vectors+0x12>
	vect_length = sqrt(vect_length);
 8001116:	f7ff f97d 	bl	8000414 <__aeabi_f2d>
 800111a:	f001 fc6d 	bl	80029f8 <sqrt>
 800111e:	f7ff fc7d 	bl	8000a1c <__aeabi_d2f>
 8001122:	4607      	mov	r7, r0
 8001124:	3e04      	subs	r6, #4
	for(int i = 0; i < 3; i++) unit_vect[i] = field[i] / vect_length;
 8001126:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800112a:	f7ff fd81 	bl	8000c30 <__aeabi_i2f>
 800112e:	4639      	mov	r1, r7
 8001130:	f7ff fe86 	bl	8000e40 <__aeabi_fdiv>
 8001134:	42a5      	cmp	r5, r4
 8001136:	f846 0f04 	str.w	r0, [r6, #4]!
 800113a:	d1f4      	bne.n	8001126 <make_unit_vectors+0x52>

	return vect_length;
}
 800113c:	4638      	mov	r0, r7
 800113e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08001144 <mag_read_valueL>:

void mag_read_valueL(int field[])
{
 8001144:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	bufferW[0] = 0x01; //address of registry containing the first measured value
 8001148:	2501      	movs	r5, #1
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferW, 1, 100);  //writes the register address into the slave device
 800114a:	f04f 0864 	mov.w	r8, #100	; 0x64
{
 800114e:	4606      	mov	r6, r0
	bufferW[0] = 0x01; //address of registry containing the first measured value
 8001150:	4a15      	ldr	r2, [pc, #84]	; (80011a8 <mag_read_valueL+0x64>)
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferW, 1, 100);  //writes the register address into the slave device
 8001152:	4f16      	ldr	r7, [pc, #88]	; (80011ac <mag_read_valueL+0x68>)
    HAL_Delay(1);
    HAL_I2C_Master_Receive(&hi2c1, MAG_ADDR, (uint8_t*)&bufferR, 6, 100); //reads 6 bytes of data from the slave device, starting at the registry which was previously written
 8001154:	4c16      	ldr	r4, [pc, #88]	; (80011b0 <mag_read_valueL+0x6c>)
	bufferW[0] = 0x01; //address of registry containing the first measured value
 8001156:	7015      	strb	r5, [r2, #0]
    HAL_I2C_Master_Transmit(&hi2c1, MAG_ADDR, bufferW, 1, 100);  //writes the register address into the slave device
 8001158:	462b      	mov	r3, r5
 800115a:	211c      	movs	r1, #28
 800115c:	f8cd 8000 	str.w	r8, [sp]
 8001160:	4638      	mov	r0, r7
 8001162:	f000 fe39 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8001166:	4628      	mov	r0, r5
 8001168:	f000 fb66 	bl	8001838 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c1, MAG_ADDR, (uint8_t*)&bufferR, 6, 100); //reads 6 bytes of data from the slave device, starting at the registry which was previously written
 800116c:	4622      	mov	r2, r4
 800116e:	2306      	movs	r3, #6
 8001170:	211c      	movs	r1, #28
 8001172:	f8cd 8000 	str.w	r8, [sp]
 8001176:	4638      	mov	r0, r7
 8001178:	f000 ff04 	bl	8001f84 <HAL_I2C_Master_Receive>
    HAL_Delay(1);
 800117c:	4628      	mov	r0, r5
 800117e:	f000 fb5b 	bl	8001838 <HAL_Delay>

    field[0] = (bufferR[1]|(bufferR[0] << 8)); //buffer[0] is MSB of x, buffer[1] is LSB of x
 8001182:	7822      	ldrb	r2, [r4, #0]
 8001184:	7863      	ldrb	r3, [r4, #1]
 8001186:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800118a:	6033      	str	r3, [r6, #0]
    field[1] = (bufferR[3]|(bufferR[2] << 8)); //buffer[2] is MSB of y, buffer[3] is LSB of y
 800118c:	78a2      	ldrb	r2, [r4, #2]
 800118e:	78e3      	ldrb	r3, [r4, #3]
 8001190:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001194:	6073      	str	r3, [r6, #4]
    field[2] = (bufferR[5]|(bufferR[4] << 8)); //buffer[4] is MSB of z, buffer[5] is LSB of z
 8001196:	7922      	ldrb	r2, [r4, #4]
 8001198:	7963      	ldrb	r3, [r4, #5]
 800119a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800119e:	60b3      	str	r3, [r6, #8]
}
 80011a0:	b002      	add	sp, #8
 80011a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011a6:	bf00      	nop
 80011a8:	200000e0 	.word	0x200000e0
 80011ac:	20000100 	.word	0x20000100
 80011b0:	200000da 	.word	0x200000da

080011b4 <mag_read_valueR>:
void mag_read_valueR(int field[])
{
 80011b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	bufferW[0] = 0x01;
 80011b8:	2501      	movs	r5, #1
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferW, 1, 100);
 80011ba:	f04f 0864 	mov.w	r8, #100	; 0x64
{
 80011be:	4606      	mov	r6, r0
	bufferW[0] = 0x01;
 80011c0:	4a15      	ldr	r2, [pc, #84]	; (8001218 <mag_read_valueR+0x64>)
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferW, 1, 100);
 80011c2:	4f16      	ldr	r7, [pc, #88]	; (800121c <mag_read_valueR+0x68>)
    HAL_Delay(1);
    HAL_I2C_Master_Receive(&hi2c2, MAG_ADDR, (uint8_t*)&bufferR, 6, 100);
 80011c4:	4c16      	ldr	r4, [pc, #88]	; (8001220 <mag_read_valueR+0x6c>)
	bufferW[0] = 0x01;
 80011c6:	7015      	strb	r5, [r2, #0]
    HAL_I2C_Master_Transmit(&hi2c2, MAG_ADDR, bufferW, 1, 100);
 80011c8:	462b      	mov	r3, r5
 80011ca:	211c      	movs	r1, #28
 80011cc:	f8cd 8000 	str.w	r8, [sp]
 80011d0:	4638      	mov	r0, r7
 80011d2:	f000 fe01 	bl	8001dd8 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 80011d6:	4628      	mov	r0, r5
 80011d8:	f000 fb2e 	bl	8001838 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c2, MAG_ADDR, (uint8_t*)&bufferR, 6, 100);
 80011dc:	4622      	mov	r2, r4
 80011de:	2306      	movs	r3, #6
 80011e0:	211c      	movs	r1, #28
 80011e2:	f8cd 8000 	str.w	r8, [sp]
 80011e6:	4638      	mov	r0, r7
 80011e8:	f000 fecc 	bl	8001f84 <HAL_I2C_Master_Receive>
    HAL_Delay(1);
 80011ec:	4628      	mov	r0, r5
 80011ee:	f000 fb23 	bl	8001838 <HAL_Delay>

    field[0] = (bufferR[1]|(bufferR[0] << 8));
 80011f2:	7822      	ldrb	r2, [r4, #0]
 80011f4:	7863      	ldrb	r3, [r4, #1]
 80011f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011fa:	6033      	str	r3, [r6, #0]
    field[1] = (bufferR[3]|(bufferR[2] << 8));
 80011fc:	78a2      	ldrb	r2, [r4, #2]
 80011fe:	78e3      	ldrb	r3, [r4, #3]
 8001200:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001204:	6073      	str	r3, [r6, #4]
    field[2] = (bufferR[5]|(bufferR[4] << 8));
 8001206:	7922      	ldrb	r2, [r4, #4]
 8001208:	7963      	ldrb	r3, [r4, #5]
 800120a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800120e:	60b3      	str	r3, [r6, #8]
}
 8001210:	b002      	add	sp, #8
 8001212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001216:	bf00      	nop
 8001218:	200000e0 	.word	0x200000e0
 800121c:	20000154 	.word	0x20000154
 8001220:	200000da 	.word	0x200000da

08001224 <read_values_to_arrays>:
{
 8001224:	b510      	push	{r4, lr}
 8001226:	460c      	mov	r4, r1
	mag_read_valueL(field_L);
 8001228:	f7ff ff8c 	bl	8001144 <mag_read_valueL>
	mag_read_valueR(field_R);
 800122c:	4620      	mov	r0, r4
}
 800122e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	mag_read_valueR(field_R);
 8001232:	f7ff bfbf 	b.w	80011b4 <mag_read_valueR>

08001236 <reset_background>:

void reset_background(int field_L[], int field_R[], int bg_L[], int bg_R[], int end_of_startup)
{
 8001236:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800123a:	4605      	mov	r5, r0
 800123c:	460f      	mov	r7, r1
 800123e:	4690      	mov	r8, r2
  for(int j = 0; j <= end_of_startup; j++)
 8001240:	2400      	movs	r4, #0
{
 8001242:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8001244:	f1a2 0904 	sub.w	r9, r2, #4
 8001248:	f1a3 0a04 	sub.w	sl, r3, #4
 800124c:	f100 0b0c 	add.w	fp, r0, #12
  for(int j = 0; j <= end_of_startup; j++)
 8001250:	42b4      	cmp	r4, r6
 8001252:	dd01      	ble.n	8001258 <reset_background+0x22>
        bg_L[i] += field_L[i];
        bg_R[i] += field_R[i];
      }
    }
  }
}
 8001254:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(j == end_of_startup)
 8001258:	d111      	bne.n	800127e <reset_background+0x48>
 800125a:	464b      	mov	r3, r9
 800125c:	4651      	mov	r1, sl
 800125e:	f108 0008 	add.w	r0, r8, #8
        bg_L[i] = bg_L[i] / end_of_startup;
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	fb92 f2f4 	sdiv	r2, r2, r4
 8001268:	f843 2f04 	str.w	r2, [r3, #4]!
        bg_R[i] = bg_R[i] / end_of_startup;
 800126c:	684a      	ldr	r2, [r1, #4]
      for(int i = 0; i < 3; i++)
 800126e:	4298      	cmp	r0, r3
        bg_R[i] = bg_R[i] / end_of_startup;
 8001270:	fb92 f2f4 	sdiv	r2, r2, r4
 8001274:	f841 2f04 	str.w	r2, [r1, #4]!
      for(int i = 0; i < 3; i++)
 8001278:	d1f3      	bne.n	8001262 <reset_background+0x2c>
  for(int j = 0; j <= end_of_startup; j++)
 800127a:	3401      	adds	r4, #1
 800127c:	e7e8      	b.n	8001250 <reset_background+0x1a>
      read_values_to_arrays(field_L, field_R);
 800127e:	4639      	mov	r1, r7
 8001280:	4628      	mov	r0, r5
 8001282:	f7ff ffcf 	bl	8001224 <read_values_to_arrays>
 8001286:	4629      	mov	r1, r5
 8001288:	46cc      	mov	ip, r9
 800128a:	46d6      	mov	lr, sl
 800128c:	463a      	mov	r2, r7
        if(field_L[i] > 65536 / 2) field_L[i] = field_L[i] - 65536;
 800128e:	680b      	ldr	r3, [r1, #0]
 8001290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001294:	bfc4      	itt	gt
 8001296:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 800129a:	600b      	strgt	r3, [r1, #0]
        if(field_R[i] > 65536 / 2) field_R[i] = field_R[i] - 65536;
 800129c:	6813      	ldr	r3, [r2, #0]
 800129e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012a2:	bfc4      	itt	gt
 80012a4:	f5a3 3380 	subgt.w	r3, r3, #65536	; 0x10000
 80012a8:	6013      	strgt	r3, [r2, #0]
        bg_L[i] += field_L[i];
 80012aa:	f851 0b04 	ldr.w	r0, [r1], #4
 80012ae:	f8dc 3004 	ldr.w	r3, [ip, #4]
      for(int i = 0; i < 3; i++)
 80012b2:	4559      	cmp	r1, fp
        bg_L[i] += field_L[i];
 80012b4:	4403      	add	r3, r0
 80012b6:	f84c 3f04 	str.w	r3, [ip, #4]!
        bg_R[i] += field_R[i];
 80012ba:	f8de 0004 	ldr.w	r0, [lr, #4]
 80012be:	f852 3b04 	ldr.w	r3, [r2], #4
 80012c2:	4418      	add	r0, r3
 80012c4:	f84e 0f04 	str.w	r0, [lr, #4]!
      for(int i = 0; i < 3; i++)
 80012c8:	d1e1      	bne.n	800128e <reset_background+0x58>
 80012ca:	e7d6      	b.n	800127a <reset_background+0x44>

080012cc <average>:

float average(int array[], int k)
{
 80012cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012d0:	4607      	mov	r7, r0
 80012d2:	460e      	mov	r6, r1
	float sum = 0;
	for(int i = 0; i < k; i++)
 80012d4:	2400      	movs	r4, #0
	float sum = 0;
 80012d6:	2500      	movs	r5, #0
	{
		if(array[i] > 0 && array[i] < 65535) sum += array[i];
 80012d8:	f64f 78fd 	movw	r8, #65533	; 0xfffd
	for(int i = 0; i < k; i++)
 80012dc:	42b4      	cmp	r4, r6
 80012de:	db08      	blt.n	80012f2 <average+0x26>
	}
	sum = sum / k;
 80012e0:	4630      	mov	r0, r6
 80012e2:	f7ff fca5 	bl	8000c30 <__aeabi_i2f>
 80012e6:	4601      	mov	r1, r0
 80012e8:	4628      	mov	r0, r5
 80012ea:	f7ff fda9 	bl	8000e40 <__aeabi_fdiv>
	return sum;
}
 80012ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(array[i] > 0 && array[i] < 65535) sum += array[i];
 80012f2:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 80012f6:	1e43      	subs	r3, r0, #1
 80012f8:	4543      	cmp	r3, r8
 80012fa:	d806      	bhi.n	800130a <average+0x3e>
 80012fc:	f7ff fc98 	bl	8000c30 <__aeabi_i2f>
 8001300:	4601      	mov	r1, r0
 8001302:	4628      	mov	r0, r5
 8001304:	f7ff fbe0 	bl	8000ac8 <__addsf3>
 8001308:	4605      	mov	r5, r0
	for(int i = 0; i < k; i++)
 800130a:	3401      	adds	r4, #1
 800130c:	e7e6      	b.n	80012dc <average+0x10>
	...

08001310 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	2210      	movs	r2, #16
{
 8001312:	b510      	push	{r4, lr}
 8001314:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001316:	eb0d 0002 	add.w	r0, sp, r2
 800131a:	2100      	movs	r1, #0
 800131c:	f001 fb64 	bl	80029e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001320:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <MX_GPIO_Init+0x88>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001322:	4c1e      	ldr	r4, [pc, #120]	; (800139c <MX_GPIO_Init+0x8c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001324:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001326:	4620      	mov	r0, r4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001328:	f042 0210 	orr.w	r2, r2, #16
 800132c:	619a      	str	r2, [r3, #24]
 800132e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001330:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	f002 0210 	and.w	r2, r2, #16
 8001338:	9200      	str	r2, [sp, #0]
 800133a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800133c:	699a      	ldr	r2, [r3, #24]
 800133e:	f042 0220 	orr.w	r2, r2, #32
 8001342:	619a      	str	r2, [r3, #24]
 8001344:	699a      	ldr	r2, [r3, #24]
 8001346:	f002 0220 	and.w	r2, r2, #32
 800134a:	9201      	str	r2, [sp, #4]
 800134c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	699a      	ldr	r2, [r3, #24]
 8001350:	f042 0208 	orr.w	r2, r2, #8
 8001354:	619a      	str	r2, [r3, #24]
 8001356:	699a      	ldr	r2, [r3, #24]
 8001358:	f002 0208 	and.w	r2, r2, #8
 800135c:	9202      	str	r2, [sp, #8]
 800135e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001360:	699a      	ldr	r2, [r3, #24]
 8001362:	f042 0204 	orr.w	r2, r2, #4
 8001366:	619a      	str	r2, [r3, #24]
 8001368:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	9303      	str	r3, [sp, #12]
 8001372:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001374:	f000 fbae 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001378:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800137c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137e:	2301      	movs	r3, #1
 8001380:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001382:	2300      	movs	r3, #0
 8001384:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001386:	2302      	movs	r3, #2
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001388:	a904      	add	r1, sp, #16
 800138a:	4620      	mov	r0, r4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138c:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800138e:	f000 fac1 	bl	8001914 <HAL_GPIO_Init>

}
 8001392:	b008      	add	sp, #32
 8001394:	bd10      	pop	{r4, pc}
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	40011000 	.word	0x40011000

080013a0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013a0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80013a2:	480c      	ldr	r0, [pc, #48]	; (80013d4 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <MX_I2C1_Init+0x38>)
 80013a6:	f8df e034 	ldr.w	lr, [pc, #52]	; 80013dc <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 80013ae:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b2:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b4:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013b8:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013ba:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013bc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013be:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013c0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013c2:	f000 fc89 	bl	8001cd8 <HAL_I2C_Init>
 80013c6:	b118      	cbz	r0, 80013d0 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80013c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013cc:	f000 b93e 	b.w	800164c <Error_Handler>
 80013d0:	bd08      	pop	{r3, pc}
 80013d2:	bf00      	nop
 80013d4:	20000100 	.word	0x20000100
 80013d8:	40005400 	.word	0x40005400
 80013dc:	00061a80 	.word	0x00061a80

080013e0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80013e0:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 80013e2:	480c      	ldr	r0, [pc, #48]	; (8001414 <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 400000;
 80013e4:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <MX_I2C2_Init+0x38>)
 80013e6:	f8df e034 	ldr.w	lr, [pc, #52]	; 800141c <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 400000;
 80013ee:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f2:	2300      	movs	r3, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f4:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f6:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013f8:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013fa:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013fc:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013fe:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001400:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001402:	f000 fc69 	bl	8001cd8 <HAL_I2C_Init>
 8001406:	b118      	cbz	r0, 8001410 <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }

}
 8001408:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800140c:	f000 b91e 	b.w	800164c <Error_Handler>
 8001410:	bd08      	pop	{r3, pc}
 8001412:	bf00      	nop
 8001414:	20000154 	.word	0x20000154
 8001418:	40005800 	.word	0x40005800
 800141c:	00061a80 	.word	0x00061a80

08001420 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	2210      	movs	r2, #16
{
 8001422:	b510      	push	{r4, lr}
 8001424:	4604      	mov	r4, r0
 8001426:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	eb0d 0002 	add.w	r0, sp, r2
 800142c:	2100      	movs	r1, #0
 800142e:	f001 fadb 	bl	80029e8 <memset>
  if(i2cHandle->Instance==I2C1)
 8001432:	6823      	ldr	r3, [r4, #0]
 8001434:	4a21      	ldr	r2, [pc, #132]	; (80014bc <HAL_I2C_MspInit+0x9c>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d11e      	bne.n	8001478 <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143a:	4c21      	ldr	r4, [pc, #132]	; (80014c0 <HAL_I2C_MspInit+0xa0>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143c:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143e:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001440:	4820      	ldr	r0, [pc, #128]	; (80014c4 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	f043 0308 	orr.w	r3, r3, #8
 8001446:	61a3      	str	r3, [r4, #24]
 8001448:	69a3      	ldr	r3, [r4, #24]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	9300      	str	r3, [sp, #0]
 8001450:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001452:	23c0      	movs	r3, #192	; 0xc0
 8001454:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001456:	2312      	movs	r3, #18
 8001458:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145e:	f000 fa59 	bl	8001914 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001462:	69e3      	ldr	r3, [r4, #28]
 8001464:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001468:	61e3      	str	r3, [r4, #28]
 800146a:	69e3      	ldr	r3, [r4, #28]
 800146c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001474:	b008      	add	sp, #32
 8001476:	bd10      	pop	{r4, pc}
  else if(i2cHandle->Instance==I2C2)
 8001478:	4a13      	ldr	r2, [pc, #76]	; (80014c8 <HAL_I2C_MspInit+0xa8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d1fa      	bne.n	8001474 <HAL_I2C_MspInit+0x54>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	4c10      	ldr	r4, [pc, #64]	; (80014c0 <HAL_I2C_MspInit+0xa0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001480:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001484:	480f      	ldr	r0, [pc, #60]	; (80014c4 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	f043 0308 	orr.w	r3, r3, #8
 800148a:	61a3      	str	r3, [r4, #24]
 800148c:	69a3      	ldr	r3, [r4, #24]
 800148e:	f003 0308 	and.w	r3, r3, #8
 8001492:	9302      	str	r3, [sp, #8]
 8001494:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001496:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800149a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149c:	2312      	movs	r3, #18
 800149e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a0:	2303      	movs	r3, #3
 80014a2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a4:	f000 fa36 	bl	8001914 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014a8:	69e3      	ldr	r3, [r4, #28]
 80014aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014ae:	61e3      	str	r3, [r4, #28]
 80014b0:	69e3      	ldr	r3, [r4, #28]
 80014b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b6:	9303      	str	r3, [sp, #12]
 80014b8:	9b03      	ldr	r3, [sp, #12]
}
 80014ba:	e7db      	b.n	8001474 <HAL_I2C_MspInit+0x54>
 80014bc:	40005400 	.word	0x40005400
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40010c00 	.word	0x40010c00
 80014c8:	40005800 	.word	0x40005800

080014cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014cc:	b510      	push	{r4, lr}
 80014ce:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d0:	2228      	movs	r2, #40	; 0x28
 80014d2:	2100      	movs	r1, #0
 80014d4:	a806      	add	r0, sp, #24
 80014d6:	f001 fa87 	bl	80029e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014da:	2100      	movs	r1, #0
 80014dc:	2214      	movs	r2, #20
 80014de:	a801      	add	r0, sp, #4
 80014e0:	f001 fa82 	bl	80029e8 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e8:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ea:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014ec:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ee:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014f0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014f4:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f6:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f8:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014fa:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fc:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fe:	f000 fec3 	bl	8002288 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001502:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001504:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001508:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800150a:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800150c:	4621      	mov	r1, r4
 800150e:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001510:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001512:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001514:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001516:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001518:	f001 f87e 	bl	8002618 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 800151c:	b010      	add	sp, #64	; 0x40
 800151e:	bd10      	pop	{r4, pc}

08001520 <main>:
{
 8001520:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_Init();
 8001524:	f000 f964 	bl	80017f0 <HAL_Init>
  SystemClock_Config();
 8001528:	f7ff ffd0 	bl	80014cc <SystemClock_Config>
  MX_GPIO_Init();
 800152c:	f7ff fef0 	bl	8001310 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001530:	f7ff ff56 	bl	80013e0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001534:	f000 f8de 	bl	80016f4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001538:	f7ff ff32 	bl	80013a0 <MX_I2C1_Init>
  config();
 800153c:	f7ff fd42 	bl	8000fc4 <config>
  reset_background(field_L, field_R, bg_L, bg_R, 100);
 8001540:	2364      	movs	r3, #100	; 0x64
 8001542:	4a35      	ldr	r2, [pc, #212]	; (8001618 <main+0xf8>)
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	4935      	ldr	r1, [pc, #212]	; (800161c <main+0xfc>)
 8001548:	4b35      	ldr	r3, [pc, #212]	; (8001620 <main+0x100>)
 800154a:	4836      	ldr	r0, [pc, #216]	; (8001624 <main+0x104>)
 800154c:	f7ff fe73 	bl	8001236 <reset_background>
	read_values_to_arrays(field_L, field_R);
 8001550:	4e32      	ldr	r6, [pc, #200]	; (800161c <main+0xfc>)
 8001552:	4f34      	ldr	r7, [pc, #208]	; (8001624 <main+0x104>)
	strsum_L[k] = str_L; //adds strength of magnetic field to array for average calculation
 8001554:	4d34      	ldr	r5, [pc, #208]	; (8001628 <main+0x108>)
	read_values_to_arrays(field_L, field_R);
 8001556:	4631      	mov	r1, r6
 8001558:	4638      	mov	r0, r7
 800155a:	f7ff fe63 	bl	8001224 <read_values_to_arrays>
	for(int i = 0; i < 3; i++)
 800155e:	2300      	movs	r3, #0
 8001560:	4930      	ldr	r1, [pc, #192]	; (8001624 <main+0x104>)
 8001562:	4a2e      	ldr	r2, [pc, #184]	; (800161c <main+0xfc>)
	  field_L[i] -= bg_L[i]; //accounts for the background magnetic fields
 8001564:	f8df c0b0 	ldr.w	ip, [pc, #176]	; 8001618 <main+0xf8>
	  field_R[i] -= bg_R[i];
 8001568:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 8001620 <main+0x100>
	  if(field_L[i] > 65536 / 2) field_L[i] = field_L[i] - 65536; //by default, negative magnetic fields are represented as decreasing from maximum 16 bit number 65535
 800156c:	6808      	ldr	r0, [r1, #0]
	  field_L[i] -= bg_L[i]; //accounts for the background magnetic fields
 800156e:	f85c 4023 	ldr.w	r4, [ip, r3, lsl #2]
	  if(field_L[i] > 65536 / 2) field_L[i] = field_L[i] - 65536; //by default, negative magnetic fields are represented as decreasing from maximum 16 bit number 65535
 8001572:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001576:	bfc4      	itt	gt
 8001578:	f5a0 3080 	subgt.w	r0, r0, #65536	; 0x10000
 800157c:	6008      	strgt	r0, [r1, #0]
	  if(field_R[i] > 65536 / 2) field_R[i] = field_R[i] - 65536; //changes the representation of negative magnetic fields to negative values starting at zero
 800157e:	6810      	ldr	r0, [r2, #0]
 8001580:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001584:	bfc4      	itt	gt
 8001586:	f5a0 3080 	subgt.w	r0, r0, #65536	; 0x10000
 800158a:	6010      	strgt	r0, [r2, #0]
	  field_L[i] -= bg_L[i]; //accounts for the background magnetic fields
 800158c:	6808      	ldr	r0, [r1, #0]
 800158e:	1b00      	subs	r0, r0, r4
 8001590:	f841 0b04 	str.w	r0, [r1], #4
	  field_R[i] -= bg_R[i];
 8001594:	f85e 4023 	ldr.w	r4, [lr, r3, lsl #2]
 8001598:	6810      	ldr	r0, [r2, #0]
	for(int i = 0; i < 3; i++)
 800159a:	3301      	adds	r3, #1
	  field_R[i] -= bg_R[i];
 800159c:	1b00      	subs	r0, r0, r4
	for(int i = 0; i < 3; i++)
 800159e:	2b03      	cmp	r3, #3
	  field_R[i] -= bg_R[i];
 80015a0:	f842 0b04 	str.w	r0, [r2], #4
	for(int i = 0; i < 3; i++)
 80015a4:	d1e2      	bne.n	800156c <main+0x4c>
	str_L = make_unit_vectors(field_L, vect_L); //creates array of directional unit vectors and outputs strength of magnetic field
 80015a6:	4921      	ldr	r1, [pc, #132]	; (800162c <main+0x10c>)
 80015a8:	4638      	mov	r0, r7
 80015aa:	f7ff fd93 	bl	80010d4 <make_unit_vectors>
 80015ae:	f8df a094 	ldr.w	sl, [pc, #148]	; 8001644 <main+0x124>
	str_R = make_unit_vectors(field_R, vect_R);
 80015b2:	491f      	ldr	r1, [pc, #124]	; (8001630 <main+0x110>)
	str_L = make_unit_vectors(field_L, vect_L); //creates array of directional unit vectors and outputs strength of magnetic field
 80015b4:	f8ca 0000 	str.w	r0, [sl]
	str_R = make_unit_vectors(field_R, vect_R);
 80015b8:	4630      	mov	r0, r6
 80015ba:	f7ff fd8b 	bl	80010d4 <make_unit_vectors>
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <main+0x114>)
 80015c0:	4681      	mov	r9, r0
 80015c2:	6018      	str	r0, [r3, #0]
	strsum_L[k] = str_L; //adds strength of magnetic field to array for average calculation
 80015c4:	f8da 0000 	ldr.w	r0, [sl]
 80015c8:	f7ff fcd6 	bl	8000f78 <__aeabi_f2iz>
 80015cc:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8001648 <main+0x128>
 80015d0:	f8d8 4000 	ldr.w	r4, [r8]
 80015d4:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
	strsum_R[k] = str_R;
 80015d8:	4648      	mov	r0, r9
 80015da:	f7ff fccd 	bl	8000f78 <__aeabi_f2iz>
 80015de:	4b16      	ldr	r3, [pc, #88]	; (8001638 <main+0x118>)
	avgstr_L = average(strsum_L, 20); //calculates the average of the most recent 20 strength measurements
 80015e0:	2114      	movs	r1, #20
	strsum_R[k] = str_R;
 80015e2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
	k++;
 80015e6:	3401      	adds	r4, #1
	if(k >= 20) k = 0;
 80015e8:	2c13      	cmp	r4, #19
 80015ea:	bfc8      	it	gt
 80015ec:	2300      	movgt	r3, #0
	avgstr_L = average(strsum_L, 20); //calculates the average of the most recent 20 strength measurements
 80015ee:	4628      	mov	r0, r5
	if(k >= 20) k = 0;
 80015f0:	bfcc      	ite	gt
 80015f2:	f8c8 3000 	strgt.w	r3, [r8]
	k++;
 80015f6:	f8c8 4000 	strle.w	r4, [r8]
	avgstr_L = average(strsum_L, 20); //calculates the average of the most recent 20 strength measurements
 80015fa:	f7ff fe67 	bl	80012cc <average>
 80015fe:	4b0f      	ldr	r3, [pc, #60]	; (800163c <main+0x11c>)
	avgstr_R = average(strsum_R, 20);
 8001600:	2114      	movs	r1, #20
	avgstr_L = average(strsum_L, 20); //calculates the average of the most recent 20 strength measurements
 8001602:	6018      	str	r0, [r3, #0]
	avgstr_R = average(strsum_R, 20);
 8001604:	480c      	ldr	r0, [pc, #48]	; (8001638 <main+0x118>)
 8001606:	f7ff fe61 	bl	80012cc <average>
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <main+0x120>)
 800160c:	6018      	str	r0, [r3, #0]
	HAL_Delay(1);
 800160e:	2001      	movs	r0, #1
 8001610:	f000 f912 	bl	8001838 <HAL_Delay>
	read_values_to_arrays(field_L, field_R);
 8001614:	e79f      	b.n	8001556 <main+0x36>
 8001616:	bf00      	nop
 8001618:	200000f4 	.word	0x200000f4
 800161c:	200000e8 	.word	0x200000e8
 8001620:	200000c0 	.word	0x200000c0
 8001624:	2000009c 	.word	0x2000009c
 8001628:	20000200 	.word	0x20000200
 800162c:	200000b4 	.word	0x200000b4
 8001630:	200000a8 	.word	0x200000a8
 8001634:	200000cc 	.word	0x200000cc
 8001638:	200001ac 	.word	0x200001ac
 800163c:	200001fc 	.word	0x200001fc
 8001640:	200001a8 	.word	0x200001a8
 8001644:	200000d0 	.word	0x200000d0
 8001648:	20000090 	.word	0x20000090

0800164c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800164c:	4770      	bx	lr
	...

08001650 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <HAL_MspInit+0x3c>)
{
 8001652:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001654:	699a      	ldr	r2, [r3, #24]
 8001656:	f042 0201 	orr.w	r2, r2, #1
 800165a:	619a      	str	r2, [r3, #24]
 800165c:	699a      	ldr	r2, [r3, #24]
 800165e:	f002 0201 	and.w	r2, r2, #1
 8001662:	9200      	str	r2, [sp, #0]
 8001664:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001666:	69da      	ldr	r2, [r3, #28]
 8001668:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800166c:	61da      	str	r2, [r3, #28]
 800166e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001670:	4a07      	ldr	r2, [pc, #28]	; (8001690 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001676:	9301      	str	r3, [sp, #4]
 8001678:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800167a:	6853      	ldr	r3, [r2, #4]
 800167c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001680:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001684:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001686:	b002      	add	sp, #8
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000
 8001690:	40010000 	.word	0x40010000

08001694 <NMI_Handler>:
 8001694:	4770      	bx	lr

08001696 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001696:	e7fe      	b.n	8001696 <HardFault_Handler>

08001698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001698:	e7fe      	b.n	8001698 <MemManage_Handler>

0800169a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169a:	e7fe      	b.n	800169a <BusFault_Handler>

0800169c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800169c:	e7fe      	b.n	800169c <UsageFault_Handler>

0800169e <SVC_Handler>:
 800169e:	4770      	bx	lr

080016a0 <DebugMon_Handler>:
 80016a0:	4770      	bx	lr

080016a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a2:	4770      	bx	lr

080016a4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a4:	f000 b8b6 	b.w	8001814 <HAL_IncTick>

080016a8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <SystemInit+0x40>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	f042 0201 	orr.w	r2, r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80016b2:	6859      	ldr	r1, [r3, #4]
 80016b4:	4a0d      	ldr	r2, [pc, #52]	; (80016ec <SystemInit+0x44>)
 80016b6:	400a      	ands	r2, r1
 80016b8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80016c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016c4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016cc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80016ce:	685a      	ldr	r2, [r3, #4]
 80016d0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80016d4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80016d6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80016da:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80016dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <SystemInit+0x48>)
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	f8ff0000 	.word	0xf8ff0000
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80016f4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_EVEN;
 80016f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  huart1.Init.BaudRate = 115200;
 80016fa:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 80016fe:	480a      	ldr	r0, [pc, #40]	; (8001728 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <MX_USART1_UART_Init+0x38>)
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001702:	6102      	str	r2, [r0, #16]
  huart1.Init.BaudRate = 115200;
 8001704:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001708:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800170a:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800170c:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800170e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001710:	60c3      	str	r3, [r0, #12]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001712:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001714:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001716:	f001 f8ef 	bl	80028f8 <HAL_UART_Init>
 800171a:	b118      	cbz	r0, 8001724 <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 800171c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001720:	f7ff bf94 	b.w	800164c <Error_Handler>
 8001724:	bd08      	pop	{r3, pc}
 8001726:	bf00      	nop
 8001728:	20000250 	.word	0x20000250
 800172c:	40013800 	.word	0x40013800

08001730 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001730:	b510      	push	{r4, lr}
 8001732:	4604      	mov	r4, r0
 8001734:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001736:	2210      	movs	r2, #16
 8001738:	2100      	movs	r1, #0
 800173a:	a802      	add	r0, sp, #8
 800173c:	f001 f954 	bl	80029e8 <memset>
  if(uartHandle->Instance==USART1)
 8001740:	6822      	ldr	r2, [r4, #0]
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <HAL_UART_MspInit+0x70>)
 8001744:	429a      	cmp	r2, r3
 8001746:	d128      	bne.n	800179a <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001748:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800174c:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001750:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001754:	619a      	str	r2, [r3, #24]
 8001756:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001758:	4812      	ldr	r0, [pc, #72]	; (80017a4 <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800175a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800175e:	9200      	str	r2, [sp, #0]
 8001760:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	699a      	ldr	r2, [r3, #24]
 8001764:	f042 0204 	orr.w	r2, r2, #4
 8001768:	619a      	str	r2, [r3, #24]
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	9301      	str	r3, [sp, #4]
 8001772:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001778:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800177e:	2303      	movs	r3, #3
 8001780:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f000 f8c7 	bl	8001914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800178a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	a902      	add	r1, sp, #8
 8001790:	4804      	ldr	r0, [pc, #16]	; (80017a4 <HAL_UART_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001792:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001794:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f000 f8bd 	bl	8001914 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800179a:	b006      	add	sp, #24
 800179c:	bd10      	pop	{r4, pc}
 800179e:	bf00      	nop
 80017a0:	40013800 	.word	0x40013800
 80017a4:	40010800 	.word	0x40010800

080017a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <HAL_InitTick+0x3c>)
{
 80017ac:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017ae:	7818      	ldrb	r0, [r3, #0]
 80017b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b4:	fbb3 f3f0 	udiv	r3, r3, r0
 80017b8:	4a0b      	ldr	r2, [pc, #44]	; (80017e8 <HAL_InitTick+0x40>)
 80017ba:	6810      	ldr	r0, [r2, #0]
 80017bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80017c0:	f000 f892 	bl	80018e8 <HAL_SYSTICK_Config>
 80017c4:	4604      	mov	r4, r0
 80017c6:	b958      	cbnz	r0, 80017e0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c8:	2d0f      	cmp	r5, #15
 80017ca:	d809      	bhi.n	80017e0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	4602      	mov	r2, r0
 80017ce:	4629      	mov	r1, r5
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f000 f854 	bl	8001880 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <HAL_InitTick+0x44>)
 80017da:	4620      	mov	r0, r4
 80017dc:	601d      	str	r5, [r3, #0]
 80017de:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80017e0:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80017e2:	bd38      	pop	{r3, r4, r5, pc}
 80017e4:	20000004 	.word	0x20000004
 80017e8:	20000000 	.word	0x20000000
 80017ec:	20000008 	.word	0x20000008

080017f0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4a07      	ldr	r2, [pc, #28]	; (8001810 <HAL_Init+0x20>)
{
 80017f2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f6:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f8:	f043 0310 	orr.w	r3, r3, #16
 80017fc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fe:	f000 f82d 	bl	800185c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff ffd0 	bl	80017a8 <HAL_InitTick>
  HAL_MspInit();
 8001808:	f7ff ff22 	bl	8001650 <HAL_MspInit>
}
 800180c:	2000      	movs	r0, #0
 800180e:	bd08      	pop	{r3, pc}
 8001810:	40022000 	.word	0x40022000

08001814 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001814:	4a03      	ldr	r2, [pc, #12]	; (8001824 <HAL_IncTick+0x10>)
 8001816:	4b04      	ldr	r3, [pc, #16]	; (8001828 <HAL_IncTick+0x14>)
 8001818:	6811      	ldr	r1, [r2, #0]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	440b      	add	r3, r1
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000290 	.word	0x20000290
 8001828:	20000004 	.word	0x20000004

0800182c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800182c:	4b01      	ldr	r3, [pc, #4]	; (8001834 <HAL_GetTick+0x8>)
 800182e:	6818      	ldr	r0, [r3, #0]
}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000290 	.word	0x20000290

08001838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001838:	b538      	push	{r3, r4, r5, lr}
 800183a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800183c:	f7ff fff6 	bl	800182c <HAL_GetTick>
 8001840:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001842:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001844:	bf1e      	ittt	ne
 8001846:	4b04      	ldrne	r3, [pc, #16]	; (8001858 <HAL_Delay+0x20>)
 8001848:	781b      	ldrbne	r3, [r3, #0]
 800184a:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800184c:	f7ff ffee 	bl	800182c <HAL_GetTick>
 8001850:	1b40      	subs	r0, r0, r5
 8001852:	4284      	cmp	r4, r0
 8001854:	d8fa      	bhi.n	800184c <HAL_Delay+0x14>
  {
  }
}
 8001856:	bd38      	pop	{r3, r4, r5, pc}
 8001858:	20000004 	.word	0x20000004

0800185c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800185c:	4a07      	ldr	r2, [pc, #28]	; (800187c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800185e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001860:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001862:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001866:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800186a:	041b      	lsls	r3, r3, #16
 800186c:	0c1b      	lsrs	r3, r3, #16
 800186e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001872:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001876:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001878:	60d3      	str	r3, [r2, #12]
 800187a:	4770      	bx	lr
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001882:	b530      	push	{r4, r5, lr}
 8001884:	68dc      	ldr	r4, [r3, #12]
 8001886:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800188a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	2b04      	cmp	r3, #4
 8001892:	bf28      	it	cs
 8001894:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001896:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001898:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189c:	bf98      	it	ls
 800189e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	fa05 f303 	lsl.w	r3, r5, r3
 80018a4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018a8:	bf88      	it	hi
 80018aa:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	4019      	ands	r1, r3
 80018ae:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b0:	fa05 f404 	lsl.w	r4, r5, r4
 80018b4:	3c01      	subs	r4, #1
 80018b6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80018b8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ba:	ea42 0201 	orr.w	r2, r2, r1
 80018be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c2:	bfaf      	iteee	ge
 80018c4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	4b06      	ldrlt	r3, [pc, #24]	; (80018e4 <HAL_NVIC_SetPriority+0x64>)
 80018ca:	f000 000f 	andlt.w	r0, r0, #15
 80018ce:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d0:	bfa5      	ittet	ge
 80018d2:	b2d2      	uxtbge	r2, r2
 80018d4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018d8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018da:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80018de:	bd30      	pop	{r4, r5, pc}
 80018e0:	e000ed00 	.word	0xe000ed00
 80018e4:	e000ed14 	.word	0xe000ed14

080018e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	3801      	subs	r0, #1
 80018ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80018ee:	d20a      	bcs.n	8001906 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f4:	4a06      	ldr	r2, [pc, #24]	; (8001910 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001900:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001906:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000e010 	.word	0xe000e010
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001918:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800191a:	4616      	mov	r6, r2
 800191c:	4b65      	ldr	r3, [pc, #404]	; (8001ab4 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800191e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001ac4 <HAL_GPIO_Init+0x1b0>
 8001922:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001ac8 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001926:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800192a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800192c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001930:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001934:	45a0      	cmp	r8, r4
 8001936:	d17f      	bne.n	8001a38 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001938:	684d      	ldr	r5, [r1, #4]
 800193a:	2d12      	cmp	r5, #18
 800193c:	f000 80af 	beq.w	8001a9e <HAL_GPIO_Init+0x18a>
 8001940:	f200 8088 	bhi.w	8001a54 <HAL_GPIO_Init+0x140>
 8001944:	2d02      	cmp	r5, #2
 8001946:	f000 80a7 	beq.w	8001a98 <HAL_GPIO_Init+0x184>
 800194a:	d87c      	bhi.n	8001a46 <HAL_GPIO_Init+0x132>
 800194c:	2d00      	cmp	r5, #0
 800194e:	f000 808e 	beq.w	8001a6e <HAL_GPIO_Init+0x15a>
 8001952:	2d01      	cmp	r5, #1
 8001954:	f000 809e 	beq.w	8001a94 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001958:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800195c:	2cff      	cmp	r4, #255	; 0xff
 800195e:	bf93      	iteet	ls
 8001960:	4682      	movls	sl, r0
 8001962:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001966:	3d08      	subhi	r5, #8
 8001968:	f8d0 b000 	ldrls.w	fp, [r0]
 800196c:	bf92      	itee	ls
 800196e:	00b5      	lslls	r5, r6, #2
 8001970:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001974:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001976:	fa09 f805 	lsl.w	r8, r9, r5
 800197a:	ea2b 0808 	bic.w	r8, fp, r8
 800197e:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001982:	bf88      	it	hi
 8001984:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001988:	ea48 0505 	orr.w	r5, r8, r5
 800198c:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001990:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001994:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001998:	d04e      	beq.n	8001a38 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800199a:	4d47      	ldr	r5, [pc, #284]	; (8001ab8 <HAL_GPIO_Init+0x1a4>)
 800199c:	4f46      	ldr	r7, [pc, #280]	; (8001ab8 <HAL_GPIO_Init+0x1a4>)
 800199e:	69ad      	ldr	r5, [r5, #24]
 80019a0:	f026 0803 	bic.w	r8, r6, #3
 80019a4:	f045 0501 	orr.w	r5, r5, #1
 80019a8:	61bd      	str	r5, [r7, #24]
 80019aa:	69bd      	ldr	r5, [r7, #24]
 80019ac:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80019b0:	f005 0501 	and.w	r5, r5, #1
 80019b4:	9501      	str	r5, [sp, #4]
 80019b6:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019ba:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019be:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019c0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80019c4:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80019c8:	fa09 f90b 	lsl.w	r9, r9, fp
 80019cc:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d0:	4d3a      	ldr	r5, [pc, #232]	; (8001abc <HAL_GPIO_Init+0x1a8>)
 80019d2:	42a8      	cmp	r0, r5
 80019d4:	d068      	beq.n	8001aa8 <HAL_GPIO_Init+0x194>
 80019d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019da:	42a8      	cmp	r0, r5
 80019dc:	d066      	beq.n	8001aac <HAL_GPIO_Init+0x198>
 80019de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019e2:	42a8      	cmp	r0, r5
 80019e4:	d064      	beq.n	8001ab0 <HAL_GPIO_Init+0x19c>
 80019e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019ea:	42a8      	cmp	r0, r5
 80019ec:	bf0c      	ite	eq
 80019ee:	2503      	moveq	r5, #3
 80019f0:	2504      	movne	r5, #4
 80019f2:	fa05 f50b 	lsl.w	r5, r5, fp
 80019f6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80019fa:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019fe:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a00:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8001a04:	bf14      	ite	ne
 8001a06:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a08:	43a5      	biceq	r5, r4
 8001a0a:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a0c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a0e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8001a12:	bf14      	ite	ne
 8001a14:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a16:	43a5      	biceq	r5, r4
 8001a18:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a1a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a1c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a20:	bf14      	ite	ne
 8001a22:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a24:	43a5      	biceq	r5, r4
 8001a26:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a28:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a2a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a2e:	bf14      	ite	ne
 8001a30:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a32:	ea25 0404 	biceq.w	r4, r5, r4
 8001a36:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001a38:	3601      	adds	r6, #1
 8001a3a:	2e10      	cmp	r6, #16
 8001a3c:	f47f af73 	bne.w	8001926 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001a40:	b003      	add	sp, #12
 8001a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001a46:	2d03      	cmp	r5, #3
 8001a48:	d022      	beq.n	8001a90 <HAL_GPIO_Init+0x17c>
 8001a4a:	2d11      	cmp	r5, #17
 8001a4c:	d184      	bne.n	8001958 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a4e:	68ca      	ldr	r2, [r1, #12]
 8001a50:	3204      	adds	r2, #4
          break;
 8001a52:	e781      	b.n	8001958 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001a54:	4f1a      	ldr	r7, [pc, #104]	; (8001ac0 <HAL_GPIO_Init+0x1ac>)
 8001a56:	42bd      	cmp	r5, r7
 8001a58:	d009      	beq.n	8001a6e <HAL_GPIO_Init+0x15a>
 8001a5a:	d812      	bhi.n	8001a82 <HAL_GPIO_Init+0x16e>
 8001a5c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001acc <HAL_GPIO_Init+0x1b8>
 8001a60:	454d      	cmp	r5, r9
 8001a62:	d004      	beq.n	8001a6e <HAL_GPIO_Init+0x15a>
 8001a64:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001a68:	454d      	cmp	r5, r9
 8001a6a:	f47f af75 	bne.w	8001958 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a6e:	688a      	ldr	r2, [r1, #8]
 8001a70:	b1c2      	cbz	r2, 8001aa4 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a72:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001a74:	bf0c      	ite	eq
 8001a76:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001a7a:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a7e:	2208      	movs	r2, #8
 8001a80:	e76a      	b.n	8001958 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001a82:	4575      	cmp	r5, lr
 8001a84:	d0f3      	beq.n	8001a6e <HAL_GPIO_Init+0x15a>
 8001a86:	4565      	cmp	r5, ip
 8001a88:	d0f1      	beq.n	8001a6e <HAL_GPIO_Init+0x15a>
 8001a8a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001ad0 <HAL_GPIO_Init+0x1bc>
 8001a8e:	e7eb      	b.n	8001a68 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a90:	2200      	movs	r2, #0
 8001a92:	e761      	b.n	8001958 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a94:	68ca      	ldr	r2, [r1, #12]
          break;
 8001a96:	e75f      	b.n	8001958 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a98:	68ca      	ldr	r2, [r1, #12]
 8001a9a:	3208      	adds	r2, #8
          break;
 8001a9c:	e75c      	b.n	8001958 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a9e:	68ca      	ldr	r2, [r1, #12]
 8001aa0:	320c      	adds	r2, #12
          break;
 8001aa2:	e759      	b.n	8001958 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	e757      	b.n	8001958 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aa8:	2500      	movs	r5, #0
 8001aaa:	e7a2      	b.n	80019f2 <HAL_GPIO_Init+0xde>
 8001aac:	2501      	movs	r5, #1
 8001aae:	e7a0      	b.n	80019f2 <HAL_GPIO_Init+0xde>
 8001ab0:	2502      	movs	r5, #2
 8001ab2:	e79e      	b.n	80019f2 <HAL_GPIO_Init+0xde>
 8001ab4:	40010400 	.word	0x40010400
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010800 	.word	0x40010800
 8001ac0:	10210000 	.word	0x10210000
 8001ac4:	10310000 	.word	0x10310000
 8001ac8:	10320000 	.word	0x10320000
 8001acc:	10110000 	.word	0x10110000
 8001ad0:	10220000 	.word	0x10220000

08001ad4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ad4:	b10a      	cbz	r2, 8001ada <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ad6:	6101      	str	r1, [r0, #16]
 8001ad8:	4770      	bx	lr
 8001ada:	0409      	lsls	r1, r1, #16
 8001adc:	e7fb      	b.n	8001ad6 <HAL_GPIO_WritePin+0x2>

08001ade <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ade:	6802      	ldr	r2, [r0, #0]
 8001ae0:	6953      	ldr	r3, [r2, #20]
 8001ae2:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001ae6:	d00d      	beq.n	8001b04 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ae8:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001aec:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001aee:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001af0:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001af2:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001af8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001afc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001b00:	2001      	movs	r0, #1
 8001b02:	4770      	bx	lr
  }
  return HAL_OK;
 8001b04:	4618      	mov	r0, r3
}
 8001b06:	4770      	bx	lr

08001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	4617      	mov	r7, r2
 8001b10:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b12:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001b16:	b28e      	uxth	r6, r1
 8001b18:	6825      	ldr	r5, [r4, #0]
 8001b1a:	f1b8 0f01 	cmp.w	r8, #1
 8001b1e:	bf0c      	ite	eq
 8001b20:	696b      	ldreq	r3, [r5, #20]
 8001b22:	69ab      	ldrne	r3, [r5, #24]
 8001b24:	ea36 0303 	bics.w	r3, r6, r3
 8001b28:	bf14      	ite	ne
 8001b2a:	2001      	movne	r0, #1
 8001b2c:	2000      	moveq	r0, #0
 8001b2e:	b908      	cbnz	r0, 8001b34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b34:	696b      	ldr	r3, [r5, #20]
 8001b36:	055a      	lsls	r2, r3, #21
 8001b38:	d512      	bpl.n	8001b60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b3a:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001b3c:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b42:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b44:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001b48:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b4a:	2304      	movs	r3, #4
 8001b4c:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8001b4e:	2300      	movs	r3, #0
      return HAL_ERROR;
 8001b50:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 8001b52:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001b54:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001b58:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001b5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001b60:	1c7b      	adds	r3, r7, #1
 8001b62:	d0d9      	beq.n	8001b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001b64:	b94f      	cbnz	r7, 8001b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001b66:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001b68:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001b6a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001b6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001b70:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001b74:	2003      	movs	r0, #3
 8001b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001b7a:	f7ff fe57 	bl	800182c <HAL_GetTick>
 8001b7e:	eba0 0009 	sub.w	r0, r0, r9
 8001b82:	4287      	cmp	r7, r0
 8001b84:	d2c8      	bcs.n	8001b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001b86:	e7ee      	b.n	8001b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001b88 <I2C_WaitOnFlagUntilTimeout>:
{
 8001b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b8c:	4604      	mov	r4, r0
 8001b8e:	4690      	mov	r8, r2
 8001b90:	461f      	mov	r7, r3
 8001b92:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001b94:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001b98:	b28d      	uxth	r5, r1
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	f1b9 0f01 	cmp.w	r9, #1
 8001ba0:	bf0c      	ite	eq
 8001ba2:	695b      	ldreq	r3, [r3, #20]
 8001ba4:	699b      	ldrne	r3, [r3, #24]
 8001ba6:	ea35 0303 	bics.w	r3, r5, r3
 8001baa:	bf0c      	ite	eq
 8001bac:	2301      	moveq	r3, #1
 8001bae:	2300      	movne	r3, #0
 8001bb0:	4543      	cmp	r3, r8
 8001bb2:	d002      	beq.n	8001bba <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001bb4:	2000      	movs	r0, #0
}
 8001bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001bba:	1c7b      	adds	r3, r7, #1
 8001bbc:	d0ed      	beq.n	8001b9a <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bbe:	b95f      	cbnz	r7, 8001bd8 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001bc0:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001bc2:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001bc4:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001bc6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001bca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001bce:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bd0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001bd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bd8:	f7ff fe28 	bl	800182c <HAL_GetTick>
 8001bdc:	1b80      	subs	r0, r0, r6
 8001bde:	4287      	cmp	r7, r0
 8001be0:	d2db      	bcs.n	8001b9a <I2C_WaitOnFlagUntilTimeout+0x12>
 8001be2:	e7ed      	b.n	8001bc0 <I2C_WaitOnFlagUntilTimeout+0x38>

08001be4 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001be4:	b570      	push	{r4, r5, r6, lr}
 8001be6:	4604      	mov	r4, r0
 8001be8:	460d      	mov	r5, r1
 8001bea:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bec:	6823      	ldr	r3, [r4, #0]
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	061b      	lsls	r3, r3, #24
 8001bf2:	d501      	bpl.n	8001bf8 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001bf8:	4620      	mov	r0, r4
 8001bfa:	f7ff ff70 	bl	8001ade <I2C_IsAcknowledgeFailed>
 8001bfe:	b9a8      	cbnz	r0, 8001c2c <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001c00:	1c6a      	adds	r2, r5, #1
 8001c02:	d0f3      	beq.n	8001bec <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c04:	b965      	cbnz	r5, 8001c20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c06:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001c08:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c0a:	f043 0320 	orr.w	r3, r3, #32
 8001c0e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c10:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8001c12:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c14:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c16:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c1a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001c1e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c20:	f7ff fe04 	bl	800182c <HAL_GetTick>
 8001c24:	1b80      	subs	r0, r0, r6
 8001c26:	4285      	cmp	r5, r0
 8001c28:	d2e0      	bcs.n	8001bec <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001c2a:	e7ec      	b.n	8001c06 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001c2c:	2001      	movs	r0, #1
}
 8001c2e:	bd70      	pop	{r4, r5, r6, pc}

08001c30 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001c30:	b570      	push	{r4, r5, r6, lr}
 8001c32:	4604      	mov	r4, r0
 8001c34:	460d      	mov	r5, r1
 8001c36:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001c38:	6820      	ldr	r0, [r4, #0]
 8001c3a:	6943      	ldr	r3, [r0, #20]
 8001c3c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001c40:	d001      	beq.n	8001c46 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001c42:	2000      	movs	r0, #0
}
 8001c44:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001c46:	6942      	ldr	r2, [r0, #20]
 8001c48:	06d2      	lsls	r2, r2, #27
 8001c4a:	d50b      	bpl.n	8001c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c4c:	f06f 0210 	mvn.w	r2, #16
 8001c50:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001c52:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c54:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001c56:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001c5a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001c5c:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001c5e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001c62:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c64:	b95d      	cbnz	r5, 8001c7e <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c66:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001c68:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c6a:	f043 0320 	orr.w	r3, r3, #32
 8001c6e:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001c70:	2320      	movs	r3, #32
 8001c72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001c76:	2300      	movs	r3, #0
 8001c78:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001c7c:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c7e:	f7ff fdd5 	bl	800182c <HAL_GetTick>
 8001c82:	1b80      	subs	r0, r0, r6
 8001c84:	4285      	cmp	r5, r0
 8001c86:	d2d7      	bcs.n	8001c38 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001c88:	e7ed      	b.n	8001c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08001c8a <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001c8a:	b570      	push	{r4, r5, r6, lr}
 8001c8c:	4604      	mov	r4, r0
 8001c8e:	460d      	mov	r5, r1
 8001c90:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001c92:	6823      	ldr	r3, [r4, #0]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	075b      	lsls	r3, r3, #29
 8001c98:	d501      	bpl.n	8001c9e <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c9e:	4620      	mov	r0, r4
 8001ca0:	f7ff ff1d 	bl	8001ade <I2C_IsAcknowledgeFailed>
 8001ca4:	b9a8      	cbnz	r0, 8001cd2 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001ca6:	1c6a      	adds	r2, r5, #1
 8001ca8:	d0f3      	beq.n	8001c92 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001caa:	b965      	cbnz	r5, 8001cc6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cac:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001cae:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cb0:	f043 0320 	orr.w	r3, r3, #32
 8001cb4:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cb6:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8001cb8:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cba:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001cbc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001cc0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 8001cc4:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001cc6:	f7ff fdb1 	bl	800182c <HAL_GetTick>
 8001cca:	1b80      	subs	r0, r0, r6
 8001ccc:	4285      	cmp	r5, r0
 8001cce:	d2e0      	bcs.n	8001c92 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001cd0:	e7ec      	b.n	8001cac <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001cd2:	2001      	movs	r0, #1
}
 8001cd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001cd8 <HAL_I2C_Init>:
{
 8001cd8:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 8001cda:	4604      	mov	r4, r0
 8001cdc:	b908      	cbnz	r0, 8001ce2 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8001cde:	2001      	movs	r0, #1
 8001ce0:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001ce2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ce6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cea:	b91b      	cbnz	r3, 8001cf4 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001cec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001cf0:	f7ff fb96 	bl	8001420 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cf4:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001cf6:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cf8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001cfc:	6813      	ldr	r3, [r2, #0]
 8001cfe:	f023 0301 	bic.w	r3, r3, #1
 8001d02:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d04:	f000 fd3a 	bl	800277c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d08:	6863      	ldr	r3, [r4, #4]
 8001d0a:	4a2f      	ldr	r2, [pc, #188]	; (8001dc8 <HAL_I2C_Init+0xf0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d830      	bhi.n	8001d72 <HAL_I2C_Init+0x9a>
 8001d10:	4a2e      	ldr	r2, [pc, #184]	; (8001dcc <HAL_I2C_Init+0xf4>)
 8001d12:	4290      	cmp	r0, r2
 8001d14:	d9e3      	bls.n	8001cde <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001d16:	4a2e      	ldr	r2, [pc, #184]	; (8001dd0 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 8001d18:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001d1a:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8001d1e:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d20:	3201      	adds	r2, #1
 8001d22:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001d24:	4a28      	ldr	r2, [pc, #160]	; (8001dc8 <HAL_I2C_Init+0xf0>)
 8001d26:	3801      	subs	r0, #1
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d832      	bhi.n	8001d92 <HAL_I2C_Init+0xba>
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d32:	1c43      	adds	r3, r0, #1
 8001d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d38:	2b04      	cmp	r3, #4
 8001d3a:	bf38      	it	cc
 8001d3c:	2304      	movcc	r3, #4
 8001d3e:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d40:	6a22      	ldr	r2, [r4, #32]
 8001d42:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d44:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d46:	4313      	orrs	r3, r2
 8001d48:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001d4a:	68e2      	ldr	r2, [r4, #12]
 8001d4c:	6923      	ldr	r3, [r4, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001d52:	69a2      	ldr	r2, [r4, #24]
 8001d54:	6963      	ldr	r3, [r4, #20]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001d5a:	680b      	ldr	r3, [r1, #0]
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001d62:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d64:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d6a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d6c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001d70:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d72:	4a18      	ldr	r2, [pc, #96]	; (8001dd4 <HAL_I2C_Init+0xfc>)
 8001d74:	4290      	cmp	r0, r2
 8001d76:	d9b2      	bls.n	8001cde <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001d78:	4d15      	ldr	r5, [pc, #84]	; (8001dd0 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001d7e:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8001d82:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d84:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8001d86:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d88:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001d8c:	fbb2 f2f5 	udiv	r2, r2, r5
 8001d90:	e7c6      	b.n	8001d20 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001d92:	68a2      	ldr	r2, [r4, #8]
 8001d94:	b952      	cbnz	r2, 8001dac <HAL_I2C_Init+0xd4>
 8001d96:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001d9a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d9e:	1c43      	adds	r3, r0, #1
 8001da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001da4:	b16b      	cbz	r3, 8001dc2 <HAL_I2C_Init+0xea>
 8001da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001daa:	e7c8      	b.n	8001d3e <HAL_I2C_Init+0x66>
 8001dac:	2219      	movs	r2, #25
 8001dae:	4353      	muls	r3, r2
 8001db0:	fbb0 f0f3 	udiv	r0, r0, r3
 8001db4:	1c43      	adds	r3, r0, #1
 8001db6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dba:	b113      	cbz	r3, 8001dc2 <HAL_I2C_Init+0xea>
 8001dbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dc0:	e7bd      	b.n	8001d3e <HAL_I2C_Init+0x66>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e7bb      	b.n	8001d3e <HAL_I2C_Init+0x66>
 8001dc6:	bf00      	nop
 8001dc8:	000186a0 	.word	0x000186a0
 8001dcc:	001e847f 	.word	0x001e847f
 8001dd0:	000f4240 	.word	0x000f4240
 8001dd4:	003d08ff 	.word	0x003d08ff

08001dd8 <HAL_I2C_Master_Transmit>:
{
 8001dd8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001ddc:	4604      	mov	r4, r0
 8001dde:	461f      	mov	r7, r3
 8001de0:	460d      	mov	r5, r1
 8001de2:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8001de4:	f7ff fd22 	bl	800182c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001de8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001dec:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d004      	beq.n	8001dfc <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001df2:	2502      	movs	r5, #2
}
 8001df4:	4628      	mov	r0, r5
 8001df6:	b004      	add	sp, #16
 8001df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dfc:	9000      	str	r0, [sp, #0]
 8001dfe:	2319      	movs	r3, #25
 8001e00:	2201      	movs	r2, #1
 8001e02:	495d      	ldr	r1, [pc, #372]	; (8001f78 <HAL_I2C_Master_Transmit+0x1a0>)
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff febf 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 8001e0a:	2800      	cmp	r0, #0
 8001e0c:	d1f1      	bne.n	8001df2 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001e0e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d0ed      	beq.n	8001df2 <HAL_I2C_Master_Transmit+0x1a>
 8001e16:	2301      	movs	r3, #1
 8001e18:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001e22:	bf5e      	ittt	pl
 8001e24:	681a      	ldrpl	r2, [r3, #0]
 8001e26:	f042 0201 	orrpl.w	r2, r2, #1
 8001e2a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e32:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e34:	2221      	movs	r2, #33	; 0x21
 8001e36:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001e3a:	2210      	movs	r2, #16
 8001e3c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e40:	2200      	movs	r2, #0
 8001e42:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e44:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001e48:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e4a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001e4c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001e4e:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001e52:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e54:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001e56:	2a04      	cmp	r2, #4
 8001e58:	d004      	beq.n	8001e64 <HAL_I2C_Master_Transmit+0x8c>
 8001e5a:	2a01      	cmp	r2, #1
 8001e5c:	d002      	beq.n	8001e64 <HAL_I2C_Master_Transmit+0x8c>
 8001e5e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001e62:	d104      	bne.n	8001e6e <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	e002      	b.n	8001e74 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001e6e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001e70:	2a12      	cmp	r2, #18
 8001e72:	d0f7      	beq.n	8001e64 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e74:	9600      	str	r6, [sp, #0]
 8001e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f7ff fe82 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 8001e84:	bb28      	cbnz	r0, 8001ed2 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e86:	6923      	ldr	r3, [r4, #16]
 8001e88:	6822      	ldr	r2, [r4, #0]
 8001e8a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e8e:	d112      	bne.n	8001eb6 <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001e90:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001e94:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e96:	4633      	mov	r3, r6
 8001e98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001e9a:	4938      	ldr	r1, [pc, #224]	; (8001f7c <HAL_I2C_Master_Transmit+0x1a4>)
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	f7ff fe33 	bl	8001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ea2:	4605      	mov	r5, r0
 8001ea4:	b9a0      	cbnz	r0, 8001ed0 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ea6:	6823      	ldr	r3, [r4, #0]
 8001ea8:	9003      	str	r0, [sp, #12]
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	9203      	str	r2, [sp, #12]
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	9303      	str	r3, [sp, #12]
 8001eb2:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8001eb4:	e050      	b.n	8001f58 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001eb6:	11eb      	asrs	r3, r5, #7
 8001eb8:	f003 0306 	and.w	r3, r3, #6
 8001ebc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001ec0:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001ec2:	492f      	ldr	r1, [pc, #188]	; (8001f80 <HAL_I2C_Master_Transmit+0x1a8>)
 8001ec4:	4633      	mov	r3, r6
 8001ec6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001ec8:	4620      	mov	r0, r4
 8001eca:	f7ff fe1d 	bl	8001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ece:	b148      	cbz	r0, 8001ee4 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ed0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ed2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ed4:	2b04      	cmp	r3, #4
 8001ed6:	f04f 0300 	mov.w	r3, #0
 8001eda:	d107      	bne.n	8001eec <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8001edc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001ee0:	2501      	movs	r5, #1
 8001ee2:	e787      	b.n	8001df4 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001ee4:	6823      	ldr	r3, [r4, #0]
 8001ee6:	b2ed      	uxtb	r5, r5
 8001ee8:	611d      	str	r5, [r3, #16]
 8001eea:	e7d4      	b.n	8001e96 <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8001eec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001ef0:	2503      	movs	r5, #3
 8001ef2:	e77f      	b.n	8001df4 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ef4:	4632      	mov	r2, r6
 8001ef6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001ef8:	4620      	mov	r0, r4
 8001efa:	f7ff fe73 	bl	8001be4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001efe:	b140      	cbz	r0, 8001f12 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d1f4      	bne.n	8001ef0 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001f06:	6822      	ldr	r2, [r4, #0]
 8001f08:	6813      	ldr	r3, [r2, #0]
 8001f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f0e:	6013      	str	r3, [r2, #0]
 8001f10:	e7e6      	b.n	8001ee0 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001f14:	6820      	ldr	r0, [r4, #0]
 8001f16:	1c4b      	adds	r3, r1, #1
 8001f18:	6263      	str	r3, [r4, #36]	; 0x24
 8001f1a:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8001f1c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f1e:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001f20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f22:	3b01      	subs	r3, #1
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f28:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001f2a:	1e53      	subs	r3, r2, #1
 8001f2c:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f2e:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001f30:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f32:	d50a      	bpl.n	8001f4a <HAL_I2C_Master_Transmit+0x172>
 8001f34:	b14b      	cbz	r3, 8001f4a <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f36:	1c8b      	adds	r3, r1, #2
 8001f38:	6263      	str	r3, [r4, #36]	; 0x24
 8001f3a:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001f3c:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f3e:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001f40:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001f42:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001f44:	3b01      	subs	r3, #1
 8001f46:	b29b      	uxth	r3, r3
 8001f48:	8563      	strh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f4a:	4632      	mov	r2, r6
 8001f4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001f4e:	4620      	mov	r0, r4
 8001f50:	f7ff fe9b 	bl	8001c8a <I2C_WaitOnBTFFlagUntilTimeout>
 8001f54:	2800      	cmp	r0, #0
 8001f56:	d1d3      	bne.n	8001f00 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001f58:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1ca      	bne.n	8001ef4 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001f5e:	6821      	ldr	r1, [r4, #0]
 8001f60:	680a      	ldr	r2, [r1, #0]
 8001f62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f66:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f68:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8001f6a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001f6e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f72:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001f76:	e73d      	b.n	8001df4 <HAL_I2C_Master_Transmit+0x1c>
 8001f78:	00100002 	.word	0x00100002
 8001f7c:	00010002 	.word	0x00010002
 8001f80:	00010008 	.word	0x00010008

08001f84 <HAL_I2C_Master_Receive>:
{
 8001f84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f88:	4604      	mov	r4, r0
 8001f8a:	b089      	sub	sp, #36	; 0x24
 8001f8c:	4698      	mov	r8, r3
 8001f8e:	460d      	mov	r5, r1
 8001f90:	4691      	mov	r9, r2
 8001f92:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001f94:	f7ff fc4a 	bl	800182c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f98:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001f9c:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001f9e:	2b20      	cmp	r3, #32
 8001fa0:	d004      	beq.n	8001fac <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8001fa2:	2502      	movs	r5, #2
}
 8001fa4:	4628      	mov	r0, r5
 8001fa6:	b009      	add	sp, #36	; 0x24
 8001fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fac:	9000      	str	r0, [sp, #0]
 8001fae:	2319      	movs	r3, #25
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	49a2      	ldr	r1, [pc, #648]	; (800223c <HAL_I2C_Master_Receive+0x2b8>)
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	f7ff fde7 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 8001fba:	2800      	cmp	r0, #0
 8001fbc:	d1f1      	bne.n	8001fa2 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8001fbe:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d0ed      	beq.n	8001fa2 <HAL_I2C_Master_Receive+0x1e>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fcc:	6823      	ldr	r3, [r4, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001fd2:	bf5e      	ittt	pl
 8001fd4:	681a      	ldrpl	r2, [r3, #0]
 8001fd6:	f042 0201 	orrpl.w	r2, r2, #1
 8001fda:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fe2:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001fe4:	2222      	movs	r2, #34	; 0x22
 8001fe6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001fea:	2210      	movs	r2, #16
 8001fec:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ff4:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001ff8:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ffc:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001ffe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002000:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002004:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002006:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002008:	6819      	ldr	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800200a:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800200c:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002010:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002012:	d004      	beq.n	800201e <HAL_I2C_Master_Receive+0x9a>
 8002014:	2a01      	cmp	r2, #1
 8002016:	d002      	beq.n	800201e <HAL_I2C_Master_Receive+0x9a>
 8002018:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800201c:	d104      	bne.n	8002028 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	e002      	b.n	800202e <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002028:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800202a:	2a11      	cmp	r2, #17
 800202c:	d0f7      	beq.n	800201e <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800202e:	9600      	str	r6, [sp, #0]
 8002030:	463b      	mov	r3, r7
 8002032:	2200      	movs	r2, #0
 8002034:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002038:	4620      	mov	r0, r4
 800203a:	f7ff fda5 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 800203e:	2800      	cmp	r0, #0
 8002040:	d14d      	bne.n	80020de <HAL_I2C_Master_Receive+0x15a>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002042:	6923      	ldr	r3, [r4, #16]
 8002044:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002048:	6823      	ldr	r3, [r4, #0]
 800204a:	d139      	bne.n	80020c0 <HAL_I2C_Master_Receive+0x13c>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800204c:	f045 0501 	orr.w	r5, r5, #1
 8002050:	b2ed      	uxtb	r5, r5
 8002052:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002054:	4633      	mov	r3, r6
 8002056:	463a      	mov	r2, r7
 8002058:	4979      	ldr	r1, [pc, #484]	; (8002240 <HAL_I2C_Master_Receive+0x2bc>)
 800205a:	4620      	mov	r0, r4
 800205c:	f7ff fd54 	bl	8001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002060:	4605      	mov	r5, r0
 8002062:	2800      	cmp	r0, #0
 8002064:	d13a      	bne.n	80020dc <HAL_I2C_Master_Receive+0x158>
    if(hi2c->XferSize == 0U)
 8002066:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002068:	6823      	ldr	r3, [r4, #0]
 800206a:	2a00      	cmp	r2, #0
 800206c:	d069      	beq.n	8002142 <HAL_I2C_Master_Receive+0x1be>
    else if(hi2c->XferSize == 1U)
 800206e:	2a01      	cmp	r2, #1
 8002070:	d17a      	bne.n	8002168 <HAL_I2C_Master_Receive+0x1e4>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002078:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800207a:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800207c:	6823      	ldr	r3, [r4, #0]
 800207e:	9504      	str	r5, [sp, #16]
 8002080:	695a      	ldr	r2, [r3, #20]
 8002082:	9204      	str	r2, [sp, #16]
 8002084:	699a      	ldr	r2, [r3, #24]
 8002086:	9204      	str	r2, [sp, #16]
 8002088:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002090:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002092:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002094:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002248 <HAL_I2C_Master_Receive+0x2c4>
    while(hi2c->XferSize > 0U)
 8002098:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800209a:	2b00      	cmp	r3, #0
 800209c:	d05b      	beq.n	8002156 <HAL_I2C_Master_Receive+0x1d2>
      if(hi2c->XferSize <= 3U)
 800209e:	2b03      	cmp	r3, #3
 80020a0:	f200 80d4 	bhi.w	800224c <HAL_I2C_Master_Receive+0x2c8>
        if(hi2c->XferSize == 1U)
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d17b      	bne.n	80021a0 <HAL_I2C_Master_Receive+0x21c>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80020a8:	4632      	mov	r2, r6
 80020aa:	4639      	mov	r1, r7
 80020ac:	4620      	mov	r0, r4
 80020ae:	f7ff fdbf 	bl	8001c30 <I2C_WaitOnRXNEFlagUntilTimeout>
 80020b2:	2800      	cmp	r0, #0
 80020b4:	f000 8093 	beq.w	80021de <HAL_I2C_Master_Receive+0x25a>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80020b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020ba:	2b20      	cmp	r3, #32
 80020bc:	d116      	bne.n	80020ec <HAL_I2C_Master_Receive+0x168>
 80020be:	e03e      	b.n	800213e <HAL_I2C_Master_Receive+0x1ba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020c0:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80020c4:	f008 0806 	and.w	r8, r8, #6
 80020c8:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80020cc:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80020ce:	495d      	ldr	r1, [pc, #372]	; (8002244 <HAL_I2C_Master_Receive+0x2c0>)
 80020d0:	4633      	mov	r3, r6
 80020d2:	463a      	mov	r2, r7
 80020d4:	4620      	mov	r0, r4
 80020d6:	f7ff fd17 	bl	8001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020da:	b148      	cbz	r0, 80020f0 <HAL_I2C_Master_Receive+0x16c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	f04f 0300 	mov.w	r3, #0
 80020e6:	d128      	bne.n	800213a <HAL_I2C_Master_Receive+0x1b6>
        __HAL_UNLOCK(hi2c);
 80020e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 80020ec:	2501      	movs	r5, #1
 80020ee:	e759      	b.n	8001fa4 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80020f0:	6823      	ldr	r3, [r4, #0]
 80020f2:	b2ed      	uxtb	r5, r5
 80020f4:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020f6:	463a      	mov	r2, r7
 80020f8:	4633      	mov	r3, r6
 80020fa:	4951      	ldr	r1, [pc, #324]	; (8002240 <HAL_I2C_Master_Receive+0x2bc>)
 80020fc:	4620      	mov	r0, r4
 80020fe:	f7ff fd03 	bl	8001b08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002102:	4602      	mov	r2, r0
 8002104:	2800      	cmp	r0, #0
 8002106:	d1e9      	bne.n	80020dc <HAL_I2C_Master_Receive+0x158>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	9007      	str	r0, [sp, #28]
 800210c:	6959      	ldr	r1, [r3, #20]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800210e:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002110:	9107      	str	r1, [sp, #28]
 8002112:	6999      	ldr	r1, [r3, #24]
 8002114:	9107      	str	r1, [sp, #28]
 8002116:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002118:	6819      	ldr	r1, [r3, #0]
 800211a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800211e:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002120:	9600      	str	r6, [sp, #0]
 8002122:	463b      	mov	r3, r7
 8002124:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002128:	f7ff fd2e 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 800212c:	2800      	cmp	r0, #0
 800212e:	d1d6      	bne.n	80020de <HAL_I2C_Master_Receive+0x15a>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002130:	6822      	ldr	r2, [r4, #0]
 8002132:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002136:	6113      	str	r3, [r2, #16]
 8002138:	e78c      	b.n	8002054 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 800213a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 800213e:	2503      	movs	r5, #3
 8002140:	e730      	b.n	8001fa4 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002142:	9503      	str	r5, [sp, #12]
 8002144:	695a      	ldr	r2, [r3, #20]
 8002146:	9203      	str	r2, [sp, #12]
 8002148:	699a      	ldr	r2, [r3, #24]
 800214a:	9203      	str	r2, [sp, #12]
 800214c:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002154:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002156:	2320      	movs	r3, #32
 8002158:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800215c:	2300      	movs	r3, #0
 800215e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002162:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002166:	e71d      	b.n	8001fa4 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8002168:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800216a:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 800216c:	d10e      	bne.n	800218c <HAL_I2C_Master_Receive+0x208>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800216e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002172:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002174:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002176:	6823      	ldr	r3, [r4, #0]
 8002178:	9505      	str	r5, [sp, #20]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	9205      	str	r2, [sp, #20]
 800217e:	699a      	ldr	r2, [r3, #24]
 8002180:	9205      	str	r2, [sp, #20]
 8002182:	9a05      	ldr	r2, [sp, #20]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800218a:	e781      	b.n	8002090 <HAL_I2C_Master_Receive+0x10c>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800218c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002190:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002192:	9506      	str	r5, [sp, #24]
 8002194:	695a      	ldr	r2, [r3, #20]
 8002196:	9206      	str	r2, [sp, #24]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	9306      	str	r3, [sp, #24]
 800219c:	9b06      	ldr	r3, [sp, #24]
 800219e:	e779      	b.n	8002094 <HAL_I2C_Master_Receive+0x110>
        else if(hi2c->XferSize == 2U)
 80021a0:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021a2:	9600      	str	r6, [sp, #0]
 80021a4:	463b      	mov	r3, r7
 80021a6:	f04f 0200 	mov.w	r2, #0
 80021aa:	4641      	mov	r1, r8
 80021ac:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 80021ae:	d124      	bne.n	80021fa <HAL_I2C_Master_Receive+0x276>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021b0:	f7ff fcea 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 80021b4:	2800      	cmp	r0, #0
 80021b6:	d1c2      	bne.n	800213e <HAL_I2C_Master_Receive+0x1ba>
 80021b8:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021ba:	6823      	ldr	r3, [r4, #0]
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021c2:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80021c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	1c51      	adds	r1, r2, #1
 80021ca:	6261      	str	r1, [r4, #36]	; 0x24
 80021cc:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 80021ce:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80021d0:	3b01      	subs	r3, #1
 80021d2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80021d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021d6:	3b01      	subs	r3, #1
 80021d8:	b29b      	uxth	r3, r3
 80021da:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80021dc:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80021de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021e0:	1c5a      	adds	r2, r3, #1
 80021e2:	6262      	str	r2, [r4, #36]	; 0x24
 80021e4:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80021e6:	6912      	ldr	r2, [r2, #16]
 80021e8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80021ea:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80021ec:	3b01      	subs	r3, #1
 80021ee:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80021f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021f2:	3b01      	subs	r3, #1
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	8563      	strh	r3, [r4, #42]	; 0x2a
 80021f8:	e74e      	b.n	8002098 <HAL_I2C_Master_Receive+0x114>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021fa:	f7ff fcc5 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 80021fe:	4602      	mov	r2, r0
 8002200:	2800      	cmp	r0, #0
 8002202:	d19c      	bne.n	800213e <HAL_I2C_Master_Receive+0x1ba>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002204:	6821      	ldr	r1, [r4, #0]
 8002206:	680b      	ldr	r3, [r1, #0]
 8002208:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800220c:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800220e:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002210:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002212:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002214:	1c59      	adds	r1, r3, #1
 8002216:	6261      	str	r1, [r4, #36]	; 0x24
 8002218:	6821      	ldr	r1, [r4, #0]
 800221a:	6909      	ldr	r1, [r1, #16]
 800221c:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 800221e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002220:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8002222:	3b01      	subs	r3, #1
 8002224:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002226:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002228:	4641      	mov	r1, r8
          hi2c->XferCount--;
 800222a:	3b01      	subs	r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002230:	463b      	mov	r3, r7
 8002232:	f7ff fca9 	bl	8001b88 <I2C_WaitOnFlagUntilTimeout>
 8002236:	2800      	cmp	r0, #0
 8002238:	d0bf      	beq.n	80021ba <HAL_I2C_Master_Receive+0x236>
 800223a:	e780      	b.n	800213e <HAL_I2C_Master_Receive+0x1ba>
 800223c:	00100002 	.word	0x00100002
 8002240:	00010002 	.word	0x00010002
 8002244:	00010008 	.word	0x00010008
 8002248:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800224c:	4632      	mov	r2, r6
 800224e:	4639      	mov	r1, r7
 8002250:	4620      	mov	r0, r4
 8002252:	f7ff fced 	bl	8001c30 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002256:	2800      	cmp	r0, #0
 8002258:	f47f af2e 	bne.w	80020b8 <HAL_I2C_Master_Receive+0x134>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800225c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800225e:	1c5a      	adds	r2, r3, #1
 8002260:	6262      	str	r2, [r4, #36]	; 0x24
 8002262:	6822      	ldr	r2, [r4, #0]
 8002264:	6912      	ldr	r2, [r2, #16]
 8002266:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002268:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800226a:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 800226c:	3b01      	subs	r3, #1
 800226e:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002270:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002272:	3b01      	subs	r3, #1
 8002274:	b29b      	uxth	r3, r3
 8002276:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002278:	6953      	ldr	r3, [r2, #20]
 800227a:	075b      	lsls	r3, r3, #29
 800227c:	f57f af0c 	bpl.w	8002098 <HAL_I2C_Master_Receive+0x114>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002280:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002282:	1c59      	adds	r1, r3, #1
 8002284:	6261      	str	r1, [r4, #36]	; 0x24
 8002286:	e7ae      	b.n	80021e6 <HAL_I2C_Master_Receive+0x262>

08002288 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002288:	6803      	ldr	r3, [r0, #0]
{
 800228a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800228e:	07db      	lsls	r3, r3, #31
{
 8002290:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002292:	d410      	bmi.n	80022b6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002294:	682b      	ldr	r3, [r5, #0]
 8002296:	079f      	lsls	r7, r3, #30
 8002298:	d45e      	bmi.n	8002358 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800229a:	682b      	ldr	r3, [r5, #0]
 800229c:	0719      	lsls	r1, r3, #28
 800229e:	f100 8095 	bmi.w	80023cc <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a2:	682b      	ldr	r3, [r5, #0]
 80022a4:	075a      	lsls	r2, r3, #29
 80022a6:	f100 80bf 	bmi.w	8002428 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022aa:	69ea      	ldr	r2, [r5, #28]
 80022ac:	2a00      	cmp	r2, #0
 80022ae:	f040 812d 	bne.w	800250c <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80022b2:	2000      	movs	r0, #0
 80022b4:	e014      	b.n	80022e0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022b6:	4c90      	ldr	r4, [pc, #576]	; (80024f8 <HAL_RCC_OscConfig+0x270>)
 80022b8:	6863      	ldr	r3, [r4, #4]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d007      	beq.n	80022d2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022c2:	6863      	ldr	r3, [r4, #4]
 80022c4:	f003 030c 	and.w	r3, r3, #12
 80022c8:	2b08      	cmp	r3, #8
 80022ca:	d10c      	bne.n	80022e6 <HAL_RCC_OscConfig+0x5e>
 80022cc:	6863      	ldr	r3, [r4, #4]
 80022ce:	03de      	lsls	r6, r3, #15
 80022d0:	d509      	bpl.n	80022e6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d2:	6823      	ldr	r3, [r4, #0]
 80022d4:	039c      	lsls	r4, r3, #14
 80022d6:	d5dd      	bpl.n	8002294 <HAL_RCC_OscConfig+0xc>
 80022d8:	686b      	ldr	r3, [r5, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1da      	bne.n	8002294 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80022de:	2001      	movs	r0, #1
}
 80022e0:	b002      	add	sp, #8
 80022e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e6:	686b      	ldr	r3, [r5, #4]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ec:	d110      	bne.n	8002310 <HAL_RCC_OscConfig+0x88>
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80022f6:	f7ff fa99 	bl	800182c <HAL_GetTick>
 80022fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fc:	6823      	ldr	r3, [r4, #0]
 80022fe:	0398      	lsls	r0, r3, #14
 8002300:	d4c8      	bmi.n	8002294 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002302:	f7ff fa93 	bl	800182c <HAL_GetTick>
 8002306:	1b80      	subs	r0, r0, r6
 8002308:	2864      	cmp	r0, #100	; 0x64
 800230a:	d9f7      	bls.n	80022fc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 800230c:	2003      	movs	r0, #3
 800230e:	e7e7      	b.n	80022e0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002310:	b99b      	cbnz	r3, 800233a <HAL_RCC_OscConfig+0xb2>
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002318:	6023      	str	r3, [r4, #0]
 800231a:	6823      	ldr	r3, [r4, #0]
 800231c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002320:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002322:	f7ff fa83 	bl	800182c <HAL_GetTick>
 8002326:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002328:	6823      	ldr	r3, [r4, #0]
 800232a:	0399      	lsls	r1, r3, #14
 800232c:	d5b2      	bpl.n	8002294 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800232e:	f7ff fa7d 	bl	800182c <HAL_GetTick>
 8002332:	1b80      	subs	r0, r0, r6
 8002334:	2864      	cmp	r0, #100	; 0x64
 8002336:	d9f7      	bls.n	8002328 <HAL_RCC_OscConfig+0xa0>
 8002338:	e7e8      	b.n	800230c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800233a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	d103      	bne.n	800234a <HAL_RCC_OscConfig+0xc2>
 8002342:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002346:	6023      	str	r3, [r4, #0]
 8002348:	e7d1      	b.n	80022ee <HAL_RCC_OscConfig+0x66>
 800234a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234e:	6023      	str	r3, [r4, #0]
 8002350:	6823      	ldr	r3, [r4, #0]
 8002352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002356:	e7cd      	b.n	80022f4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002358:	4c67      	ldr	r4, [pc, #412]	; (80024f8 <HAL_RCC_OscConfig+0x270>)
 800235a:	6863      	ldr	r3, [r4, #4]
 800235c:	f013 0f0c 	tst.w	r3, #12
 8002360:	d007      	beq.n	8002372 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002362:	6863      	ldr	r3, [r4, #4]
 8002364:	f003 030c 	and.w	r3, r3, #12
 8002368:	2b08      	cmp	r3, #8
 800236a:	d110      	bne.n	800238e <HAL_RCC_OscConfig+0x106>
 800236c:	6863      	ldr	r3, [r4, #4]
 800236e:	03da      	lsls	r2, r3, #15
 8002370:	d40d      	bmi.n	800238e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002372:	6823      	ldr	r3, [r4, #0]
 8002374:	079b      	lsls	r3, r3, #30
 8002376:	d502      	bpl.n	800237e <HAL_RCC_OscConfig+0xf6>
 8002378:	692b      	ldr	r3, [r5, #16]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d1af      	bne.n	80022de <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237e:	6823      	ldr	r3, [r4, #0]
 8002380:	696a      	ldr	r2, [r5, #20]
 8002382:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002386:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800238a:	6023      	str	r3, [r4, #0]
 800238c:	e785      	b.n	800229a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800238e:	692a      	ldr	r2, [r5, #16]
 8002390:	4b5a      	ldr	r3, [pc, #360]	; (80024fc <HAL_RCC_OscConfig+0x274>)
 8002392:	b16a      	cbz	r2, 80023b0 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8002394:	2201      	movs	r2, #1
 8002396:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002398:	f7ff fa48 	bl	800182c <HAL_GetTick>
 800239c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239e:	6823      	ldr	r3, [r4, #0]
 80023a0:	079f      	lsls	r7, r3, #30
 80023a2:	d4ec      	bmi.n	800237e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a4:	f7ff fa42 	bl	800182c <HAL_GetTick>
 80023a8:	1b80      	subs	r0, r0, r6
 80023aa:	2802      	cmp	r0, #2
 80023ac:	d9f7      	bls.n	800239e <HAL_RCC_OscConfig+0x116>
 80023ae:	e7ad      	b.n	800230c <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80023b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023b2:	f7ff fa3b 	bl	800182c <HAL_GetTick>
 80023b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	0798      	lsls	r0, r3, #30
 80023bc:	f57f af6d 	bpl.w	800229a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023c0:	f7ff fa34 	bl	800182c <HAL_GetTick>
 80023c4:	1b80      	subs	r0, r0, r6
 80023c6:	2802      	cmp	r0, #2
 80023c8:	d9f6      	bls.n	80023b8 <HAL_RCC_OscConfig+0x130>
 80023ca:	e79f      	b.n	800230c <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023cc:	69aa      	ldr	r2, [r5, #24]
 80023ce:	4c4a      	ldr	r4, [pc, #296]	; (80024f8 <HAL_RCC_OscConfig+0x270>)
 80023d0:	4b4b      	ldr	r3, [pc, #300]	; (8002500 <HAL_RCC_OscConfig+0x278>)
 80023d2:	b1da      	cbz	r2, 800240c <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80023d4:	2201      	movs	r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80023d8:	f7ff fa28 	bl	800182c <HAL_GetTick>
 80023dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023e0:	079b      	lsls	r3, r3, #30
 80023e2:	d50d      	bpl.n	8002400 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80023e8:	4b46      	ldr	r3, [pc, #280]	; (8002504 <HAL_RCC_OscConfig+0x27c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80023f0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80023f2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80023f4:	9b01      	ldr	r3, [sp, #4]
 80023f6:	1e5a      	subs	r2, r3, #1
 80023f8:	9201      	str	r2, [sp, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f9      	bne.n	80023f2 <HAL_RCC_OscConfig+0x16a>
 80023fe:	e750      	b.n	80022a2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002400:	f7ff fa14 	bl	800182c <HAL_GetTick>
 8002404:	1b80      	subs	r0, r0, r6
 8002406:	2802      	cmp	r0, #2
 8002408:	d9e9      	bls.n	80023de <HAL_RCC_OscConfig+0x156>
 800240a:	e77f      	b.n	800230c <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800240c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800240e:	f7ff fa0d 	bl	800182c <HAL_GetTick>
 8002412:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002416:	079f      	lsls	r7, r3, #30
 8002418:	f57f af43 	bpl.w	80022a2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800241c:	f7ff fa06 	bl	800182c <HAL_GetTick>
 8002420:	1b80      	subs	r0, r0, r6
 8002422:	2802      	cmp	r0, #2
 8002424:	d9f6      	bls.n	8002414 <HAL_RCC_OscConfig+0x18c>
 8002426:	e771      	b.n	800230c <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002428:	4c33      	ldr	r4, [pc, #204]	; (80024f8 <HAL_RCC_OscConfig+0x270>)
 800242a:	69e3      	ldr	r3, [r4, #28]
 800242c:	00d8      	lsls	r0, r3, #3
 800242e:	d424      	bmi.n	800247a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8002430:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002432:	69e3      	ldr	r3, [r4, #28]
 8002434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002438:	61e3      	str	r3, [r4, #28]
 800243a:	69e3      	ldr	r3, [r4, #28]
 800243c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002444:	4e30      	ldr	r6, [pc, #192]	; (8002508 <HAL_RCC_OscConfig+0x280>)
 8002446:	6833      	ldr	r3, [r6, #0]
 8002448:	05d9      	lsls	r1, r3, #23
 800244a:	d518      	bpl.n	800247e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244c:	68eb      	ldr	r3, [r5, #12]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d126      	bne.n	80024a0 <HAL_RCC_OscConfig+0x218>
 8002452:	6a23      	ldr	r3, [r4, #32]
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800245a:	f7ff f9e7 	bl	800182c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800245e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002462:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002464:	6a23      	ldr	r3, [r4, #32]
 8002466:	079b      	lsls	r3, r3, #30
 8002468:	d53f      	bpl.n	80024ea <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800246a:	2f00      	cmp	r7, #0
 800246c:	f43f af1d 	beq.w	80022aa <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002470:	69e3      	ldr	r3, [r4, #28]
 8002472:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002476:	61e3      	str	r3, [r4, #28]
 8002478:	e717      	b.n	80022aa <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800247a:	2700      	movs	r7, #0
 800247c:	e7e2      	b.n	8002444 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247e:	6833      	ldr	r3, [r6, #0]
 8002480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002484:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002486:	f7ff f9d1 	bl	800182c <HAL_GetTick>
 800248a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248c:	6833      	ldr	r3, [r6, #0]
 800248e:	05da      	lsls	r2, r3, #23
 8002490:	d4dc      	bmi.n	800244c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002492:	f7ff f9cb 	bl	800182c <HAL_GetTick>
 8002496:	eba0 0008 	sub.w	r0, r0, r8
 800249a:	2864      	cmp	r0, #100	; 0x64
 800249c:	d9f6      	bls.n	800248c <HAL_RCC_OscConfig+0x204>
 800249e:	e735      	b.n	800230c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a0:	b9ab      	cbnz	r3, 80024ce <HAL_RCC_OscConfig+0x246>
 80024a2:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a8:	f023 0301 	bic.w	r3, r3, #1
 80024ac:	6223      	str	r3, [r4, #32]
 80024ae:	6a23      	ldr	r3, [r4, #32]
 80024b0:	f023 0304 	bic.w	r3, r3, #4
 80024b4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80024b6:	f7ff f9b9 	bl	800182c <HAL_GetTick>
 80024ba:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024bc:	6a23      	ldr	r3, [r4, #32]
 80024be:	0798      	lsls	r0, r3, #30
 80024c0:	d5d3      	bpl.n	800246a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c2:	f7ff f9b3 	bl	800182c <HAL_GetTick>
 80024c6:	1b80      	subs	r0, r0, r6
 80024c8:	4540      	cmp	r0, r8
 80024ca:	d9f7      	bls.n	80024bc <HAL_RCC_OscConfig+0x234>
 80024cc:	e71e      	b.n	800230c <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ce:	2b05      	cmp	r3, #5
 80024d0:	6a23      	ldr	r3, [r4, #32]
 80024d2:	d103      	bne.n	80024dc <HAL_RCC_OscConfig+0x254>
 80024d4:	f043 0304 	orr.w	r3, r3, #4
 80024d8:	6223      	str	r3, [r4, #32]
 80024da:	e7ba      	b.n	8002452 <HAL_RCC_OscConfig+0x1ca>
 80024dc:	f023 0301 	bic.w	r3, r3, #1
 80024e0:	6223      	str	r3, [r4, #32]
 80024e2:	6a23      	ldr	r3, [r4, #32]
 80024e4:	f023 0304 	bic.w	r3, r3, #4
 80024e8:	e7b6      	b.n	8002458 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ea:	f7ff f99f 	bl	800182c <HAL_GetTick>
 80024ee:	eba0 0008 	sub.w	r0, r0, r8
 80024f2:	42b0      	cmp	r0, r6
 80024f4:	d9b6      	bls.n	8002464 <HAL_RCC_OscConfig+0x1dc>
 80024f6:	e709      	b.n	800230c <HAL_RCC_OscConfig+0x84>
 80024f8:	40021000 	.word	0x40021000
 80024fc:	42420000 	.word	0x42420000
 8002500:	42420480 	.word	0x42420480
 8002504:	20000000 	.word	0x20000000
 8002508:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800250c:	4c22      	ldr	r4, [pc, #136]	; (8002598 <HAL_RCC_OscConfig+0x310>)
 800250e:	6863      	ldr	r3, [r4, #4]
 8002510:	f003 030c 	and.w	r3, r3, #12
 8002514:	2b08      	cmp	r3, #8
 8002516:	f43f aee2 	beq.w	80022de <HAL_RCC_OscConfig+0x56>
 800251a:	2300      	movs	r3, #0
 800251c:	4e1f      	ldr	r6, [pc, #124]	; (800259c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800251e:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002520:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002522:	d12b      	bne.n	800257c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8002524:	f7ff f982 	bl	800182c <HAL_GetTick>
 8002528:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800252a:	6823      	ldr	r3, [r4, #0]
 800252c:	0199      	lsls	r1, r3, #6
 800252e:	d41f      	bmi.n	8002570 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002530:	6a2b      	ldr	r3, [r5, #32]
 8002532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002536:	d105      	bne.n	8002544 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002538:	6862      	ldr	r2, [r4, #4]
 800253a:	68a9      	ldr	r1, [r5, #8]
 800253c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002540:	430a      	orrs	r2, r1
 8002542:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002544:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002546:	6862      	ldr	r2, [r4, #4]
 8002548:	430b      	orrs	r3, r1
 800254a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800254e:	4313      	orrs	r3, r2
 8002550:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002552:	2301      	movs	r3, #1
 8002554:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002556:	f7ff f969 	bl	800182c <HAL_GetTick>
 800255a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800255c:	6823      	ldr	r3, [r4, #0]
 800255e:	019a      	lsls	r2, r3, #6
 8002560:	f53f aea7 	bmi.w	80022b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002564:	f7ff f962 	bl	800182c <HAL_GetTick>
 8002568:	1b40      	subs	r0, r0, r5
 800256a:	2802      	cmp	r0, #2
 800256c:	d9f6      	bls.n	800255c <HAL_RCC_OscConfig+0x2d4>
 800256e:	e6cd      	b.n	800230c <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002570:	f7ff f95c 	bl	800182c <HAL_GetTick>
 8002574:	1bc0      	subs	r0, r0, r7
 8002576:	2802      	cmp	r0, #2
 8002578:	d9d7      	bls.n	800252a <HAL_RCC_OscConfig+0x2a2>
 800257a:	e6c7      	b.n	800230c <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800257c:	f7ff f956 	bl	800182c <HAL_GetTick>
 8002580:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	f57f ae94 	bpl.w	80022b2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800258a:	f7ff f94f 	bl	800182c <HAL_GetTick>
 800258e:	1b40      	subs	r0, r0, r5
 8002590:	2802      	cmp	r0, #2
 8002592:	d9f6      	bls.n	8002582 <HAL_RCC_OscConfig+0x2fa>
 8002594:	e6ba      	b.n	800230c <HAL_RCC_OscConfig+0x84>
 8002596:	bf00      	nop
 8002598:	40021000 	.word	0x40021000
 800259c:	42420060 	.word	0x42420060

080025a0 <HAL_RCC_GetSysClockFreq>:
{
 80025a0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025a2:	4b19      	ldr	r3, [pc, #100]	; (8002608 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80025a4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025a6:	ac02      	add	r4, sp, #8
 80025a8:	f103 0510 	add.w	r5, r3, #16
 80025ac:	4622      	mov	r2, r4
 80025ae:	6818      	ldr	r0, [r3, #0]
 80025b0:	6859      	ldr	r1, [r3, #4]
 80025b2:	3308      	adds	r3, #8
 80025b4:	c203      	stmia	r2!, {r0, r1}
 80025b6:	42ab      	cmp	r3, r5
 80025b8:	4614      	mov	r4, r2
 80025ba:	d1f7      	bne.n	80025ac <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025bc:	2301      	movs	r3, #1
 80025be:	f88d 3004 	strb.w	r3, [sp, #4]
 80025c2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80025c4:	4911      	ldr	r1, [pc, #68]	; (800260c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025c6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80025ca:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80025cc:	f003 020c 	and.w	r2, r3, #12
 80025d0:	2a08      	cmp	r2, #8
 80025d2:	d117      	bne.n	8002604 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025d4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80025d8:	a806      	add	r0, sp, #24
 80025da:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025dc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025de:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025e2:	d50c      	bpl.n	80025fe <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025e4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025e6:	480a      	ldr	r0, [pc, #40]	; (8002610 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025e8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025ec:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025ee:	aa06      	add	r2, sp, #24
 80025f0:	4413      	add	r3, r2
 80025f2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025f6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80025fa:	b007      	add	sp, #28
 80025fc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <HAL_RCC_GetSysClockFreq+0x74>)
 8002600:	4350      	muls	r0, r2
 8002602:	e7fa      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8002604:	4802      	ldr	r0, [pc, #8]	; (8002610 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8002606:	e7f8      	b.n	80025fa <HAL_RCC_GetSysClockFreq+0x5a>
 8002608:	08002c20 	.word	0x08002c20
 800260c:	40021000 	.word	0x40021000
 8002610:	007a1200 	.word	0x007a1200
 8002614:	003d0900 	.word	0x003d0900

08002618 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002618:	4a54      	ldr	r2, [pc, #336]	; (800276c <HAL_RCC_ClockConfig+0x154>)
{
 800261a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800261e:	6813      	ldr	r3, [r2, #0]
{
 8002620:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	428b      	cmp	r3, r1
{
 8002628:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800262a:	d32a      	bcc.n	8002682 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800262c:	6829      	ldr	r1, [r5, #0]
 800262e:	078c      	lsls	r4, r1, #30
 8002630:	d434      	bmi.n	800269c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002632:	07ca      	lsls	r2, r1, #31
 8002634:	d447      	bmi.n	80026c6 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002636:	4a4d      	ldr	r2, [pc, #308]	; (800276c <HAL_RCC_ClockConfig+0x154>)
 8002638:	6813      	ldr	r3, [r2, #0]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	429e      	cmp	r6, r3
 8002640:	f0c0 8082 	bcc.w	8002748 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002644:	682a      	ldr	r2, [r5, #0]
 8002646:	4c4a      	ldr	r4, [pc, #296]	; (8002770 <HAL_RCC_ClockConfig+0x158>)
 8002648:	f012 0f04 	tst.w	r2, #4
 800264c:	f040 8087 	bne.w	800275e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002650:	0713      	lsls	r3, r2, #28
 8002652:	d506      	bpl.n	8002662 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002654:	6863      	ldr	r3, [r4, #4]
 8002656:	692a      	ldr	r2, [r5, #16]
 8002658:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800265c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002660:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002662:	f7ff ff9d 	bl	80025a0 <HAL_RCC_GetSysClockFreq>
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	4a42      	ldr	r2, [pc, #264]	; (8002774 <HAL_RCC_ClockConfig+0x15c>)
 800266a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800266e:	5cd3      	ldrb	r3, [r2, r3]
 8002670:	40d8      	lsrs	r0, r3
 8002672:	4b41      	ldr	r3, [pc, #260]	; (8002778 <HAL_RCC_ClockConfig+0x160>)
 8002674:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002676:	2000      	movs	r0, #0
 8002678:	f7ff f896 	bl	80017a8 <HAL_InitTick>
  return HAL_OK;
 800267c:	2000      	movs	r0, #0
}
 800267e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	6813      	ldr	r3, [r2, #0]
 8002684:	f023 0307 	bic.w	r3, r3, #7
 8002688:	430b      	orrs	r3, r1
 800268a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800268c:	6813      	ldr	r3, [r2, #0]
 800268e:	f003 0307 	and.w	r3, r3, #7
 8002692:	4299      	cmp	r1, r3
 8002694:	d0ca      	beq.n	800262c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002696:	2001      	movs	r0, #1
 8002698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800269c:	4b34      	ldr	r3, [pc, #208]	; (8002770 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800269e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a2:	bf1e      	ittt	ne
 80026a4:	685a      	ldrne	r2, [r3, #4]
 80026a6:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80026aa:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ac:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026ae:	bf42      	ittt	mi
 80026b0:	685a      	ldrmi	r2, [r3, #4]
 80026b2:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80026b6:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	68a8      	ldr	r0, [r5, #8]
 80026bc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80026c0:	4302      	orrs	r2, r0
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	e7b5      	b.n	8002632 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c6:	686a      	ldr	r2, [r5, #4]
 80026c8:	4c29      	ldr	r4, [pc, #164]	; (8002770 <HAL_RCC_ClockConfig+0x158>)
 80026ca:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026cc:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ce:	d11c      	bne.n	800270a <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026d0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d4:	d0df      	beq.n	8002696 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026d6:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026d8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026dc:	f023 0303 	bic.w	r3, r3, #3
 80026e0:	4313      	orrs	r3, r2
 80026e2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80026e4:	f7ff f8a2 	bl	800182c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80026ea:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d114      	bne.n	800271a <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026f0:	6863      	ldr	r3, [r4, #4]
 80026f2:	f003 030c 	and.w	r3, r3, #12
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	d09d      	beq.n	8002636 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026fa:	f7ff f897 	bl	800182c <HAL_GetTick>
 80026fe:	1bc0      	subs	r0, r0, r7
 8002700:	4540      	cmp	r0, r8
 8002702:	d9f5      	bls.n	80026f0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8002704:	2003      	movs	r0, #3
 8002706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270a:	2a02      	cmp	r2, #2
 800270c:	d102      	bne.n	8002714 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002712:	e7df      	b.n	80026d4 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002714:	f013 0f02 	tst.w	r3, #2
 8002718:	e7dc      	b.n	80026d4 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800271a:	2b02      	cmp	r3, #2
 800271c:	d10f      	bne.n	800273e <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800271e:	6863      	ldr	r3, [r4, #4]
 8002720:	f003 030c 	and.w	r3, r3, #12
 8002724:	2b08      	cmp	r3, #8
 8002726:	d086      	beq.n	8002636 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002728:	f7ff f880 	bl	800182c <HAL_GetTick>
 800272c:	1bc0      	subs	r0, r0, r7
 800272e:	4540      	cmp	r0, r8
 8002730:	d9f5      	bls.n	800271e <HAL_RCC_ClockConfig+0x106>
 8002732:	e7e7      	b.n	8002704 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002734:	f7ff f87a 	bl	800182c <HAL_GetTick>
 8002738:	1bc0      	subs	r0, r0, r7
 800273a:	4540      	cmp	r0, r8
 800273c:	d8e2      	bhi.n	8002704 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800273e:	6863      	ldr	r3, [r4, #4]
 8002740:	f013 0f0c 	tst.w	r3, #12
 8002744:	d1f6      	bne.n	8002734 <HAL_RCC_ClockConfig+0x11c>
 8002746:	e776      	b.n	8002636 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002748:	6813      	ldr	r3, [r2, #0]
 800274a:	f023 0307 	bic.w	r3, r3, #7
 800274e:	4333      	orrs	r3, r6
 8002750:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002752:	6813      	ldr	r3, [r2, #0]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	429e      	cmp	r6, r3
 800275a:	d19c      	bne.n	8002696 <HAL_RCC_ClockConfig+0x7e>
 800275c:	e772      	b.n	8002644 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800275e:	6863      	ldr	r3, [r4, #4]
 8002760:	68e9      	ldr	r1, [r5, #12]
 8002762:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002766:	430b      	orrs	r3, r1
 8002768:	6063      	str	r3, [r4, #4]
 800276a:	e771      	b.n	8002650 <HAL_RCC_ClockConfig+0x38>
 800276c:	40022000 	.word	0x40022000
 8002770:	40021000 	.word	0x40021000
 8002774:	08002c30 	.word	0x08002c30
 8002778:	20000000 	.word	0x20000000

0800277c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <HAL_RCC_GetPCLK1Freq+0x14>)
 800277e:	4a05      	ldr	r2, [pc, #20]	; (8002794 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002786:	5cd3      	ldrb	r3, [r2, r3]
 8002788:	4a03      	ldr	r2, [pc, #12]	; (8002798 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800278a:	6810      	ldr	r0, [r2, #0]
}    
 800278c:	40d8      	lsrs	r0, r3
 800278e:	4770      	bx	lr
 8002790:	40021000 	.word	0x40021000
 8002794:	08002c40 	.word	0x08002c40
 8002798:	20000000 	.word	0x20000000

0800279c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <HAL_RCC_GetPCLK2Freq+0x14>)
 800279e:	4a05      	ldr	r2, [pc, #20]	; (80027b4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80027a6:	5cd3      	ldrb	r3, [r2, r3]
 80027a8:	4a03      	ldr	r2, [pc, #12]	; (80027b8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80027aa:	6810      	ldr	r0, [r2, #0]
} 
 80027ac:	40d8      	lsrs	r0, r3
 80027ae:	4770      	bx	lr
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08002c40 	.word	0x08002c40
 80027b8:	20000000 	.word	0x20000000

080027bc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027c0:	6805      	ldr	r5, [r0, #0]
 80027c2:	68c2      	ldr	r2, [r0, #12]
 80027c4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027c6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027c8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027cc:	4313      	orrs	r3, r2
 80027ce:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027d0:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80027d2:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80027d8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80027dc:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027e0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027e6:	696b      	ldr	r3, [r5, #20]
 80027e8:	6982      	ldr	r2, [r0, #24]
 80027ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027ee:	4313      	orrs	r3, r2
 80027f0:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80027f2:	4b40      	ldr	r3, [pc, #256]	; (80028f4 <UART_SetConfig+0x138>)
{
 80027f4:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 80027f6:	429d      	cmp	r5, r3
 80027f8:	f04f 0419 	mov.w	r4, #25
 80027fc:	d146      	bne.n	800288c <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80027fe:	f7ff ffcd 	bl	800279c <HAL_RCC_GetPCLK2Freq>
 8002802:	fb04 f300 	mul.w	r3, r4, r0
 8002806:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800280a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800280e:	00b6      	lsls	r6, r6, #2
 8002810:	fbb3 f3f6 	udiv	r3, r3, r6
 8002814:	fbb3 f3f8 	udiv	r3, r3, r8
 8002818:	011e      	lsls	r6, r3, #4
 800281a:	f7ff ffbf 	bl	800279c <HAL_RCC_GetPCLK2Freq>
 800281e:	4360      	muls	r0, r4
 8002820:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	fbb0 f7f3 	udiv	r7, r0, r3
 800282a:	f7ff ffb7 	bl	800279c <HAL_RCC_GetPCLK2Freq>
 800282e:	4360      	muls	r0, r4
 8002830:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	fbb0 f3f3 	udiv	r3, r0, r3
 800283a:	fbb3 f3f8 	udiv	r3, r3, r8
 800283e:	fb08 7313 	mls	r3, r8, r3, r7
 8002842:	011b      	lsls	r3, r3, #4
 8002844:	3332      	adds	r3, #50	; 0x32
 8002846:	fbb3 f3f8 	udiv	r3, r3, r8
 800284a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800284e:	f7ff ffa5 	bl	800279c <HAL_RCC_GetPCLK2Freq>
 8002852:	4360      	muls	r0, r4
 8002854:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002858:	0092      	lsls	r2, r2, #2
 800285a:	fbb0 faf2 	udiv	sl, r0, r2
 800285e:	f7ff ff9d 	bl	800279c <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002862:	4360      	muls	r0, r4
 8002864:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	fbb0 f3f3 	udiv	r3, r0, r3
 800286e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002872:	fb08 a313 	mls	r3, r8, r3, sl
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	3332      	adds	r3, #50	; 0x32
 800287a:	fbb3 f3f8 	udiv	r3, r3, r8
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	433b      	orrs	r3, r7
 8002884:	4433      	add	r3, r6
 8002886:	60ab      	str	r3, [r5, #8]
 8002888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800288c:	f7ff ff76 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 8002890:	fb04 f300 	mul.w	r3, r4, r0
 8002894:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002898:	f04f 0864 	mov.w	r8, #100	; 0x64
 800289c:	00b6      	lsls	r6, r6, #2
 800289e:	fbb3 f3f6 	udiv	r3, r3, r6
 80028a2:	fbb3 f3f8 	udiv	r3, r3, r8
 80028a6:	011e      	lsls	r6, r3, #4
 80028a8:	f7ff ff68 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 80028ac:	4360      	muls	r0, r4
 80028ae:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	fbb0 f7f3 	udiv	r7, r0, r3
 80028b8:	f7ff ff60 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 80028bc:	4360      	muls	r0, r4
 80028be:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c8:	fbb3 f3f8 	udiv	r3, r3, r8
 80028cc:	fb08 7313 	mls	r3, r8, r3, r7
 80028d0:	011b      	lsls	r3, r3, #4
 80028d2:	3332      	adds	r3, #50	; 0x32
 80028d4:	fbb3 f3f8 	udiv	r3, r3, r8
 80028d8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80028dc:	f7ff ff4e 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 80028e0:	4360      	muls	r0, r4
 80028e2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80028e6:	0092      	lsls	r2, r2, #2
 80028e8:	fbb0 faf2 	udiv	sl, r0, r2
 80028ec:	f7ff ff46 	bl	800277c <HAL_RCC_GetPCLK1Freq>
 80028f0:	e7b7      	b.n	8002862 <UART_SetConfig+0xa6>
 80028f2:	bf00      	nop
 80028f4:	40013800 	.word	0x40013800

080028f8 <HAL_UART_Init>:
{
 80028f8:	b510      	push	{r4, lr}
  if(huart == NULL)
 80028fa:	4604      	mov	r4, r0
 80028fc:	b340      	cbz	r0, 8002950 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80028fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002902:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002906:	b91b      	cbnz	r3, 8002910 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002908:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800290c:	f7fe ff10 	bl	8001730 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002910:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002912:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002914:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002918:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800291a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 800291c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002920:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002922:	f7ff ff4b 	bl	80027bc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002926:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002928:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002930:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002938:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002940:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002942:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002944:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002946:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800294a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800294e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002950:	2001      	movs	r0, #1
}
 8002952:	bd10      	pop	{r4, pc}

08002954 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002954:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002956:	e003      	b.n	8002960 <LoopCopyDataInit>

08002958 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800295a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800295c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800295e:	3104      	adds	r1, #4

08002960 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002960:	480a      	ldr	r0, [pc, #40]	; (800298c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002962:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002964:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002966:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002968:	d3f6      	bcc.n	8002958 <CopyDataInit>
  ldr r2, =_sbss
 800296a:	4a0a      	ldr	r2, [pc, #40]	; (8002994 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800296c:	e002      	b.n	8002974 <LoopFillZerobss>

0800296e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800296e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002970:	f842 3b04 	str.w	r3, [r2], #4

08002974 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002976:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002978:	d3f9      	bcc.n	800296e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800297a:	f7fe fe95 	bl	80016a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800297e:	f000 f80f 	bl	80029a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002982:	f7fe fdcd 	bl	8001520 <main>
  bx lr
 8002986:	4770      	bx	lr
  ldr r3, =_sidata
 8002988:	08002c58 	.word	0x08002c58
  ldr r0, =_sdata
 800298c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002990:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8002994:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8002998:	20000294 	.word	0x20000294

0800299c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800299c:	e7fe      	b.n	800299c <ADC1_2_IRQHandler>
	...

080029a0 <__libc_init_array>:
 80029a0:	b570      	push	{r4, r5, r6, lr}
 80029a2:	2500      	movs	r5, #0
 80029a4:	4e0c      	ldr	r6, [pc, #48]	; (80029d8 <__libc_init_array+0x38>)
 80029a6:	4c0d      	ldr	r4, [pc, #52]	; (80029dc <__libc_init_array+0x3c>)
 80029a8:	1ba4      	subs	r4, r4, r6
 80029aa:	10a4      	asrs	r4, r4, #2
 80029ac:	42a5      	cmp	r5, r4
 80029ae:	d109      	bne.n	80029c4 <__libc_init_array+0x24>
 80029b0:	f000 f92a 	bl	8002c08 <_init>
 80029b4:	2500      	movs	r5, #0
 80029b6:	4e0a      	ldr	r6, [pc, #40]	; (80029e0 <__libc_init_array+0x40>)
 80029b8:	4c0a      	ldr	r4, [pc, #40]	; (80029e4 <__libc_init_array+0x44>)
 80029ba:	1ba4      	subs	r4, r4, r6
 80029bc:	10a4      	asrs	r4, r4, #2
 80029be:	42a5      	cmp	r5, r4
 80029c0:	d105      	bne.n	80029ce <__libc_init_array+0x2e>
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
 80029c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029c8:	4798      	blx	r3
 80029ca:	3501      	adds	r5, #1
 80029cc:	e7ee      	b.n	80029ac <__libc_init_array+0xc>
 80029ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029d2:	4798      	blx	r3
 80029d4:	3501      	adds	r5, #1
 80029d6:	e7f2      	b.n	80029be <__libc_init_array+0x1e>
 80029d8:	08002c50 	.word	0x08002c50
 80029dc:	08002c50 	.word	0x08002c50
 80029e0:	08002c50 	.word	0x08002c50
 80029e4:	08002c54 	.word	0x08002c54

080029e8 <memset>:
 80029e8:	4603      	mov	r3, r0
 80029ea:	4402      	add	r2, r0
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d100      	bne.n	80029f2 <memset+0xa>
 80029f0:	4770      	bx	lr
 80029f2:	f803 1b01 	strb.w	r1, [r3], #1
 80029f6:	e7f9      	b.n	80029ec <memset+0x4>

080029f8 <sqrt>:
 80029f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029fc:	b08b      	sub	sp, #44	; 0x2c
 80029fe:	4604      	mov	r4, r0
 8002a00:	460d      	mov	r5, r1
 8002a02:	f000 f84d 	bl	8002aa0 <__ieee754_sqrt>
 8002a06:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <sqrt+0xa0>)
 8002a08:	4680      	mov	r8, r0
 8002a0a:	f993 a000 	ldrsb.w	sl, [r3]
 8002a0e:	4689      	mov	r9, r1
 8002a10:	f1ba 3fff 	cmp.w	sl, #4294967295
 8002a14:	d02b      	beq.n	8002a6e <sqrt+0x76>
 8002a16:	4622      	mov	r2, r4
 8002a18:	462b      	mov	r3, r5
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	4629      	mov	r1, r5
 8002a1e:	f7fd ffe7 	bl	80009f0 <__aeabi_dcmpun>
 8002a22:	4683      	mov	fp, r0
 8002a24:	bb18      	cbnz	r0, 8002a6e <sqrt+0x76>
 8002a26:	2600      	movs	r6, #0
 8002a28:	2700      	movs	r7, #0
 8002a2a:	4632      	mov	r2, r6
 8002a2c:	463b      	mov	r3, r7
 8002a2e:	4620      	mov	r0, r4
 8002a30:	4629      	mov	r1, r5
 8002a32:	f7fd ffb5 	bl	80009a0 <__aeabi_dcmplt>
 8002a36:	b1d0      	cbz	r0, 8002a6e <sqrt+0x76>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <sqrt+0xa4>)
 8002a3e:	f8cd b020 	str.w	fp, [sp, #32]
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002a48:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002a4c:	f1ba 0f00 	cmp.w	sl, #0
 8002a50:	d112      	bne.n	8002a78 <sqrt+0x80>
 8002a52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8002a56:	4668      	mov	r0, sp
 8002a58:	f000 f8ce 	bl	8002bf8 <matherr>
 8002a5c:	b1b8      	cbz	r0, 8002a8e <sqrt+0x96>
 8002a5e:	9b08      	ldr	r3, [sp, #32]
 8002a60:	b11b      	cbz	r3, 8002a6a <sqrt+0x72>
 8002a62:	f000 f8cb 	bl	8002bfc <__errno>
 8002a66:	9b08      	ldr	r3, [sp, #32]
 8002a68:	6003      	str	r3, [r0, #0]
 8002a6a:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8002a6e:	4640      	mov	r0, r8
 8002a70:	4649      	mov	r1, r9
 8002a72:	b00b      	add	sp, #44	; 0x2c
 8002a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a78:	4632      	mov	r2, r6
 8002a7a:	463b      	mov	r3, r7
 8002a7c:	4630      	mov	r0, r6
 8002a7e:	4639      	mov	r1, r7
 8002a80:	f7fd fe46 	bl	8000710 <__aeabi_ddiv>
 8002a84:	f1ba 0f02 	cmp.w	sl, #2
 8002a88:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8002a8c:	d1e3      	bne.n	8002a56 <sqrt+0x5e>
 8002a8e:	f000 f8b5 	bl	8002bfc <__errno>
 8002a92:	2321      	movs	r3, #33	; 0x21
 8002a94:	6003      	str	r3, [r0, #0]
 8002a96:	e7e2      	b.n	8002a5e <sqrt+0x66>
 8002a98:	20000070 	.word	0x20000070
 8002a9c:	08002c48 	.word	0x08002c48

08002aa0 <__ieee754_sqrt>:
 8002aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa4:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8002bf4 <__ieee754_sqrt+0x154>
 8002aa8:	4606      	mov	r6, r0
 8002aaa:	ea3e 0e01 	bics.w	lr, lr, r1
 8002aae:	460d      	mov	r5, r1
 8002ab0:	4607      	mov	r7, r0
 8002ab2:	460a      	mov	r2, r1
 8002ab4:	460c      	mov	r4, r1
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	d10f      	bne.n	8002ada <__ieee754_sqrt+0x3a>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	f7fd fcfd 	bl	80004bc <__aeabi_dmul>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4630      	mov	r0, r6
 8002ac8:	4629      	mov	r1, r5
 8002aca:	f7fd fb45 	bl	8000158 <__adddf3>
 8002ace:	4606      	mov	r6, r0
 8002ad0:	460d      	mov	r5, r1
 8002ad2:	4630      	mov	r0, r6
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ada:	2900      	cmp	r1, #0
 8002adc:	dc0e      	bgt.n	8002afc <__ieee754_sqrt+0x5c>
 8002ade:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8002ae2:	ea5e 0707 	orrs.w	r7, lr, r7
 8002ae6:	d0f4      	beq.n	8002ad2 <__ieee754_sqrt+0x32>
 8002ae8:	b141      	cbz	r1, 8002afc <__ieee754_sqrt+0x5c>
 8002aea:	4602      	mov	r2, r0
 8002aec:	460b      	mov	r3, r1
 8002aee:	f7fd fb31 	bl	8000154 <__aeabi_dsub>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	f7fd fe0b 	bl	8000710 <__aeabi_ddiv>
 8002afa:	e7e8      	b.n	8002ace <__ieee754_sqrt+0x2e>
 8002afc:	1512      	asrs	r2, r2, #20
 8002afe:	d10c      	bne.n	8002b1a <__ieee754_sqrt+0x7a>
 8002b00:	2c00      	cmp	r4, #0
 8002b02:	d06e      	beq.n	8002be2 <__ieee754_sqrt+0x142>
 8002b04:	2100      	movs	r1, #0
 8002b06:	02e6      	lsls	r6, r4, #11
 8002b08:	d56f      	bpl.n	8002bea <__ieee754_sqrt+0x14a>
 8002b0a:	1e48      	subs	r0, r1, #1
 8002b0c:	1a12      	subs	r2, r2, r0
 8002b0e:	f1c1 0020 	rsb	r0, r1, #32
 8002b12:	fa23 f000 	lsr.w	r0, r3, r0
 8002b16:	4304      	orrs	r4, r0
 8002b18:	408b      	lsls	r3, r1
 8002b1a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8002b1e:	07d5      	lsls	r5, r2, #31
 8002b20:	f04f 0500 	mov.w	r5, #0
 8002b24:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8002b28:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8002b2c:	bf42      	ittt	mi
 8002b2e:	0064      	lslmi	r4, r4, #1
 8002b30:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8002b34:	005b      	lslmi	r3, r3, #1
 8002b36:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8002b3a:	1050      	asrs	r0, r2, #1
 8002b3c:	4421      	add	r1, r4
 8002b3e:	2216      	movs	r2, #22
 8002b40:	462c      	mov	r4, r5
 8002b42:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	19a7      	adds	r7, r4, r6
 8002b4a:	428f      	cmp	r7, r1
 8002b4c:	bfde      	ittt	le
 8002b4e:	1bc9      	suble	r1, r1, r7
 8002b50:	19bc      	addle	r4, r7, r6
 8002b52:	19ad      	addle	r5, r5, r6
 8002b54:	0049      	lsls	r1, r1, #1
 8002b56:	3a01      	subs	r2, #1
 8002b58:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8002b5c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b64:	d1f0      	bne.n	8002b48 <__ieee754_sqrt+0xa8>
 8002b66:	f04f 0e20 	mov.w	lr, #32
 8002b6a:	4694      	mov	ip, r2
 8002b6c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8002b70:	42a1      	cmp	r1, r4
 8002b72:	eb06 070c 	add.w	r7, r6, ip
 8002b76:	dc02      	bgt.n	8002b7e <__ieee754_sqrt+0xde>
 8002b78:	d112      	bne.n	8002ba0 <__ieee754_sqrt+0x100>
 8002b7a:	429f      	cmp	r7, r3
 8002b7c:	d810      	bhi.n	8002ba0 <__ieee754_sqrt+0x100>
 8002b7e:	2f00      	cmp	r7, #0
 8002b80:	eb07 0c06 	add.w	ip, r7, r6
 8002b84:	da34      	bge.n	8002bf0 <__ieee754_sqrt+0x150>
 8002b86:	f1bc 0f00 	cmp.w	ip, #0
 8002b8a:	db31      	blt.n	8002bf0 <__ieee754_sqrt+0x150>
 8002b8c:	f104 0801 	add.w	r8, r4, #1
 8002b90:	1b09      	subs	r1, r1, r4
 8002b92:	4644      	mov	r4, r8
 8002b94:	429f      	cmp	r7, r3
 8002b96:	bf88      	it	hi
 8002b98:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8002b9c:	1bdb      	subs	r3, r3, r7
 8002b9e:	4432      	add	r2, r6
 8002ba0:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8002ba4:	f1be 0e01 	subs.w	lr, lr, #1
 8002ba8:	4439      	add	r1, r7
 8002baa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002bae:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002bb2:	d1dd      	bne.n	8002b70 <__ieee754_sqrt+0xd0>
 8002bb4:	430b      	orrs	r3, r1
 8002bb6:	d006      	beq.n	8002bc6 <__ieee754_sqrt+0x126>
 8002bb8:	1c54      	adds	r4, r2, #1
 8002bba:	bf0b      	itete	eq
 8002bbc:	4672      	moveq	r2, lr
 8002bbe:	3201      	addne	r2, #1
 8002bc0:	3501      	addeq	r5, #1
 8002bc2:	f022 0201 	bicne.w	r2, r2, #1
 8002bc6:	106b      	asrs	r3, r5, #1
 8002bc8:	0852      	lsrs	r2, r2, #1
 8002bca:	07e9      	lsls	r1, r5, #31
 8002bcc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8002bd0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8002bd4:	bf48      	it	mi
 8002bd6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8002bda:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8002bde:	4616      	mov	r6, r2
 8002be0:	e777      	b.n	8002ad2 <__ieee754_sqrt+0x32>
 8002be2:	0adc      	lsrs	r4, r3, #11
 8002be4:	3a15      	subs	r2, #21
 8002be6:	055b      	lsls	r3, r3, #21
 8002be8:	e78a      	b.n	8002b00 <__ieee754_sqrt+0x60>
 8002bea:	0064      	lsls	r4, r4, #1
 8002bec:	3101      	adds	r1, #1
 8002bee:	e78a      	b.n	8002b06 <__ieee754_sqrt+0x66>
 8002bf0:	46a0      	mov	r8, r4
 8002bf2:	e7cd      	b.n	8002b90 <__ieee754_sqrt+0xf0>
 8002bf4:	7ff00000 	.word	0x7ff00000

08002bf8 <matherr>:
 8002bf8:	2000      	movs	r0, #0
 8002bfa:	4770      	bx	lr

08002bfc <__errno>:
 8002bfc:	4b01      	ldr	r3, [pc, #4]	; (8002c04 <__errno+0x8>)
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	2000000c 	.word	0x2000000c

08002c08 <_init>:
 8002c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c0a:	bf00      	nop
 8002c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c0e:	bc08      	pop	{r3}
 8002c10:	469e      	mov	lr, r3
 8002c12:	4770      	bx	lr

08002c14 <_fini>:
 8002c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c16:	bf00      	nop
 8002c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1a:	bc08      	pop	{r3}
 8002c1c:	469e      	mov	lr, r3
 8002c1e:	4770      	bx	lr
