****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 18:18:44 2022
****************************************


  Startpoint: node1/mul1_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul1_reg[11]/CP (EDFQD1BWP)                       0.00       0.05 r
  node1/mul1_reg[11]/Q (EDFQD1BWP)                        0.09 +     0.14 f
  U19110/Z (CKAN2D2BWP)                                   0.06 +     0.21 f
  y4_node1_p4_reg[11]/D (DFQD1BWP)                        0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node1_p4_reg[11]/CP (DFQD1BWP)                                  0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node1/mul1_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul1_reg[1]/CP (EDFQD1BWP)                        0.00       0.05 r
  node1/mul1_reg[1]/Q (EDFQD1BWP)                         0.10 +     0.15 f
  U18171/Z (AN2D2BWP)                                     0.04 +     0.19 f
  U10438/Z (CKBD0BWP)                                     0.03 +     0.22 f
  y4_node1_p4_reg[1]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node1_p4_reg[1]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul2_reg[7]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[7]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul2_reg[7]/CP (EDFQD2BWP)                        0.00       0.05 r
  node0/mul2_reg[7]/Q (EDFQD2BWP)                         0.09 +     0.14 f
  U10513/Z (CKAN2D0BWP)                                   0.07 +     0.21 f
  y5_node0_p4_reg[7]/D (DFQD1BWP)                         0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y5_node0_p4_reg[7]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node1/mul1_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul1_reg[0]/CP (EDFQD1BWP)                        0.00       0.05 r
  node1/mul1_reg[0]/Q (EDFQD1BWP)                         0.10 +     0.15 f
  U10437/ZN (CKND2D2BWP)                                  0.04 +     0.19 r
  U204/ZN (CKND0BWP)                                      0.03 +     0.21 f
  y4_node1_p4_reg[0]/D (DFQD1BWP)                         0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node1_p4_reg[0]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node1/mul1_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul1_reg[2]/CP (EDFQD1BWP)                        0.00       0.05 r
  node1/mul1_reg[2]/Q (EDFQD1BWP)                         0.10 +     0.15 f
  U10425/Z (CKAN2D1BWP)                                   0.06 +     0.21 f
  y4_node1_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node1_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul2_reg[8]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[8]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul2_reg[8]/CP (EDFQD2BWP)                        0.00       0.05 r
  node0/mul2_reg[8]/Q (EDFQD2BWP)                         0.09 +     0.14 f
  U10522/Z (CKAN2D0BWP)                                   0.07 +     0.21 f
  y5_node0_p4_reg[8]/D (DFQD1BWP)                         0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y5_node0_p4_reg[8]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul2_reg[12]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[11]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul2_reg[12]/CP (EDFQD2BWP)                       0.00       0.05 r
  node0/mul2_reg[12]/Q (EDFQD2BWP)                        0.08 +     0.13 r
  U17962/ZN (INR2XD4BWP)                                  0.02 +     0.15 f
  U10549/Z (CKAN2D1BWP)                                   0.06 +     0.21 f
  y5_node0_p4_reg[11]/D (DFQD1BWP)                        0.00 +     0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y5_node0_p4_reg[11]/CP (DFQD1BWP)                                  0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.21
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul3_reg[12]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul3_reg[12]/CP (EDFQD2BWP)                       0.00       0.05 r
  node0/mul3_reg[12]/Q (EDFQD2BWP)                        0.08 +     0.13 r
  U17953/ZN (INR2XD4BWP)                                  0.02 +     0.15 f
  U10468/ZN (CKND2D8BWP)                                  0.02 +     0.17 r
  U202/ZN (CKND0BWP)                                      0.01 +     0.19 f
  U1352/Z (CKBD0BWP)                                      0.02 +     0.21 f
  U1363/Z (CKBD1BWP)                                      0.02 +     0.23 f
  y6_node0_p4_reg[0]/D (DFQD1BWP)                         0.00 +     0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y6_node0_p4_reg[0]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


  Startpoint: node0/mul3_reg[12]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[8]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul3_reg[12]/CP (EDFQD2BWP)                       0.00       0.05 r
  node0/mul3_reg[12]/Q (EDFQD2BWP)                        0.08 +     0.13 r
  U17953/ZN (INR2XD4BWP)                                  0.02 +     0.15 f
  U10369/Z (CKAN2D2BWP)                                   0.07 +     0.22 f
  y6_node0_p4_reg[8]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y6_node0_p4_reg[8]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/mul2_reg[9]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[9]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul2_reg[9]/CP (EDFQD1BWP)                        0.00       0.05 r
  node0/mul2_reg[9]/Q (EDFQD1BWP)                         0.09 +     0.14 f
  U10359/Z (CKAN2D0BWP)                                   0.07 +     0.22 f
  y5_node0_p4_reg[9]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y5_node0_p4_reg[9]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.22
  data required time                                                 0.22
  ------------------------------------------------------------------------------
  data required time                                                 0.22
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/mul1_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul1_reg[2]/CP (EDFQD1BWP)                        0.00       0.05 r
  node0/mul1_reg[2]/Q (EDFQD1BWP)                         0.10 +     0.15 f
  U10345/Z (AN2D2BWP)                                     0.04 +     0.19 f
  U1350/Z (CKBD0BWP)                                      0.03 +     0.22 f
  y4_node0_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y4_node0_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/mul4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node1_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul4_reg[2]/CP (EDFQD2BWP)                        0.00       0.05 r
  node1/mul4_reg[2]/Q (EDFQD2BWP)                         0.10 +     0.15 f
  U10339/Z (AN2D2BWP)                                     0.04 +     0.19 f
  U1347/Z (CKBD0BWP)                                      0.03 +     0.22 f
  y7_node1_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y7_node1_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.22
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node0/mul3_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[2]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/mul3_reg[2]/CP (EDFQD1BWP)                        0.00       0.05 r
  node0/mul3_reg[2]/Q (EDFQD1BWP)                         0.09 +     0.14 f
  U10429/Z (CKAN2D2BWP)                                   0.05 +     0.19 f
  U1048/Z (CKBD0BWP)                                      0.04 +     0.23 f
  y6_node0_p4_reg[2]/D (DFQD1BWP)                         0.00 +     0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y6_node0_p4_reg[2]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.03       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.23
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: node1/mul3_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node1/mul3_reg[0]/CP (EDFQD2BWP)                        0.00       0.05 r
  node1/mul3_reg[0]/Q (EDFQD2BWP)                         0.10 +     0.15 f
  U893/ZN (CKND2D0BWP)                                    0.04 +     0.20 r
  U200/ZN (CKND0BWP)                                      0.03 +     0.23 f
  y6_node1_p4_reg[0]/D (DFQD1BWP)                         0.00 +     0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  clock reconvergence pessimism                           0.00       0.05
  clock uncertainty                                       0.15       0.20
  y6_node1_p4_reg[0]/CP (DFQD1BWP)                                   0.20 r
  library hold time                                       0.02       0.23
  data required time                                                 0.23
  ------------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.23
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
