# ğŸŸ¢ SPI Slave with Single-Port RAM (FPGA Project)

This project was developed as a **team effort** by 
[@omar3363](https://github.com/omar3363) 
and 
[@nairaahmedd16](https://github.com/nairaahmedd16).  

It implements an **SPI Slave** connected to a **single-port synchronous RAM**.  
The design is verified using simulation on **QuestaSim**, linting with **QuestaLint**, and synthesized/implemented on **Xilinx Vivado** for FPGA deployment.  

---

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ src/        # All Verilog source code files (RTL + wrappers)
â”‚   â”œâ”€â”€ sync_RAM.v
â”‚   â”œâ”€â”€ sync_SPI.v
â”‚   â”œâ”€â”€ SPI_Wrapper.v
â”‚   â””â”€â”€ SPI_tb.v
â”‚
â”œâ”€â”€ linting/    # Linting results
â”‚   â””â”€â”€ QuestaLint screenshots (no errors/warnings)
â”‚
â”œâ”€â”€ fpga/       # FPGA synthesis & implementation results
â”‚   â”œâ”€â”€ Vivado synthesis reports
â”‚   â”œâ”€â”€ Timing analysis (Gray vs One-Hot vs Sequential encoding)
â”‚   â”œâ”€â”€ Device utilization reports
â”‚
â”œâ”€â”€ dv/         # Design Verification
â”‚   â”œâ”€â”€ SPI_tb.do   # QuestaSim do file
â”‚   â”œâ”€â”€ Waveform captures (write/read operations)
â”‚   â””â”€â”€ Simulation logs
â”‚
â””â”€â”€ docs/       # Project Documentation
    â”œâ”€â”€ SPI_project.pdf        # Full project specification
    â”œâ”€â”€ Project_Report.pdf     # Report
```

---

## ğŸ› ï¸ Features

- **SPI Slave FSM**
  - Supports commands:
    - `00`: Load Write Address
    - `01`: Write Data
    - `10`: Load Read Address
    - `11`: Read Data
  - FSM designed with **Gray encoding** (best timing results on FPGA).
- **Single-Port Synchronous RAM**
  - 256 Ã— 8-bit memory.
  - Controlled through SPI commands.
- **Wrapper Module**
  - Connects the SPI FSM with RAM seamlessly.
- **Directed Testbench**
  - Simulates full write â†’ read cycle.
  - Verified using QuestaSim waveform checks.

---

## ğŸ§ª Verification Flow

1. **Simulation**  
   - Verified with **QuestaSim** (`SPI_tb` testbench + `.do` file).
   - Observed waveforms for write and read operations.
   - Confirmed correct data transfer through `MOSI`/`MISO`.

2. **Linting**  
   - Verified with **QuestaLint** (no errors/warnings).

3. **Synthesis & Implementation**  
   - Performed on **Xilinx Vivado**.  
   - Tried **3 FSM encodings**: Gray, One-Hot, Sequential.  
   - âœ… **Gray encoding** chosen (best setup/hold slack).  

4. **FPGA Deployment**  
   - Constraints:  
     - `rst_n`, `SS_n`, `MOSI` â†’ 3 switches.  
     - `MISO` â†’ 1 LED.  
   - Debug core added for signal monitoring.  
   - Bitstream successfully generated.

---

## ğŸ“Š Results

- **Simulation:** Successful write/read transactions observed.  
- **Linting:** No errors in QuestaLint.  
- **Synthesis:** Gray encoding gave the best timing results.  
- **Implementation:** Device utilization within limits, timing met.  
- **Bitstream:** Successfully generated and tested on FPGA.  

---

## ğŸ“š Documentation

Full project details, specifications, and requirements are available in:
- [`docs/SPI_project.pdf`](docs/SPI_project.pdf)

---

## ğŸ”® Future Improvements
- Extend the SPI protocol to support burst read/write.  
- Support multiple RAM banks with chip-select signals.  
- Add SystemVerilog testbench with random stimulus.  
- Automate waveform checks with self-checking testbench.  

---

## ğŸ‘¥ Authors

- [@omar3363](https://github.com/omar3363)  
- [@nairaahmedd16](https://github.com/nairaahmedd16)
