# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/MemInputCtrl.v" \
"../../../../../../ips/dualPortRAM32kx32/sim/dualPortRAM32kx32.v" \
"../../../../../../src/RamIO.v" \
"../../../../../../src/RomIO.v" \
"../../../../../../src/MemoryMappedIO.v" \
"../../../../../../src/MemOutputCtrl.v" \
"../../../../riscv2.ip_user_files/bd/ramTop/ip/ramTop_MemInputCtrl_0_0/sim/ramTop_MemInputCtrl_0_0.v" \
"../../../../riscv2.ip_user_files/bd/ramTop/ip/ramTop_MemoryMappedIO_0_0/sim/ramTop_MemoryMappedIO_0_0.v" \
"../../../../riscv2.ip_user_files/bd/ramTop/ip/ramTop_MemOutputCtrl_0_0/sim/ramTop_MemOutputCtrl_0_0.v" \
"../../../../riscv2.ip_user_files/bd/ramTop/sim/ramTop.v" \
"../../../../../../sim/ramTop_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
