
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping" "*.svh"]] 
# }
# synth_design -top CAMELLIA_IF \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top CAMELLIA_IF -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27772
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 276373 ; free virtual = 431917
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CAMELLIA_IF' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia_if.vhd:49]
INFO: [Synth 8-3491] module 'camellia' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia.vhd:30' bound to instance 'core' of component 'CAMELLIA' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia_if.vhd:101]
INFO: [Synth 8-638] synthesizing module 'camellia' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia.vhd:54]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/datapath.vhd:30' bound to instance 'DP' of component 'datapath' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia.vhd:117]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/datapath.vhd:45]
INFO: [Synth 8-3491] module 'F' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:30' bound to instance 'F1' of component 'F' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/datapath.vhd:98]
INFO: [Synth 8-638] synthesizing module 'F' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:38]
INFO: [Synth 8-3491] module 'SBOX1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:31' bound to instance 'S1a' of component 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SBOX1' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:38]
INFO: [Synth 8-3491] module 'SBOX1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:31' bound to instance 'S1b' of component 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:93]
INFO: [Synth 8-3491] module 'SBOX2' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox2.vhd:31' bound to instance 'S2a' of component 'SBOX2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:95]
INFO: [Synth 8-638] synthesizing module 'SBOX2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox2.vhd:38]
INFO: [Synth 8-3491] module 'SBOX1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:31' bound to instance 'S1' of component 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox2.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'SBOX2' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox2.vhd:38]
INFO: [Synth 8-3491] module 'SBOX2' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox2.vhd:31' bound to instance 'S2b' of component 'SBOX2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:97]
INFO: [Synth 8-3491] module 'SBOX3' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox3.vhd:31' bound to instance 'S3a' of component 'SBOX3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:99]
INFO: [Synth 8-638] synthesizing module 'SBOX3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox3.vhd:38]
INFO: [Synth 8-3491] module 'SBOX1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:31' bound to instance 'S1' of component 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox3.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'SBOX3' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox3.vhd:38]
INFO: [Synth 8-3491] module 'SBOX3' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox3.vhd:31' bound to instance 'S3b' of component 'SBOX3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:101]
INFO: [Synth 8-3491] module 'SBOX4' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox4.vhd:31' bound to instance 'S4a' of component 'SBOX4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:103]
INFO: [Synth 8-638] synthesizing module 'SBOX4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox4.vhd:38]
INFO: [Synth 8-3491] module 'SBOX1' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox1.vhd:31' bound to instance 'S1' of component 'SBOX1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox4.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'SBOX4' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox4.vhd:38]
INFO: [Synth 8-3491] module 'SBOX4' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/sbox4.vhd:31' bound to instance 'S4b' of component 'SBOX4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'F' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/f.vhd:38]
INFO: [Synth 8-3491] module 'FL' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/fl.vhd:31' bound to instance 'FL1' of component 'FL' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'FL' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/fl.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FL' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/fl.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'datapath' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/datapath.vhd:45]
INFO: [Synth 8-3491] module 'control' declared at '/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/control.vhd:30' bound to instance 'CTRL' of component 'control' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia.vhd:131]
INFO: [Synth 8-638] synthesizing module 'control' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/control.vhd:57]
WARNING: [Synth 8-614] signal 'reg_k_len' is read in the process but is not in the sensitivity list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/control.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'control' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/control.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'camellia' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'CAMELLIA_IF' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/camellia_if.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 276739 ; free virtual = 432287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2856.594 ; gain = 0.000 ; free physical = 276795 ; free virtual = 432349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2864.449 ; gain = 7.855 ; free physical = 276803 ; free virtual = 432356
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    keya |                           001010 |                           000000
                    keyb |                           011000 |                           000001
                    keyc |                           010011 |                           000010
                    keyd |                           010001 |                           000011
                    keye |                           000000 |                           000100
                    keyf |                           000001 |                           000101
                   six1a |                           001001 |                           000110
                   six1b |                           011101 |                           000111
                   six1c |                           011110 |                           001000
                   six1d |                           100001 |                           001001
                   six1e |                           011100 |                           001010
                   six1f |                           011010 |                           001011
                     fl1 |                           001101 |                           001100
                   six2a |                           001100 |                           001101
                   six2b |                           000110 |                           001110
                   six2c |                           000010 |                           001111
                   six2d |                           000011 |                           010000
                   six2e |                           010010 |                           010001
                   six2f |                           010000 |                           010010
                     fl2 |                           001110 |                           010011
                   six3a |                           001111 |                           010100
                   six3b |                           011111 |                           010101
                   six3c |                           011001 |                           010110
                   six3d |                           010110 |                           010111
                   six3e |                           010111 |                           011000
                   six3f |                           011011 |                           011001
                     fl3 |                           010101 |                           011010
                   six4a |                           010100 |                           011011
                   six4b |                           000111 |                           011100
                   six4c |                           000100 |                           011101
                   six4d |                           000101 |                           011110
                   six4e |                           100000 |                           011111
                   six4f |                           001011 |                           100000
                      wt |                           001000 |                           100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.457 ; gain = 7.863 ; free physical = 275462 ; free virtual = 431023
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 2     
	   3 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 4     
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 11    
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 26    
	   3 Input  128 Bit        Muxes := 1     
	  34 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	  34 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 28    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  34 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  34 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 20    
	  34 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:28 ; elapsed = 00:08:34 . Memory (MB): peak = 2981.445 ; gain = 124.852 ; free physical = 259991 ; free virtual = 415033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|SBOX1       | data_out                   | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S1a/data_out    | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S1b/data_out    | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S2a/S1/data_out | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S2b/S1/data_out | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S3a/S1/data_out | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S3b/S1/data_out | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S4a/S1/data_out | 256x8         | LUT            | 
|CAMELLIA_IF | core/DP/F1/S4b/S1/data_out | 256x8         | LUT            | 
+------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:08:49 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 260501 ; free virtual = 415554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:37 ; elapsed = 00:09:04 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 260383 ; free virtual = 415518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:45 ; elapsed = 00:09:32 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259132 ; free virtual = 414418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:45 ; elapsed = 00:09:32 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259092 ; free virtual = 414379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259003 ; free virtual = 414291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259052 ; free virtual = 414340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259033 ; free virtual = 414321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259138 ; free virtual = 414427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |   265|
|4     |LUT3  |   913|
|5     |LUT4  |   122|
|6     |LUT5  |  1175|
|7     |LUT6  |  2489|
|8     |MUXF7 |   421|
|9     |MUXF8 |    32|
|10    |FDCE  |  1834|
|11    |FDPE  |     4|
|12    |FDRE  |   144|
|13    |IBUF  |    39|
|14    |OBUF  |    19|
+------+------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |  7459|
|2     |  core       |camellia |  6718|
|3     |    CTRL     |control  |  6134|
|4     |    DP       |datapath |   577|
|5     |      F1     |F        |   128|
|6     |        S1a  |SBOX1    |    24|
|7     |        S1b  |SBOX1_0  |     8|
|8     |        S2a  |SBOX2    |    24|
|9     |          S1 |SBOX1_9  |    24|
|10    |        S2b  |SBOX2_1  |     8|
|11    |          S1 |SBOX1_8  |     8|
|12    |        S3a  |SBOX3    |    24|
|13    |          S1 |SBOX1_7  |    24|
|14    |        S3b  |SBOX3_2  |     8|
|15    |          S1 |SBOX1_6  |     8|
|16    |        S4a  |SBOX4    |    24|
|17    |          S1 |SBOX1_5  |    24|
|18    |        S4b  |SBOX4_3  |     8|
|19    |          S1 |SBOX1_4  |     8|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259169 ; free virtual = 414458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.449 ; gain = 124.855 ; free physical = 259175 ; free virtual = 414465
Synthesis Optimization Complete : Time (s): cpu = 00:04:46 ; elapsed = 00:09:34 . Memory (MB): peak = 2981.453 ; gain = 124.855 ; free physical = 259187 ; free virtual = 414477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3002.555 ; gain = 0.000 ; free physical = 259456 ; free virtual = 414743
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CAMELLIA_IF' is not ideal for floorplanning, since the cellview 'control' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.555 ; gain = 0.000 ; free physical = 262999 ; free virtual = 418300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6fc60704
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:04 ; elapsed = 00:09:56 . Memory (MB): peak = 3002.555 ; gain = 146.109 ; free physical = 262945 ; free virtual = 418248
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/util_temp_CAMELLIA_IF_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/timing_temp_CAMELLIA_IF_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:51 . Memory (MB): peak = 3010.410 ; gain = 7.855 ; free physical = 261282 ; free virtual = 416615
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/power_temp_CAMELLIA_IF_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/camellia-vhdl_looping/power_temp_CAMELLIA_IF_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3119.641 ; gain = 109.230 ; free physical = 263268 ; free virtual = 418593
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:10:20 2022...
real 682.21
user 352.75
sys 12.23
