<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/DetectDeadLanes.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">DetectDeadLanes.h</div></div>
</div><!--header-->
<div class="contents">
<a href="DetectDeadLanes_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- DetectDeadLanes.h - SubRegister Lane Usage Analysis --*- C++ -*-----===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Analysis that tracks defined/used subregister lanes across COPY instructions</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// and instructions that get lowered to a COPY (PHI, REG_SEQUENCE,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/// INSERT_SUBREG, EXTRACT_SUBREG).</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// The information is used to detect dead definitions and the usage of</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// (completely) undefined values and mark the operands as such.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/// This pass is necessary because the dead/undef status is not obvious anymore</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/// when subregisters are involved.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">///</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/// Example:</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">///    %0 = some definition</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">///    %1 = IMPLICIT_DEF</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">///    %2 = REG_SEQUENCE %0, sub0, %1, sub1</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">///    %3 = EXTRACT_SUBREG %2, sub1</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">///       = use %3</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// The %0 definition is dead and %3 contains an undefined value.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#ifndef LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#define LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;deque&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html">   42</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1DeadLaneDetector.html">DeadLaneDetector</a> {</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">  /// Contains a bitmask of which lanes of a given virtual register are</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// defined and which ones are actually used.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">   46</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">   47</a></span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_variable" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">UsedLanes</a>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">   48</a></span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_variable" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">DefinedLanes</a>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  };</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <a class="code hl_class" href="classllvm_1_1DeadLaneDetector.html">DeadLaneDetector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">  /// Update the \p DefinedLanes and the \p UsedLanes for all virtual registers.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1DeadLaneDetector.html#a1a88b4246b710c6aa48b42fe8c912fd3">computeSubRegisterLaneBitInfo</a>();</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html#ad455392b3cc88b5fd25c9169bac734cc">   57</a></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">VRegInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1DeadLaneDetector.html#ad455392b3cc88b5fd25c9169bac734cc">getVRegInfo</a>(<span class="keywordtype">unsigned</span> RegIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="keywordflow">return</span> VRegInfos[RegIdx];</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  }</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">   61</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">isDefinedByCopy</a>(<span class="keywordtype">unsigned</span> RegIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keywordflow">return</span> DefinedByCopy.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(RegIdx);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  }</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">  /// Add used lane bits on the register used by operand \p MO. This translates</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// the bitmask based on the operands subregister, and puts the register into</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">  /// the worklist if any new bits were added.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span>  <span class="keywordtype">void</span> addUsedLanesOnOperand(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"></span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">  /// Given a bitmask \p UsedLanes for the used lanes on a def output of a</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">  /// COPY-like instruction determine the lanes used on the use operands</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">  /// and call addUsedLanesOnOperand() for them.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span>  <span class="keywordtype">void</span> transferUsedLanesStep(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"></span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// Given a use regiser operand \p Use and a mask of defined lanes, check</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">  /// if the operand belongs to a lowersToCopies() instruction, transfer the</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">  /// mask to the def and put the instruction into the worklist.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"></span>  <span class="keywordtype">void</span> transferDefinedLanesStep(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                                <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefinedLanes);</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">  /// Given a mask \p DefinedLanes of lanes defined at operand \p OpNum</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// of COPY-like instruction, determine which lanes are defined at the output</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">  /// operand \p Def.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_function" href="classllvm_1_1DeadLaneDetector.html#aa77e90c3a572d0523249dc6b27e6f10a">transferDefinedLanes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Def, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                                   <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> DefinedLanes) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// Given a mask \p UsedLanes used from the output of instruction \p MI</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">  /// determine which lanes are used from operand \p MO of this instruction.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_function" href="classllvm_1_1DeadLaneDetector.html#a0507a9e0fb3ad8b5cbe21a6f19c8714c">transferUsedLanes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> UsedLanes,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> determineInitialDefinedLanes(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> determineInitialUsedLanes(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">void</span> PutInWorklist(<span class="keywordtype">unsigned</span> RegIdx) {</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">if</span> (WorklistMembers.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(RegIdx))</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    WorklistMembers.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(RegIdx);</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    Worklist.push_back(RegIdx);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  }</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  std::unique_ptr&lt;VRegInfo[]&gt; VRegInfos;<span class="comment"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">  /// Worklist containing virtreg indexes.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"></span>  std::deque&lt;unsigned&gt; Worklist;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  BitVector WorklistMembers;<span class="comment"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// This bitvector is set for each vreg index where the vreg is defined</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">  /// by an instruction where lowersToCopies()==true.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span>  BitVector DefinedByCopy;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>};</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_CODEGEN_DETECTDEADLANES_H</span></div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div><div class="ttdoc">This file implements the BitVector class.</div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00112">IRTranslator.cpp:112</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen.</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01874">MachineSink.cpp:1874</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00461">BitVector.h:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00351">BitVector.h:351</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html">llvm::DeadLaneDetector</a></div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00042">DetectDeadLanes.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a0507a9e0fb3ad8b5cbe21a6f19c8714c"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a0507a9e0fb3ad8b5cbe21a6f19c8714c">llvm::DeadLaneDetector::transferUsedLanes</a></div><div class="ttdeci">LaneBitmask transferUsedLanes(const MachineInstr &amp;MI, LaneBitmask UsedLanes, const MachineOperand &amp;MO) const</div><div class="ttdoc">Given a mask UsedLanes used from the output of instruction MI determine which lanes are used from ope...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00145">DetectDeadLanes.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a1a88b4246b710c6aa48b42fe8c912fd3"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a1a88b4246b710c6aa48b42fe8c912fd3">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo</a></div><div class="ttdeci">void computeSubRegisterLaneBitInfo()</div><div class="ttdoc">Update the DefinedLanes and the UsedLanes for all virtual registers.</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00453">DetectDeadLanes.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_a9ec138de3b8b6deaf4b31745f3019339"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#a9ec138de3b8b6deaf4b31745f3019339">llvm::DeadLaneDetector::isDefinedByCopy</a></div><div class="ttdeci">bool isDefinedByCopy(unsigned RegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00061">DetectDeadLanes.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_aa77e90c3a572d0523249dc6b27e6f10a"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#aa77e90c3a572d0523249dc6b27e6f10a">llvm::DeadLaneDetector::transferDefinedLanes</a></div><div class="ttdeci">LaneBitmask transferDefinedLanes(const MachineOperand &amp;Def, unsigned OpNum, LaneBitmask DefinedLanes) const</div><div class="ttdoc">Given a mask DefinedLanes of lanes defined at operand OpNum of COPY-like instruction,...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00226">DetectDeadLanes.cpp:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1DeadLaneDetector_html_ad455392b3cc88b5fd25c9169bac734cc"><div class="ttname"><a href="classllvm_1_1DeadLaneDetector.html#ad455392b3cc88b5fd25c9169bac734cc">llvm::DeadLaneDetector::getVRegInfo</a></div><div class="ttdeci">const VRegInfo &amp; getVRegInfo(unsigned RegIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00057">DetectDeadLanes.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html">llvm::DeadLaneDetector::VRegInfo</a></div><div class="ttdoc">Contains a bitmask of which lanes of a given virtual register are defined and which ones are actually...</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00046">DetectDeadLanes.h:46</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html_a27d43e7f2ca86bb62e324607b883ff83"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#a27d43e7f2ca86bb62e324607b883ff83">llvm::DeadLaneDetector::VRegInfo::UsedLanes</a></div><div class="ttdeci">LaneBitmask UsedLanes</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00047">DetectDeadLanes.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1DeadLaneDetector_1_1VRegInfo_html_ab5cc16c5db0dad4323f6fe4f60d7eb86"><div class="ttname"><a href="structllvm_1_1DeadLaneDetector_1_1VRegInfo.html#ab5cc16c5db0dad4323f6fe4f60d7eb86">llvm::DeadLaneDetector::VRegInfo::DefinedLanes</a></div><div class="ttdeci">LaneBitmask DefinedLanes</div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8h_source.html#l00048">DetectDeadLanes.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00040">LaneBitmask.h:40</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:13:00 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
