<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: inc/stm32f10x_tim.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>inc/stm32f10x_tim.h File Reference</h1>  </div>
</div>
<div class="contents">

<p>This file contains all the functions prototypes for the TIM firmware library.  
<a href="#_details">More...</a></p>
<code>#include &quot;stm32f10x.h&quot;</code><br/>

<p><a href="stm32f10x__tim_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIM Time Base Init structure definition.  <a href="struct_t_i_m___time_base_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIM Output Compare Init structure definition.  <a href="struct_t_i_m___o_c_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TIM Input Capture Init structure definition.  <a href="struct_t_i_m___i_c_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BDTR structure definition.  <a href="struct_t_i_m___b_d_t_r_init_type_def.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ALL_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST1_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST2_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST3_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST4_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST5_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST6_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST7_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST8_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LIST9_PERIPH</b>(PERIPH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54d5745fade3b2f8ea1325e7447ca760"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_Timing" ref="ga54d5745fade3b2f8ea1325e7447ca760" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_Timing</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76bac57d41dc67218772f9c745c77102"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_Active" ref="ga76bac57d41dc67218772f9c745c77102" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_Active</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0c350d7adaea14a37cabc2ab762695f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_Inactive" ref="gae0c350d7adaea14a37cabc2ab762695f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_Inactive</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b8adb6e81fe88bd14d44430f7f97021"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_Toggle" ref="ga8b8adb6e81fe88bd14d44430f7f97021" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_Toggle</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefbe32dddc9630fbcc48b302b50d15fc"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_PWM1" ref="gaefbe32dddc9630fbcc48b302b50d15fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_PWM1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga722d8f33a795ef82ed7ae76dfbb7613d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCMode_PWM2" ref="ga722d8f33a795ef82ed7ae76dfbb7613d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCMode_PWM2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OC_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCM</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99d934fdbc54ea4ee2cf5c86860f9227"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OPMode_Single" ref="ga99d934fdbc54ea4ee2cf5c86860f9227" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OPMode_Single</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad921d739c86bf48dca12442a81ad68ad"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OPMode_Repetitive" ref="gad921d739c86bf48dca12442a81ad68ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OPMode_Repetitive</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OPM_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69ea7f558f02c63dd1082d784d2449bd"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Channel_1" ref="ga69ea7f558f02c63dd1082d784d2449bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Channel_1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03d7da8269a87a560f68985b4bd80931"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Channel_2" ref="ga03d7da8269a87a560f68985b4bd80931" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Channel_2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga012711b19e8c91f6f352801a3dc0bcc9"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Channel_3" ref="ga012711b19e8c91f6f352801a3dc0bcc9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Channel_3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7414888c40d066af235bc1f80b99bd9d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Channel_4" ref="ga7414888c40d066af235bc1f80b99bd9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Channel_4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CHANNEL</b>(CHANNEL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_PWMI_CHANNEL</b>(CHANNEL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_COMPLEMENTARY_CHANNEL</b>(CHANNEL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88691a07b3976791977d280045b3c850"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CKD_DIV1" ref="ga88691a07b3976791977d280045b3c850" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CKD_DIV1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a5fd6a173a7e88528a6e4084a08665"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CKD_DIV2" ref="ga46a5fd6a173a7e88528a6e4084a08665" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CKD_DIV2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2e5c030f964f9b4c92fa8129fb923bc"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CKD_DIV4" ref="gac2e5c030f964f9b4c92fa8129fb923bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CKD_DIV4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CKD_DIV</b>(DIV)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4cd3ce74af3122507b77c8f6e79c832"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CounterMode_Up" ref="gaf4cd3ce74af3122507b77c8f6e79c832" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CounterMode_Up</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd7c4200d185bdcd9e64ae80e6b200b0"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CounterMode_Down" ref="gadd7c4200d185bdcd9e64ae80e6b200b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CounterMode_Down</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac07392e9637f8a0d115d4ba9a002ae93"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CounterMode_CenterAligned1" ref="gac07392e9637f8a0d115d4ba9a002ae93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CounterMode_CenterAligned1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3793122e4c123a99e46fc2f04acea0d4"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CounterMode_CenterAligned2" ref="ga3793122e4c123a99e46fc2f04acea0d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CounterMode_CenterAligned2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65d9bc01ffa287cd7cf200d08c20a1ce"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CounterMode_CenterAligned3" ref="ga65d9bc01ffa287cd7cf200d08c20a1ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CounterMode_CenterAligned3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_COUNTER_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba2f2de6fd722b8973e0eddeb8644022"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCPolarity_High" ref="gaba2f2de6fd722b8973e0eddeb8644022" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCPolarity_High</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f4b11953dbd2c6f836b6913469dcf54"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCPolarity_Low" ref="ga9f4b11953dbd2c6f836b6913469dcf54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCPolarity_Low</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OC_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa62288888d4f6858bee6b3cd9086ae3f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCNPolarity_High" ref="gaa62288888d4f6858bee6b3cd9086ae3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCNPolarity_High</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9582560b2e7dae2e8dc3b65909b0c9cf"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCNPolarity_Low" ref="ga9582560b2e7dae2e8dc3b65909b0c9cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCNPolarity_Low</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCN_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ad0f484cfa16b5190654da8278940d0"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OutputState_Disable" ref="ga4ad0f484cfa16b5190654da8278940d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OutputState_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65afdda8761b6ac5ed0c0ad67c05dffe"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OutputState_Enable" ref="ga65afdda8761b6ac5ed0c0ad67c05dffe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OutputState_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OUTPUT_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade8506a50fd6ba58273e9da81f6b0b54"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OutputNState_Disable" ref="gade8506a50fd6ba58273e9da81f6b0b54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OutputNState_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4c08f9d66ce138c6978668020526c6f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OutputNState_Enable" ref="gac4c08f9d66ce138c6978668020526c6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OutputNState_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OUTPUTN_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6acaeb60dad50ce9799ae9f62ed7719a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CCx_Enable" ref="ga6acaeb60dad50ce9799ae9f62ed7719a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CCx_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1441f66393b9daa9f97efb29b364cd3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CCx_Disable" ref="gaa1441f66393b9daa9f97efb29b364cd3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CCx_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CCX</b>(CCX)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab534ddf23d317eb912564292c1cede2d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CCxN_Enable" ref="gab534ddf23d317eb912564292c1cede2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CCxN_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d7d46aeba33ed197aa39775bc527d7d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_CCxN_Disable" ref="ga0d7d46aeba33ed197aa39775bc527d7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_CCxN_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CCXN</b>(CCXN)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7fbc11ac043454b2a880bffe98fdb8c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Break_Enable" ref="gae7fbc11ac043454b2a880bffe98fdb8c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Break_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31ba16dd70ad4d99adc911f7bf6662e5"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_Break_Disable" ref="ga31ba16dd70ad4d99adc911f7bf6662e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_Break_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_BREAK_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga565656ca81d17f9a1807afe3971dff6e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_BreakPolarity_Low" ref="ga565656ca81d17f9a1807afe3971dff6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_BreakPolarity_Low</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd4b72079548fd8903413a348539542b"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_BreakPolarity_High" ref="gabd4b72079548fd8903413a348539542b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_BreakPolarity_High</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_BREAK_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa416873d01fe62fe8d3f9c8bb7853fa1"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_AutomaticOutput_Enable" ref="gaa416873d01fe62fe8d3f9c8bb7853fa1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_AutomaticOutput_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f80ba4fbadd434bc82ca63e904ace41"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_AutomaticOutput_Disable" ref="ga0f80ba4fbadd434bc82ca63e904ace41" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_AutomaticOutput_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_AUTOMATIC_OUTPUT_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84d318c62d3e5dfe7082610d03e11f2f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_LOCKLevel_OFF" ref="ga84d318c62d3e5dfe7082610d03e11f2f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_LOCKLevel_OFF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e4326fc7756ebf5e9eb9776c2734aea"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_LOCKLevel_1" ref="ga7e4326fc7756ebf5e9eb9776c2734aea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_LOCKLevel_1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91bdf218f766e6a10b7a7df407250d25"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_LOCKLevel_2" ref="ga91bdf218f766e6a10b7a7df407250d25" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_LOCKLevel_2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a0c1ffd9dc582d6571780c1747920b"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_LOCKLevel_3" ref="gaa0a0c1ffd9dc582d6571780c1747920b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_LOCKLevel_3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_LOCK_LEVEL</b>(LEVEL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf643ec0d2edb6c8fb725d00210b3d071"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OSSIState_Enable" ref="gaf643ec0d2edb6c8fb725d00210b3d071" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OSSIState_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1962736fd5cad82e97a5814ef6758bd"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OSSIState_Disable" ref="gae1962736fd5cad82e97a5814ef6758bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OSSIState_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OSSI_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3703ba6189db045bec48c864289f997e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OSSRState_Enable" ref="ga3703ba6189db045bec48c864289f997e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OSSRState_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766dfd8b3c32ec1b8b446f0e2dbe7b97"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OSSRState_Disable" ref="ga766dfd8b3c32ec1b8b446f0e2dbe7b97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OSSRState_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OSSR_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86d8f895a1ec584323f6c02c7edfad4c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCIdleState_Set" ref="ga86d8f895a1ec584323f6c02c7edfad4c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCIdleState_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace5465bc9e90ba7862b3af9e6cc9b97e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCIdleState_Reset" ref="gace5465bc9e90ba7862b3af9e6cc9b97e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCIdleState_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCIDLE_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga980392da6eb5bedcbf7ed353e1073f99"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCNIdleState_Set" ref="ga980392da6eb5bedcbf7ed353e1073f99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCNIdleState_Set</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga329a32820cdba0af9c4b7a04177e8fdd"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCNIdleState_Reset" ref="ga329a32820cdba0af9c4b7a04177e8fdd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCNIdleState_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCNIDLE_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe598596b7dbcac446a4918105fa95a6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ICPolarity_Rising" ref="gabe598596b7dbcac446a4918105fa95a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ICPolarity_Rising</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70c6f5ed30a236bac4c690928e742243"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ICPolarity_Falling" ref="ga70c6f5ed30a236bac4c690928e742243" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ICPolarity_Falling</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_IC_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___selection.html#ga2cd464e97ffd6ea3208ec65672f9a373">TIM_ICSelection_TRC</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_IC_SELECTION</b>(SELECTION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___prescaler.html#ga1d8a7b66add914e2ddd910d2d700978f">TIM_ICPSC_DIV2</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___prescaler.html#gaf5a675046430fa0f0c95b0dac612828f">TIM_ICPSC_DIV4</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___input___capture___prescaler.html#ga5086cb03c89a5c67b199d20b605f00cb">TIM_ICPSC_DIV8</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_IC_PRESCALER</b>(PRESCALER)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fb63577fec9a3e7c7f5f3eb775ee624"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_Update" ref="ga8fb63577fec9a3e7c7f5f3eb775ee624" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02267a938ab4722c5013fffa447cf5a6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_CC1" ref="ga02267a938ab4722c5013fffa447cf5a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_CC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60f6b6c424b62ca58d3fafd8f5955e4f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_CC2" ref="ga60f6b6c424b62ca58d3fafd8f5955e4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_CC2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6aef020aebafd9e585283fbbaf8b841f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_CC3" ref="ga6aef020aebafd9e585283fbbaf8b841f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_CC3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dce7f1bc32a258f2964cb7c05f413a6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_CC4" ref="ga1dce7f1bc32a258f2964cb7c05f413a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_CC4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb7eff6c39922814e7ee47c0820c3d9f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_COM" ref="gaeb7eff6c39922814e7ee47c0820c3d9f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_COM</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga339629d21f2490729b28905f5c04bad1"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_Trigger" ref="ga339629d21f2490729b28905f5c04bad1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_Trigger</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad16adab3ac1a4a552a86da069702f24b"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_IT_Break" ref="gad16adab3ac1a4a552a86da069702f24b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_IT_Break</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14fce0f8dbe0925e45b415b34bd162c9"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_IT" ref="ga14fce0f8dbe0925e45b415b34bd162c9" args="(IT)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_IT</b>(IT)&nbsp;&nbsp;&nbsp;((((IT) &amp; (uint16_t)0xFF00) == 0x0000) &amp;&amp; ((IT) != 0x0000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_GET_IT</b>(IT)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73bca5b14da2d5026fa3877d0db53740"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CR1" ref="ga73bca5b14da2d5026fa3877d0db53740" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CR1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50e894f0d2cecc1ff3a3578098c3246e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CR2" ref="ga50e894f0d2cecc1ff3a3578098c3246e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CR2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga748e24ac0675caa55869d6ba506448df"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_SMCR" ref="ga748e24ac0675caa55869d6ba506448df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_SMCR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeddacbbc2adf9705feac250f077d8c93"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_DIER" ref="gaeddacbbc2adf9705feac250f077d8c93" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_DIER</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cda07a11a76bbb24a7d5bb680814d31"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_SR" ref="ga5cda07a11a76bbb24a7d5bb680814d31" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_SR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5e6f6c3fea100896d13ce317a6ccd8e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_EGR" ref="gab5e6f6c3fea100896d13ce317a6ccd8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_EGR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab384496cff3e54d8179fc0db727c7ee"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCMR1" ref="gaab384496cff3e54d8179fc0db727c7ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCMR1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4989f74592ab359f30bd7c4a4a457571"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCMR2" ref="ga4989f74592ab359f30bd7c4a4a457571" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCMR2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6935639db5738662520e8d0eb7116dd6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCER" ref="ga6935639db5738662520e8d0eb7116dd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCER</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacab604257d144cf3a59b360cbc958ec9"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CNT" ref="gacab604257d144cf3a59b360cbc958ec9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CNT</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0009)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8dd06970f235fe9f6997e0975237388"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_PSC" ref="gab8dd06970f235fe9f6997e0975237388" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_PSC</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000A)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab8a66f70e59b5916b4bba344746d652"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_ARR" ref="gaab8a66f70e59b5916b4bba344746d652" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_ARR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000B)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f9edceee5c99b32aaa2c6daf849b7d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_RCR" ref="ga97f9edceee5c99b32aaa2c6daf849b7d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_RCR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga235a47fa47fd19594a111e6e48c0d5a2"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCR1" ref="ga235a47fa47fd19594a111e6e48c0d5a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCR1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000D)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e2150dcd3afe31ecb793aa471b3b972"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCR2" ref="ga0e2150dcd3afe31ecb793aa471b3b972" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCR2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000E)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga590c90085bd2b206b941dff2731fed74"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCR3" ref="ga590c90085bd2b206b941dff2731fed74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCR3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x000F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e84a16e7d8ea369a3a55bb6fe1f2171"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_CCR4" ref="ga5e84a16e7d8ea369a3a55bb6fe1f2171" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_CCR4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaff22bbf3091c47783c1c68b648c8605"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_BDTR" ref="gaaff22bbf3091c47783c1c68b648c8605" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_BDTR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0011)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e2206e4e03b9d55c9fb5a24e29b01c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABase_DCR" ref="ga59e2206e4e03b9d55c9fb5a24e29b01c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABase_DCR</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0012)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMA_BASE</b>(BASE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad915c67fae262b887f4f074809448309"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_1Byte" ref="gad915c67fae262b887f4f074809448309" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_1Byte</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabed2d89b663148923f4a7ca63d62d947"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_2Bytes" ref="gabed2d89b663148923f4a7ca63d62d947" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_2Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad06dbc68a994da99b017a18a7197c0ad"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_3Bytes" ref="gad06dbc68a994da99b017a18a7197c0ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_3Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga620ce560a1d7a6d6769cacd2a2ead48d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_4Bytes" ref="ga620ce560a1d7a6d6769cacd2a2ead48d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_4Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0300)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9ac4a4cfd3dcfb7ba859898e702c881"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_5Bytes" ref="gaf9ac4a4cfd3dcfb7ba859898e702c881" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_5Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9cc659b4fc010a31815254f6b57e3f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_6Bytes" ref="ga7a9cc659b4fc010a31815254f6b57e3f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_6Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0500)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5833cc5442c40a97a6a90bcd34a2e773"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_7Bytes" ref="ga5833cc5442c40a97a6a90bcd34a2e773" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_7Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0600)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7c002a9f06f7c238e15a0c61f047062"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_8Bytes" ref="gab7c002a9f06f7c238e15a0c61f047062" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_8Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0700)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2868d400329e705b89c1e425c9cb4fed"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_9Bytes" ref="ga2868d400329e705b89c1e425c9cb4fed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_9Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99141ca3210700d07d098d161b42cdf3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_10Bytes" ref="ga99141ca3210700d07d098d161b42cdf3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_10Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0900)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a4ab1c8a8469f0d28aafb902615f6db"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_11Bytes" ref="ga1a4ab1c8a8469f0d28aafb902615f6db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_11Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0A00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41a8cee7ca5e9035a04c0920ab0f3f66"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_12Bytes" ref="ga41a8cee7ca5e9035a04c0920ab0f3f66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_12Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0B00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a0397f1c33cc2d0a8b5bdd94eca845"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_13Bytes" ref="ga79a0397f1c33cc2d0a8b5bdd94eca845" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_13Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1e210b9c3609e854e05c3594aa01c01"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_14Bytes" ref="gae1e210b9c3609e854e05c3594aa01c01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_14Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0D00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ca90d9fa3c80590175ba42baac57098"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_15Bytes" ref="ga3ca90d9fa3c80590175ba42baac57098" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_15Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0E00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga672117a7dafcd778fe8e86db423b07e9"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_16Bytes" ref="ga672117a7dafcd778fe8e86db423b07e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_16Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0F00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacffd0dc1f04aa06624a4980dcae6eede"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_17Bytes" ref="gacffd0dc1f04aa06624a4980dcae6eede" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_17Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c4d457417b1ba72ed0ae9886a75547a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMABurstLength_18Bytes" ref="ga9c4d457417b1ba72ed0ae9886a75547a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMABurstLength_18Bytes</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMA_LENGTH</b>(LENGTH)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga013a49e5cceb263f01941aef968dea9c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_Update" ref="ga013a49e5cceb263f01941aef968dea9c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0100)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33b93e8bb82fe8e167b9e9c962c54f83"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_CC1" ref="ga33b93e8bb82fe8e167b9e9c962c54f83" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_CC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga792f73196a8e7424655592097d7a3fd5"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_CC2" ref="ga792f73196a8e7424655592097d7a3fd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_CC2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3eb2dadbd3109bced45935fb53deeee1"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_CC3" ref="ga3eb2dadbd3109bced45935fb53deeee1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_CC3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59495cf79894dfe5e5b2029863aed956"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_CC4" ref="ga59495cf79894dfe5e5b2029863aed956" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_CC4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5f4c56e944bda8ba0c23b97275020ba"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_COM" ref="gac5f4c56e944bda8ba0c23b97275020ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_COM</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81ad169a378969524e61396337d84a0a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_DMA_Trigger" ref="ga81ad169a378969524e61396337d84a0a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_DMA_Trigger</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x4000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb9cb1995ea4cd37db6032d80a49cd47"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_DMA_SOURCE" ref="gafb9cb1995ea4cd37db6032d80a49cd47" args="(SOURCE)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMA_SOURCE</b>(SOURCE)&nbsp;&nbsp;&nbsp;((((SOURCE) &amp; (uint16_t)0x80FF) == 0x0000) &amp;&amp; ((SOURCE) != 0x0000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b21757d5d1b708edca7e20481797e96"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPSC_OFF" ref="ga1b21757d5d1b708edca7e20481797e96" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPSC_OFF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga446ed7f1bc28bcb295c43886da582e47"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPSC_DIV2" ref="ga446ed7f1bc28bcb295c43886da582e47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPSC_DIV2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1de0031af7654fac2f29705f1da146c6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPSC_DIV4" ref="ga1de0031af7654fac2f29705f1da146c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPSC_DIV4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2fe5014d69a93ce0a22b9f3f5a7d19a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPSC_DIV8" ref="gac2fe5014d69a93ce0a22b9f3f5a7d19a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPSC_DIV8</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x3000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_EXT_PRESCALER</b>(PRESCALER)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7cf2b7db3956d4fd1e5a5d84f4891e7"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_ITR0" ref="gab7cf2b7db3956d4fd1e5a5d84f4891e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_ITR0</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad90fbca297153ca9c0112a67ea2c6cb3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_ITR1" ref="gad90fbca297153ca9c0112a67ea2c6cb3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_ITR1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8599ba58a5f911d648503c7ac55d4320"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_ITR2" ref="ga8599ba58a5f911d648503c7ac55d4320" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_ITR2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63183e611b91c5847040172c0069514d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_ITR3" ref="ga63183e611b91c5847040172c0069514d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_ITR3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c89554efc693e679c94b5a749af123c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_TI1F_ED" ref="ga8c89554efc693e679c94b5a749af123c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_TI1F_ED</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38d3514d54bcdb0ea8ac8bd91c5832b5"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_TI1FP1" ref="ga38d3514d54bcdb0ea8ac8bd91c5832b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_TI1FP1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed58a269bccd3f22d19cc9a2ba3123f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_TI2FP2" ref="ga0ed58a269bccd3f22d19cc9a2ba3123f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_TI2FP2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaece08e02e056613a882aa7ff0a6ccc2d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TS_ETRF" ref="gaece08e02e056613a882aa7ff0a6ccc2d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TS_ETRF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TRIGGER_SELECTION</b>(SELECTION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_INTERNAL_TRIGGER_SELECTION</b>(SELECTION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga237daecde6e1f75509acc80a9ccce820"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TIxExternalCLK1Source_TI1" ref="ga237daecde6e1f75509acc80a9ccce820" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TIxExternalCLK1Source_TI1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa3c6345a7e1c3668b2e7e4d61a79491"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TIxExternalCLK1Source_TI2" ref="gafa3c6345a7e1c3668b2e7e4d61a79491" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TIxExternalCLK1Source_TI2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a749bc38d434902b69a45d50ee0889"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TIxExternalCLK1Source_TI1ED" ref="gaa1a749bc38d434902b69a45d50ee0889" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TIxExternalCLK1Source_TI1ED</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TIXCLK_SOURCE</b>(SOURCE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96f3959a02c0491ab8d65cfa384ce7e3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPolarity_Inverted" ref="ga96f3959a02c0491ab8d65cfa384ce7e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPolarity_Inverted</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x8000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63fe7c58c491d2a812d5621b71c2d0c5"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ExtTRGPolarity_NonInverted" ref="ga63fe7c58c491d2a812d5621b71c2d0c5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ExtTRGPolarity_NonInverted</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_EXT_POLARITY</b>(POLARITY)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad76dd05a3ae4e44e040e0e083bd460bf"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_PSCReloadMode_Update" ref="gad76dd05a3ae4e44e040e0e083bd460bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_PSCReloadMode_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba55481ccdcb64268b7b9f2095bfc17"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_PSCReloadMode_Immediate" ref="ga9ba55481ccdcb64268b7b9f2095bfc17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_PSCReloadMode_Immediate</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_PRESCALER_RELOAD</b>(RELOAD)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19d3769825f1dfdbdbde3edb60310b99"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ForcedAction_Active" ref="ga19d3769825f1dfdbdbde3edb60310b99" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ForcedAction_Active</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79656f2193ec5e12a15d0ae5b025d273"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_ForcedAction_InActive" ref="ga79656f2193ec5e12a15d0ae5b025d273" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_ForcedAction_InActive</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_FORCED_ACTION</b>(ACTION)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc63e3617a938382f87439ec58768b8e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EncoderMode_TI1" ref="gabc63e3617a938382f87439ec58768b8e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EncoderMode_TI1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5627a2d5d47b7301c7dbb29d20ae00e3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EncoderMode_TI2" ref="ga5627a2d5d47b7301c7dbb29d20ae00e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EncoderMode_TI2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12511f903de08f1a634ff7828757f081"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EncoderMode_TI12" ref="ga12511f903de08f1a634ff7828757f081" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EncoderMode_TI12</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0003)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ENCODER_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bff72fbe94b1ae5a710e402c9868b23"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_Update" ref="ga5bff72fbe94b1ae5a710e402c9868b23" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa634c46d4ac521ad16e25be97b487e8a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_CC1" ref="gaa634c46d4ac521ad16e25be97b487e8a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_CC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e2082a09552acc9c7e9577f104ba15a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_CC2" ref="ga5e2082a09552acc9c7e9577f104ba15a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_CC2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafeb8538e3b00d938e061e5051f83836b"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_CC3" ref="gafeb8538e3b00d938e061e5051f83836b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_CC3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab60e3190e6c09d2d067f2c689d614979"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_CC4" ref="gab60e3190e6c09d2d067f2c689d614979" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_CC4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c06981037fae91786f966aa9b4b3435"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_COM" ref="ga4c06981037fae91786f966aa9b4b3435" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_COM</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24835bf5eac25eed90069208dce22564"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_Trigger" ref="ga24835bf5eac25eed90069208dce22564" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_Trigger</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6f9b5366d93c73ff005273c50c9f00a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_EventSource_Break" ref="gad6f9b5366d93c73ff005273c50c9f00a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_EventSource_Break</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ac88c3e43c8250114ea81a6e052d58a"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_EVENT_SOURCE" ref="ga4ac88c3e43c8250114ea81a6e052d58a" args="(SOURCE)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_EVENT_SOURCE</b>(SOURCE)&nbsp;&nbsp;&nbsp;((((SOURCE) &amp; (uint16_t)0xFF00) == 0x0000) &amp;&amp; ((SOURCE) != 0x0000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___update___source.html#ga6f50423cdb011137ae8cd303ccd2080c">TIM_UpdateSource_Regular</a>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_UPDATE_SOURCE</b>(SOURCE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad647db2e7a89bd6db3c787680afccf8f"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCPreload_Enable" ref="gad647db2e7a89bd6db3c787680afccf8f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCPreload_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cbcc3c4d90d61d85550db2173737ed6"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCPreload_Disable" ref="ga0cbcc3c4d90d61d85550db2173737ed6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCPreload_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCPRELOAD_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cfb598c985363ee7004e52c97c524a3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCFast_Enable" ref="ga0cfb598c985363ee7004e52c97c524a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCFast_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3d39f8797953cb58754205169d8278e"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCFast_Disable" ref="gab3d39f8797953cb58754205169d8278e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCFast_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCFAST_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b7bce48b3e1478aad98c95fbbe7a6e0"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCClear_Enable" ref="ga1b7bce48b3e1478aad98c95fbbe7a6e0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCClear_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb09946cb5dded7520baf4b19173204d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_OCClear_Disable" ref="gadb09946cb5dded7520baf4b19173204d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_OCClear_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCCLEAR_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb039ed39279a4d1134b234797b1cdfb"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_Reset" ref="gafb039ed39279a4d1134b234797b1cdfb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa228ba6cfafcf676e33e3ee35cb7fc1c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_Enable" ref="gaa228ba6cfafcf676e33e3ee35cb7fc1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a73c717070ab1a0ef90326780f20aef"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_Update" ref="ga8a73c717070ab1a0ef90326780f20aef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d044b472c021f5484b9f71eb9ca69f1"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_OC1" ref="ga2d044b472c021f5484b9f71eb9ca69f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0030)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cb70a2a026dc02136bdbb3dcc483d6c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_OC1Ref" ref="ga7cb70a2a026dc02136bdbb3dcc483d6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC1Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga059f9f6cf96c833180eb3cdf5e56bd04"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_OC2Ref" ref="ga059f9f6cf96c833180eb3cdf5e56bd04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC2Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40943bc1c3f22b983c683cbf0e87a218"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_OC3Ref" ref="ga40943bc1c3f22b983c683cbf0e87a218" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC3Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0060)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc81561599199912d613c65f760919bc"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_TRGOSource_OC4Ref" ref="gafc81561599199912d613c65f760919bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_TRGOSource_OC4Ref</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0070)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_TRGO_SOURCE</b>(SOURCE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac1cec731f1a5e680a038c4f472f74af"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_SlaveMode_Reset" ref="gaac1cec731f1a5e680a038c4f472f74af" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_SlaveMode_Reset</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f36c870b926f70b32f274bbc0bc39a5"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_SlaveMode_Gated" ref="ga1f36c870b926f70b32f274bbc0bc39a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_SlaveMode_Gated</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0005)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e7726c04ee1bafec97226f08adf5677"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_SlaveMode_Trigger" ref="ga9e7726c04ee1bafec97226f08adf5677" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_SlaveMode_Trigger</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0006)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34427a693157ab177fead9871185bd35"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_SlaveMode_External1" ref="ga34427a693157ab177fead9871185bd35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_SlaveMode_External1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0007)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_SLAVE_MODE</b>(MODE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef5da910ae6952fce424b440ea39f69a"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_MasterSlaveMode_Enable" ref="gaef5da910ae6952fce424b440ea39f69a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_MasterSlaveMode_Enable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d4c7c0f57469f384b1327bb323d28a3"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_MasterSlaveMode_Disable" ref="ga8d4c7c0f57469f384b1327bb323d28a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_MasterSlaveMode_Disable</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_MSM_STATE</b>(STATE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97eba66f792c88e08131bd0d2a0e530d"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_Update" ref="ga97eba66f792c88e08131bd0d2a0e530d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_Update</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7eb8be054b9bd217a9abb1c8687cc55"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC1" ref="gaa7eb8be054b9bd217a9abb1c8687cc55" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC1</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cae242f1c51b31839ffc5bc007c82a7"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC2" ref="ga9cae242f1c51b31839ffc5bc007c82a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC2</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga052c380f922219659810e4fceb574a7c"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC3" ref="ga052c380f922219659810e4fceb574a7c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC3</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd0dc57b56941f8b8250d66e289542db"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC4" ref="gafd0dc57b56941f8b8250d66e289542db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC4</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad454d70205ce5bbf3b3c0e7e43d6df62"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_COM" ref="gad454d70205ce5bbf3b3c0e7e43d6df62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_COM</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeca2f17eea738dbec7eee8ecbe442814"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_Trigger" ref="gaeca2f17eea738dbec7eee8ecbe442814" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_Trigger</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0040)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga166571a1d5ca2bfca5d923eaa22f6deb"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_Break" ref="ga166571a1d5ca2bfca5d923eaa22f6deb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_Break</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0080)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38dfb7d1ed00af77d70bc3be28500108"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC1OF" ref="ga38dfb7d1ed00af77d70bc3be28500108" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC1OF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4df0c71d3e695c214d49802942e04590"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC2OF" ref="ga4df0c71d3e695c214d49802942e04590" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC2OF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac81f24eaffdf83c2db9d2e6078a00919"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC3OF" ref="gac81f24eaffdf83c2db9d2e6078a00919" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC3OF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x0800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc8b04654766d98ba2c6fed601895a20"></a><!-- doxytag: member="stm32f10x_tim.h::TIM_FLAG_CC4OF" ref="gafc8b04654766d98ba2c6fed601895a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>TIM_FLAG_CC4OF</b>&nbsp;&nbsp;&nbsp;((uint16_t)0x1000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_GET_FLAG</b>(FLAG)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae60a1b5900de8354b2a4f017b2bd4f94"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_CLEAR_FLAG" ref="gae60a1b5900de8354b2a4f017b2bd4f94" args="(TIM_FLAG)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLEAR_FLAG</b>(TIM_FLAG)&nbsp;&nbsp;&nbsp;((((TIM_FLAG) &amp; (uint16_t)0xE100) == 0x0000) &amp;&amp; ((TIM_FLAG) != 0x0000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19ecc5fc2e1ce1697c3dbbb9809ca243"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_IC_FILTER" ref="ga19ecc5fc2e1ce1697c3dbbb9809ca243" args="(ICFILTER)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_IC_FILTER</b>(ICFILTER)&nbsp;&nbsp;&nbsp;((ICFILTER) &lt;= 0xF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga500df0646edcf07316a55a652502ca87"></a><!-- doxytag: member="stm32f10x_tim.h::IS_TIM_EXT_FILTER" ref="ga500df0646edcf07316a55a652502ca87" args="(EXTFILTER)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_EXT_FILTER</b>(EXTFILTER)&nbsp;&nbsp;&nbsp;((EXTFILTER) &lt;= 0xF)</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deinitializes the TIMx peripheral registers to their default reset values.  <a href="group___t_i_m___exported___functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a> *TIM_TimeBaseInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeBaseInitStruct.  <a href="group___t_i_m___exported___functions.html#ga83fd58c9416802d9638bbe1715c98932"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.  <a href="group___t_i_m___exported___functions.html#gafcdb6ff00158862aef7fed5e7a554a3e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct.  <a href="group___t_i_m___exported___functions.html#ga2017455121d910d6ff63ac6f219842c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct.  <a href="group___t_i_m___exported___functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct.  <a href="group___t_i_m___exported___functions.html#ga64571ebbb58cac39a9e760050175f11c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct.  <a href="group___t_i_m___exported___functions.html#ga9e6a153dd6552e4e1188eba227316f7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measure an external PWM signal.  <a href="group___t_i_m___exported___functions.html#gaa71f9296556310f85628d6c748a06475"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a> (TIM_TypeDef *TIMx, <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the: Break feature, dead time, Lock level, the OSSI, the OSSR State and the AOE(automatic output enable).  <a href="group___t_i_m___exported___functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a> (<a class="el" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a> *TIM_TimeBaseInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_TimeBaseInitStruct member with its default value.  <a href="group___t_i_m___exported___functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a> (<a class="el" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a> *TIM_OCInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_OCInitStruct member with its default value.  <a href="group___t_i_m___exported___functions.html#ga394683c78ae02837882e36014e11643e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a> (<a class="el" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_ICInitStruct member with its default value.  <a href="group___t_i_m___exported___functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a> (<a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each TIM_BDTRInitStruct member with its default value.  <a href="group___t_i_m___exported___functions.html#gaea0f49938cda8ae0738162194798afc6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified TIM peripheral.  <a href="group___t_i_m___exported___functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM peripheral Main Outputs.  <a href="group___t_i_m___exported___functions.html#ga3e59ebced2ab8e0b817c460f1670e97d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the specified TIM interrupts.  <a href="group___t_i_m___exported___functions.html#ga70e3d6c09d55ee69002e154c85cd40e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a> (TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx event to be generate by software.  <a href="group___t_i_m___exported___functions.html#ga38bd4ffda920dd4f7655a0a2c6100a6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMxs DMA interface.  <a href="group___t_i_m___exported___functions.html#gad7156f84c436c8ac92cd789611826d09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMxs DMA Requests.  <a href="group___t_i_m___exported___functions.html#ga24700389cfa3ea9b42234933b23f1399"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx interrnal Clock.  <a href="group___t_i_m___exported___functions.html#ga2394f0221709c0659874f9a4184cf86e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Internal Trigger as External Clock.  <a href="group___t_i_m___exported___functions.html#gabef227d21d9e121e6a4ec5ab6223f5a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Trigger as External Clock.  <a href="group___t_i_m___exported___functions.html#gaf460e7d9c9969044e364130e209937fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External clock Mode1.  <a href="group___t_i_m___exported___functions.html#ga47c05638b93aabcd641dbc8859e1b2df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the External clock Mode2.  <a href="group___t_i_m___exported___functions.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx External Trigger (ETR).  <a href="group___t_i_m___exported___functions.html#ga8bdde400b7a30f3e747fe8e4962c0abe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a> (TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Prescaler.  <a href="group___t_i_m___exported___functions.html#ga45c6fd9041baf7f64c121e0172f305c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the TIMx Counter Mode to be used.  <a href="group___t_i_m___exported___functions.html#ga93941c1db20bf3794f377307df90a67b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a> (TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the Input Trigger source.  <a href="group___t_i_m___exported___functions.html#ga4252583c6ae8a73d6fc66f7e951dbc35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Encoder Interface.  <a href="group___t_i_m___exported___functions.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 1 waveform to active or inactive level.  <a href="group___t_i_m___exported___functions.html#ga4f58c12e6493a0d8b9555c9097b831d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 2 waveform to active or inactive level.  <a href="group___t_i_m___exported___functions.html#ga3d2902b6fbab8dd55cd531055ffcc63d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 3 waveform to active or inactive level.  <a href="group___t_i_m___exported___functions.html#ga920b0fb4ca44fceffd1c3e441feebd8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a> (TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forces the TIMx output 4 waveform to active or inactive level.  <a href="group___t_i_m___exported___functions.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables TIMx peripheral Preload register on ARR.  <a href="group___t_i_m___exported___functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIM peripheral Commutation event.  <a href="group___t_i_m___exported___functions.html#gaff2e7f9959b1b36e830df028c14accc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx peripheral Capture Compare DMA source.  <a href="group___t_i_m___exported___functions.html#ga5273cb65acb885fe7982827b1c6b7d75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets or Resets the TIM peripheral Capture Compare Preload Control bit.  <a href="group___t_i_m___exported___functions.html#ga0a935254e44312b1d78e8684a58db3c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR1.  <a href="group___t_i_m___exported___functions.html#ga60e6c29ad8f919bef616cf8e3306dd64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR2.  <a href="group___t_i_m___exported___functions.html#ga75b4614c6dd2cd52f2c5becdb6590c10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR3.  <a href="group___t_i_m___exported___functions.html#ga8b2391685a519e60e596b7d596f86f09"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMx peripheral Preload register on CCR4.  <a href="group___t_i_m___exported___functions.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 1 Fast feature.  <a href="group___t_i_m___exported___functions.html#gaec82031ca62f31f5483195c09752a83a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 2 Fast feature.  <a href="group___t_i_m___exported___functions.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 3 Fast feature.  <a href="group___t_i_m___exported___functions.html#gab2f3698e6e56bd9b0a4be7056ba789e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Output Compare 4 Fast feature.  <a href="group___t_i_m___exported___functions.html#ga58279a04e8ea5333f1079d3cce8dde12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF1 signal on an external event.  <a href="group___t_i_m___exported___functions.html#ga34e926cd8a99cfcc7480b2d6de5118b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF2 signal on an external event.  <a href="group___t_i_m___exported___functions.html#gac474ebc815d24c8a589969e0c68b27b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF3 signal on an external event.  <a href="group___t_i_m___exported___functions.html#ga0bd9476a14bd346c319945ec4fa2bc67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears or safeguards the OCREF4 signal on an external event.  <a href="group___t_i_m___exported___functions.html#gaeee5fa66b26e7c6f71850272dc3028f3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 1 polarity.  <a href="group___t_i_m___exported___functions.html#ga03878f78163485c8a3508cff2111c297"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 1N polarity.  <a href="group___t_i_m___exported___functions.html#ga3cb91578e7dd34ea7d09862482960445"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 2 polarity.  <a href="group___t_i_m___exported___functions.html#ga6831cacaac1ef50291af94db94450797"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 2N polarity.  <a href="group___t_i_m___exported___functions.html#ga2fa6ea3a89f446b52b4e699272b70cad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 3 polarity.  <a href="group___t_i_m___exported___functions.html#ga1ef43b03fe666495e80aac9741ae7ab0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Channel 3N polarity.  <a href="group___t_i_m___exported___functions.html#gac710acc5b682e892584fc6f089f61dc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx channel 4 polarity.  <a href="group___t_i_m___exported___functions.html#gad678410f7c7244f83daad93ce9d1056e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel x.  <a href="group___t_i_m___exported___functions.html#ga3ecc4647d9ede261beb5e0535cf29ebb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIM Capture Compare Channel xN.  <a href="group___t_i_m___exported___functions.html#ga304ff7c8a1615498da749bf2507e9f2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a> (TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIM Ouput Compare Mode.  <a href="group___t_i_m___exported___functions.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or Disables the TIMx Update event.  <a href="group___t_i_m___exported___functions.html#gace2384dd33e849a054f61b8e1fc7e7c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a> (TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configures the TIMx Update Request Interrupt source.  <a href="group___t_i_m___exported___functions.html#ga1d7a8f952e209de142499e67a653fc1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a> (TIM_TypeDef *TIMx, FunctionalState NewState)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enables or disables the TIMxs Hall sensor interface.  <a href="group___t_i_m___exported___functions.html#ga42c2d1025a3937c9d9f38631af86ffa4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMxs One Pulse Mode.  <a href="group___t_i_m___exported___functions.html#gadd2cca5fac6c1291dc4339098d5c9562"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a> (TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx Trigger Output Mode.  <a href="group___t_i_m___exported___functions.html#ga28745aaa549e2067e42c19569209e6c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Selects the TIMx Slave Mode.  <a href="group___t_i_m___exported___functions.html#ga2f19ce1d90990691cf037e419ba08003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a> (TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets or Resets the TIMx Master/Slave Mode.  <a href="group___t_i_m___exported___functions.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaad2c31dc9c551b48f08b96ba49c4aa44">TIM_SetCounter</a> (TIM_TypeDef *TIMx, uint16_t Counter)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Counter Register value.  <a href="group___t_i_m___exported___functions.html#gaad2c31dc9c551b48f08b96ba49c4aa44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga7880e4c00002d6421f9059a2ed841d5c">TIM_SetAutoreload</a> (TIM_TypeDef *TIMx, uint16_t Autoreload)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Autoreload Register value.  <a href="group___t_i_m___exported___functions.html#ga7880e4c00002d6421f9059a2ed841d5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gab3a6031f187cb8af62eb09a67b4fd2ad">TIM_SetCompare1</a> (TIM_TypeDef *TIMx, uint16_t Compare1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare1 Register value.  <a href="group___t_i_m___exported___functions.html#gab3a6031f187cb8af62eb09a67b4fd2ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0175ef4fabade443909002a63d4e9758">TIM_SetCompare2</a> (TIM_TypeDef *TIMx, uint16_t Compare2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare2 Register value.  <a href="group___t_i_m___exported___functions.html#ga0175ef4fabade443909002a63d4e9758"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga416df50f4223351e366ae40a4ec163ae">TIM_SetCompare3</a> (TIM_TypeDef *TIMx, uint16_t Compare3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare3 Register value.  <a href="group___t_i_m___exported___functions.html#ga416df50f4223351e366ae40a4ec163ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaf428edf474804691d6f587e78c97a082">TIM_SetCompare4</a> (TIM_TypeDef *TIMx, uint16_t Compare4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Capture Compare4 Register value.  <a href="group___t_i_m___exported___functions.html#gaf428edf474804691d6f587e78c97a082"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 1 prescaler.  <a href="group___t_i_m___exported___functions.html#gaf0f684dea88e222de9689d8ed0ca8805"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 2 prescaler.  <a href="group___t_i_m___exported___functions.html#ga3cc4869b5fe73271808512c89322a325"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 3 prescaler.  <a href="group___t_i_m___exported___functions.html#ga76f906383b8132ebe00dffadb70cf7f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a> (TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Input Capture 4 prescaler.  <a href="group___t_i_m___exported___functions.html#ga0f2c784271356d6b64b8c0da64dbdbc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a> (TIM_TypeDef *TIMx, uint16_t TIM_CKD)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the TIMx Clock Division value.  <a href="group___t_i_m___exported___functions.html#ga20ef804dc32c723662d11ee7da3baab2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga29eb9f7151ceea94c3988539a5ee91cf">TIM_GetCapture1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 1 value.  <a href="group___t_i_m___exported___functions.html#ga29eb9f7151ceea94c3988539a5ee91cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad">TIM_GetCapture2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 2 value.  <a href="group___t_i_m___exported___functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa">TIM_GetCapture3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 3 value.  <a href="group___t_i_m___exported___functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga09049af04c8345849c6f82ccfae242a6">TIM_GetCapture4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Input Capture 4 value.  <a href="group___t_i_m___exported___functions.html#ga09049af04c8345849c6f82ccfae242a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#gab6826b144ae70e206f51ae8af5318a93">TIM_GetCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Counter value.  <a href="group___t_i_m___exported___functions.html#gab6826b144ae70e206f51ae8af5318a93"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the TIMx Prescaler value.  <a href="group___t_i_m___exported___functions.html#ga427eb6e533480e02a27cd0ca876183d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">FlagStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a> (TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the specified TIM flag is set or not.  <a href="group___t_i_m___exported___functions.html#ga0adcbbd5e838ec8642e7a9b80075f41f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a> (TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the TIMx's pending flags.  <a href="group___t_i_m___exported___functions.html#ga46568c7b254941dc53e785342d60baf3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ITStatus&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Checks whether the TIM interrupt has occurred or not.  <a href="group___t_i_m___exported___functions.html#ga0827a0b411707304f76d33050727c24d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_i_m___exported___functions.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a> (TIM_TypeDef *TIMx, uint16_t TIM_IT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the TIMx's interrupt pending bits.  <a href="group___t_i_m___exported___functions.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains all the functions prototypes for the TIM firmware library. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="version"><dt><b>Version:</b></dt><dd>V3.3.0 </dd></dl>
<dl class="date"><dt><b>Date:</b></dt><dd>04/16/2010 </dd></dl>
<p>THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</p>
<h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:45:57 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
