$date
	Sat Oct 22 18:57:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#692977
b1111 !
1"
#692978
b1111 &
b1111 %
1$
#692979
0"
#692982
b101110 &
b101110 %
#692986
b10111 &
b10111 %
#692990
b1000110 &
b1000110 %
#692994
b100011 &
b100011 %
#692998
b1101010 &
b1101010 %
#693002
b110101 &
b110101 %
#693006
b10100000 &
b10100000 %
#693010
b1010000 &
b1010000 %
#693014
b101000 &
b101000 %
#693018
b10100 &
b10100 %
#693022
b1010 &
b1010 %
#693026
b101 &
b101 %
#693030
b10000 &
b10000 %
#693034
b1000 &
b1000 %
#693038
b100 &
b100 %
#693042
b10 &
b10 %
#693046
b1 &
1#
b1 %
#693050
b0 &
b0 %
0#
0$
#1724360
b1110 !
1"
#1724362
b1110 &
b1110 %
1$
#1724363
0"
#1724366
b111 &
b111 %
#1724370
b10110 &
b10110 %
#1724374
b1011 &
b1011 %
#1724378
b100010 &
b100010 %
#1724382
b10001 &
b10001 %
#1724386
b110100 &
b110100 %
#1724390
b11010 &
b11010 %
#1724394
b1101 &
b1101 %
#1724398
b101000 &
b101000 %
#1724402
b10100 &
b10100 %
#1724406
b1010 &
b1010 %
#1724410
b101 &
b101 %
#1724414
b10000 &
b10000 %
#1724418
b1000 &
b1000 %
#1724422
b100 &
b100 %
#1724426
b10 &
b10 %
#1724430
b1 &
1#
b1 %
#1724434
b0 &
b0 %
0#
0$
#2723493
b10011 !
1"
#2723494
b10011 &
b10011 %
1$
#2723495
0"
#2723498
b111010 &
b111010 %
#2723502
b11101 &
b11101 %
#2723506
b1011000 &
b1011000 %
#2723510
b101100 &
b101100 %
#2723514
b10110 &
b10110 %
#2723518
b1011 &
b1011 %
#2723522
b100010 &
b100010 %
#2723526
b10001 &
b10001 %
#2723530
b110100 &
b110100 %
#2723534
b11010 &
b11010 %
#2723538
b1101 &
b1101 %
#2723542
b101000 &
b101000 %
#2723546
b10100 &
b10100 %
#2723550
b1010 &
b1010 %
#2723554
b101 &
b101 %
#2723558
b10000 &
b10000 %
#2723562
b1000 &
b1000 %
#2723566
b100 &
b100 %
#2723570
b10 &
b10 %
#2723574
b1 &
1#
b1 %
#2723578
b0 &
b0 %
0#
0$
#4500012
