// SPDX-License-Identifier: GPL-2.0
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/milbeaut,m10v-clock.h>
#include "milbeaut-m10v-gpio.h"
//#define MPCORE

/ {
	compatible = "socionext,sc2000a";
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;


	timer { /* The Generic Timer */
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 14
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 11
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
			<GIC_PPI 10
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
		clock-frequency = <40000000>;
		always-on;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		interrupt-parent = <&gic>;

		gic: interrupt-controller@1d001000 {
			compatible = "arm,cortex-a7-gic";
			interrupt-controller;
			#interrupt-cells = <3>;
			reg = <0x1d001000 0x1000>,
			      <0x1d002000 0x1000>; /* CPU I/f base and size */
			black-list = < >;
		};

		clk: m10v-clock-ctrl@1d021000 {
			compatible = "socionext,milbeaut-m10v-ccu";
			#clock-cells = <1>;
			reg = <0x1d021000 0x1000>;
			clocks = <&uclk40xi>;
		};

		timer@1e000050 { /* 32-bit Reload Timers */
			compatible = "socionext,milbeaut-timer";
			reg = <0x1e000050 0x20>;
			interrupts = <0 91 4>;
			clocks = <&clk M10V_RCLK_ID>;
		};

		uart1: serial@1e700010 { /* PE4, PE5 */
			/* Enable this as ttyUSI0 */
			compatible = "socionext,milbeaut-usio-uart";
			reg = <0x1e700010 0x10>;
			interrupts = <0 141 0x4>, <0 149 0x4>;
			interrupt-names = "rx", "tx";
			clocks = <&clk M10V_HCLK_ID>;
		};

#define NO_EXIU
		pinctrl: pinctrl@1d022000 {
			compatible = "socionext,milbeaut-m10v-pinctrl";
#ifdef NO_EXIU
			reg = <0x1d022000 0x1000>;
			reg-names = "pinctrl";
#else
			reg = <0x1d022000 0x1000>,
				<0x1c26f000 0x1000>;
			reg-names = "pinctrl", "exiu";
#endif
			blacklist = < >;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			clocks = <&clk M10V_RCLK_ID>;

			usio1pins: usio1pins {
				pins = "PE4", "PE5", "P87";
				function = "usio1";
			};
		};

		reset: resetcon@1b110000 {
			compatible = "socionext,milbeaut-m10v-reset";
			reg = <0x1b110000 0x10>, <0x1b110040 0x240>;
			#reset-cells = <1>;
		};

		usb30: usb30@19c00000 {
			compatible = "socionext,f_usb30dr_fp_m10v";
			#address-cells	= <1>;
			#size-cells	= <1>;
			ranges;
			resets = <&reset 5>, <&reset 6>;
			reset-names = "reset", "hif";
			dwc3: dwc3@19c00000 {
				compatible = "snps,dwc3";
				reg = <0x19c00000 0x100000>;
				interrupts = <0 264 0x4>;
				clocks = <&clk M10V_USB3CLK_ID>, <&dummy_clk>, <&dummy_clk>;
				clock-names = "ref", "bus_early", "suspend";
				snps,has-lpm-erratum = <1>;
				dr_mode = "peripheral";	/* or host */
				/* dr_mode = "host";*/
			};
		};

		hdmac1: hdmac@1e110000 {
			compatible = "socionext,milbeaut-m10v-hdmac";
			reg = <0x1e110000 0x10000>;
			interrupts = <0 132 4>,
				<0 133 4>,
				<0 134 4>,
				<0 135 4>,
				<0 136 4>,
				<0 137 4>,
				<0 138 4>,
				<0 139 4>;
			#dma-cells = <1>;
			priority-rotate;
			clocks = <&dummy_clk>;
		};

		sni_spi1: spi@1e800100 {
			compatible = "socionext,milbeaut-spi";
			clocks = <&clk M10V_SPICLK_ID>;
			interrupts = <0 157 4>;
			reg = <0x1e800100 0x100>;
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&hdmac1 22>, <&hdmac1 21>;
			dma-names = "tx", "rx";
			fifo_size = <64>;
			cs-nums = <2>;
			dma_mode = <1>;

			spi0@0 {
				compatible = "socionext,milbeaut-spidev";
				reg = <0>;
				spi-max-frequency = <10000000>;
				ssout-cont = <2>;
				ss = <0>;
			};

			spi1@1 {
				compatible = "socionext,milbeaut-spidev";
				reg = <1>;
				spi-max-frequency = <10000000>;
				ssout-cont = <3>;
				ss = <1>;
			};

		};

		timer64: timer64@1e000100 {
			compatible = "socionext,milbeaut-timer64";
			reg = <0x1e000100 0x308>;
			clocks = <&clk M10V_RCLK_ID>;/* TODO: should be set GYROCLK */
			clock-names = "base";
			dmas = <&hdmac1 27>;
			dma-names = "rx";
		};

		sdhci3: mmc@1b010000 {
			compatible = "socionext,milbeaut-m10v-sdhci-3.0";
			reg = <0x1b010000 0x10000>;
			interrupts = <0 265 0x4>;
			voltage-ranges = <3300 3300>;
			bus-width = <4>;
			clocks = <&clk M10V_UHS1CLK2_ID>, <&dummy_clk>;
			clock-names = "core", "iface";
			cap-sdio-irq;
			fujitsu,cmd-dat-delay-select;
		};

		sdhci2: mmc@19130000 {
			compatible = "socionext,milbeaut-m10v-sdhci-4.0";
			reg = <0x1b020000 0x10000>, <0x19130200 0x200>,  <0x19130000 0x200>;
			reg-names = "uhs1", "uhs2", "uhs2_sn" ;
			interrupts = <0 268 0x4>, <0 271 0x4>;
			interrupt-names = "uhs1", "uhs2";
			voltage-ranges = <3300 3300>;
			bus-width = <4>;
			clocks = <&clk M10V_UHS2CLK_ID>, <&dummy_clk>;
			clock-names = "core", "iface";
			cap-sdio-irq;
			sd40_enable;
			uhs2-power-limit = <4>;
			fujitsu,cmd-dat-delay-select;
		};

		sdhci1: mmc@1b000000 { /* CH1 UHS-I/WiFi CN6 */
			compatible = "socionext,milbeaut-m10v-sdhci-3.0";
			reg = <0x1b000000 0x10000>;
			interrupts = <0 273 0x4>;
			bus-width = <4>;
			max-frequency = <208000000>;
			clocks = <&clk M10V_UHS1CLK0_ID>, <&dummy_clk>;
			clock-names = "core", "iface";
		};

		exstop_int: exsint@1b110f00 {
			compatible = "socionext,exsint-m10v";
			#address-cells  = <1>;
			#size-cells = <1>;
			reg = <0x1b110f00 0x4>, <0x1b110014 0x4>;
			ret-names = "intstat", "intmsk";
			interrupts = <0 281 0x4>;
		};

	};

#if 0
	sram@0 {
		compatible = "mmio-sram";
		reg = <0x0 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x10000>;
		smp-sram@f100 {
			compatible = "socionext,milbeaut-smp-sram";
			reg = <0xf100 0x20>;
		};
	};
#endif

	snrtos_ipcu00: snrtos0@0 {
		compatible = "socionext,ipcu-device";
		reg = <0x1c251000 0x1000>;
	};

	snrtos_ipcu10: snrtos1@0 {
		compatible = "socionext,ipcu-device";
		reg = <0x1c252000 0x1000>;
	};
	gpio-leds {
		compatible = "gpio-leds";

		/* These leds are controlled by M0, use it only for debug */
/*		led10 {
			label = "led10";
			gpios = <&pinctrl_m0 MLB01_PIN(2,4) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
		led11 {
			label = "led11";
			gpios = <&pinctrl_m0 MLB01_PIN(2,5) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
		led12 {
			label = "led12";
			gpios = <&pinctrl_m0 MLB01_PIN(2,6) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
		led13 {
			label = "led13";
			gpios = <&pinctrl_m0 MLB01_PIN(2,7) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
*/

		led_dumy1 {
			label = "led_dumy1";
			gpios = <&pinctrl MLB01_PIN(F,4) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
		led_dumy2 {
			label = "led_dumy2";
			gpios = <&pinctrl MLB01_PIN(F,3) GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "off";
		};
	};
	pcie0: pcie@19150000 {
		status = "disable";
		compatible = "socionext,mlb01-pcie";
		reg = <0x19150000 0x10000>, <0x197F0000 0x10000>, <0x1B111000 0x1000>;
		reg-names = "ctrlreg", "config", "exsreg";
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		ranges = <0x81000000 0x00000000 0x00000000 0x197E0000 0x00000000 0x00010000
				  0x82000000 0x00000000 0x19400000 0x19400000 0x00000000 0x003E0000>;
		num-lanes = <2>;
		#interrupt-cells = <1>;
		interrupts = <0 243 4>, <0 245 4>;
	};
};
