cscope 15 D:\My Files\AA\TEKNIK ELEKTRO\TA\cobalagi"               0000978158
	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST1521~1.H

30 #ide
__STM32F10x_USART_H


31 
	#__STM32F10x_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
USART_BaudRe
;

63 
ut16_t
 
USART_WdLgth
;

66 
ut16_t
 
USART_StBs
;

69 
ut16_t
 
USART_Py
;

76 
ut16_t
 
USART_Mode
;

79 
ut16_t
 
USART_HdweFlowCڌ
;

82 } 
	tUSART_InTyDef
;

91 
ut16_t
 
USART_Clock
;

94 
ut16_t
 
USART_CPOL
;

97 
ut16_t
 
USART_CPHA
;

100 
ut16_t
 
USART_LaB
;

103 } 
	tUSART_ClockInTyDef
;

113 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

114 ((
PERIPH
=
USART2
) || \

115 ((
PERIPH
=
USART3
) || \

116 ((
PERIPH
=
UART4
) || \

117 ((
PERIPH
=
UART5
))

	)

119 
	#IS_USART_123_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
))

	)

123 
	#IS_USART_1234_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

124 ((
PERIPH
=
USART2
) || \

125 ((
PERIPH
=
USART3
) || \

126 ((
PERIPH
=
UART4
))

	)

131 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

132 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

134 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

135 ((
LENGTH
=
USART_WdLgth_9b
))

	)

144 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

145 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

146 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

147 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

148 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

149 ((
STOPBITS
=
USART_StBs_0_5
) || \

150 ((
STOPBITS
=
USART_StBs_2
) || \

151 ((
STOPBITS
=
USART_StBs_1_5
))

	)

160 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

161 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

162 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

163 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

164 ((
PARITY
=
USART_Py_Ev
) || \

165 ((
PARITY
=
USART_Py_Odd
))

	)

174 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

175 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

176 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

184 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

185 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

186 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

187 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

188 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

189 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

190 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

191 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

192 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

200 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

201 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

202 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

203 ((
CLOCK
=
USART_Clock_Eb
))

	)

212 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

213 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

214 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

224 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

225 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

226 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

236 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

237 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

238 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

239 ((
LASTBIT
=
USART_LaB_Eb
))

	)

248 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

249 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

250 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

251 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

252 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

253 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

254 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

255 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

256 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

257 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

258 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

259 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

264 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

269 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

270 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

271 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

272 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

274 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

275 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

276 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

277 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

278 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

279 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

281 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

282 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

291 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

292 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

293 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

303 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

304 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

305 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

306 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

315 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

316 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

317 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

318 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

319 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

328 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

329 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

330 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

331 ((
MODE
=
USART_IrDAMode_Nm
))

	)

340 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

341 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

342 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

343 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

344 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

345 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

346 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

347 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

348 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

349 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

350 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

351 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

352 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

353 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

354 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

356 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

358 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x0044AA21))

	)

359 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

360 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

382 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

383 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

384 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

385 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

386 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

387 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

388 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

389 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

390 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

391 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

392 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

394 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

395 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

396 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

397 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

398 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

399 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

400 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

402 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

403 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

404 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

405 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

406 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

407 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

408 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

409 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

410 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

412 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST1ED0~1.H

30 #ide
__STM32F10x_I2C_H


31 
	#__STM32F10x_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
I2C_ClockSed
;

61 
ut16_t
 
I2C_Mode
;

64 
ut16_t
 
I2C_DutyCye
;

67 
ut16_t
 
I2C_OwnAddss1
;

70 
ut16_t
 
I2C_Ack
;

73 
ut16_t
 
I2C_AcknowdgedAddss
;

75 }
	tI2C_InTyDef
;

86 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

87 ((
PERIPH
=
I2C2
))

	)

92 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

93 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

94 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

95 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

96 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

97 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

106 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

107 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

108 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

109 ((
CYCLE
=
I2C_DutyCye_2
))

	)

118 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

119 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

120 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

121 ((
STATE
=
I2C_Ack_Dib
))

	)

130 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

131 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

132 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

133 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

142 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

143 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

144 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

145 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

154 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

155 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

156 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

157 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

158 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

159 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

160 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

161 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

162 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

163 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

164 ((
REGISTER
=
I2C_Regi_CR2
) || \

165 ((
REGISTER
=
I2C_Regi_OAR1
) || \

166 ((
REGISTER
=
I2C_Regi_OAR2
) || \

167 ((
REGISTER
=
I2C_Regi_DR
) || \

168 ((
REGISTER
=
I2C_Regi_SR1
) || \

169 ((
REGISTER
=
I2C_Regi_SR2
) || \

170 ((
REGISTER
=
I2C_Regi_CCR
) || \

171 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

180 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

181 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

182 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

183 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

192 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

193 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

194 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

195 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

204 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

205 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

206 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

207 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

216 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

217 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

218 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

219 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

228 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

229 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

230 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

231 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

232 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

233 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

234 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

235 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

236 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

237 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

238 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

239 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

240 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

241 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

243 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

245 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

246 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

247 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

248 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

249 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

250 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

251 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

264 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

265 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

266 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

267 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

268 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

269 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

270 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

276 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

277 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

278 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

279 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

280 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

281 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

282 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

283 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

284 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

285 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

286 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

287 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

288 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

289 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

291 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

293 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

294 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

295 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

296 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

297 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

298 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

299 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

300 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

301 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

302 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

303 ((
FLAG
=
I2C_FLAG_SB
))

	)

325 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

353 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

354 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

356 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

389 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

393 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

395 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

430 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

431 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

434 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

435 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

438 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

469 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

471 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

475 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

476 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

478 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

482 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

483 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

484 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

486 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

487 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

488 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

489 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

490 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

491 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

492 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

493 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

494 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

495 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

496 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

497 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

498 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

499 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

500 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

510 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

519 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

540 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

541 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

542 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

543 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

544 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

545 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

546 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

547 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

548 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

549 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

550 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

551 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

553 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

554 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

555 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

556 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

557 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

559 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

560 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

561 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

562 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

564 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

565 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

566 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

651 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

657 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

663 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

669 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

670 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

671 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

673 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST2944~1.H

30 #ide
__STM32F10x_GPIO_H


31 
	#__STM32F10x_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

52 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

53 ((
PERIPH
=
GPIOB
) || \

54 ((
PERIPH
=
GPIOC
) || \

55 ((
PERIPH
=
GPIOD
) || \

56 ((
PERIPH
=
GPIOE
) || \

57 ((
PERIPH
=
GPIOF
) || \

58 ((
PERIPH
=
GPIOG
))

	)

66 
GPIO_Sed_10MHz
 = 1,

67 
GPIO_Sed_2MHz
,

68 
GPIO_Sed_50MHz


69 }
	tGPIOSed_TyDef
;

70 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_10MHz
|| ((SPEED=
GPIO_Sed_2MHz
) || \

71 ((
SPEED
=
GPIO_Sed_50MHz
))

	)

78 { 
GPIO_Mode_AIN
 = 0x0,

79 
GPIO_Mode_IN_FLOATING
 = 0x04,

80 
GPIO_Mode_IPD
 = 0x28,

81 
GPIO_Mode_IPU
 = 0x48,

82 
GPIO_Mode_Out_OD
 = 0x14,

83 
GPIO_Mode_Out_PP
 = 0x10,

84 
GPIO_Mode_AF_OD
 = 0x1C,

85 
GPIO_Mode_AF_PP
 = 0x18

86 }
	tGPIOMode_TyDef
;

88 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_AIN
|| ((MODE=
GPIO_Mode_IN_FLOATING
) || \

89 ((
MODE
=
GPIO_Mode_IPD
|| ((MODE=
GPIO_Mode_IPU
) || \

90 ((
MODE
=
GPIO_Mode_Out_OD
|| ((MODE=
GPIO_Mode_Out_PP
) || \

91 ((
MODE
=
GPIO_Mode_AF_OD
|| ((MODE=
GPIO_Mode_AF_PP
))

	)

99 
ut16_t
 
GPIO_P
;

102 
GPIOSed_TyDef
 
GPIO_Sed
;

105 
GPIOMode_TyDef
 
GPIO_Mode
;

107 }
	tGPIO_InTyDef
;

115 { 
B_RESET
 = 0,

116 
B_SET


117 }
	tBAi
;

119 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

133 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

134 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

135 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

136 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

137 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

138 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

139 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

140 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

141 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

142 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

143 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

144 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

145 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

146 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

147 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

148 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

149 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

151 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
ut16_t
)0x00=0x00&& ((PIN!(ut16_t)0x00))

	)

153 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

154 ((
PIN
=
GPIO_P_1
) || \

155 ((
PIN
=
GPIO_P_2
) || \

156 ((
PIN
=
GPIO_P_3
) || \

157 ((
PIN
=
GPIO_P_4
) || \

158 ((
PIN
=
GPIO_P_5
) || \

159 ((
PIN
=
GPIO_P_6
) || \

160 ((
PIN
=
GPIO_P_7
) || \

161 ((
PIN
=
GPIO_P_8
) || \

162 ((
PIN
=
GPIO_P_9
) || \

163 ((
PIN
=
GPIO_P_10
) || \

164 ((
PIN
=
GPIO_P_11
) || \

165 ((
PIN
=
GPIO_P_12
) || \

166 ((
PIN
=
GPIO_P_13
) || \

167 ((
PIN
=
GPIO_P_14
) || \

168 ((
PIN
=
GPIO_P_15
))

	)

178 
	#GPIO_Rem_SPI1
 ((
ut32_t
)0x00000001

	)

179 
	#GPIO_Rem_I2C1
 ((
ut32_t
)0x00000002

	)

180 
	#GPIO_Rem_USART1
 ((
ut32_t
)0x00000004

	)

181 
	#GPIO_Rem_USART2
 ((
ut32_t
)0x00000008

	)

182 
	#GPIO_PtlRem_USART3
 ((
ut32_t
)0x00140010

	)

183 
	#GPIO_FuRem_USART3
 ((
ut32_t
)0x00140030

	)

184 
	#GPIO_PtlRem_TIM1
 ((
ut32_t
)0x00160040

	)

185 
	#GPIO_FuRem_TIM1
 ((
ut32_t
)0x001600C0

	)

186 
	#GPIO_PtlRem1_TIM2
 ((
ut32_t
)0x00180100

	)

187 
	#GPIO_PtlRem2_TIM2
 ((
ut32_t
)0x00180200

	)

188 
	#GPIO_FuRem_TIM2
 ((
ut32_t
)0x00180300

	)

189 
	#GPIO_PtlRem_TIM3
 ((
ut32_t
)0x001A0800

	)

190 
	#GPIO_FuRem_TIM3
 ((
ut32_t
)0x001A0C00

	)

191 
	#GPIO_Rem_TIM4
 ((
ut32_t
)0x00001000

	)

192 
	#GPIO_Rem1_CAN1
 ((
ut32_t
)0x001D4000

	)

193 
	#GPIO_Rem2_CAN1
 ((
ut32_t
)0x001D6000

	)

194 
	#GPIO_Rem_PD01
 ((
ut32_t
)0x00008000

	)

195 
	#GPIO_Rem_TIM5CH4_LSI
 ((
ut32_t
)0x00200001

	)

196 
	#GPIO_Rem_ADC1_ETRGINJ
 ((
ut32_t
)0x00200002

	)

197 
	#GPIO_Rem_ADC1_ETRGREG
 ((
ut32_t
)0x00200004

	)

198 
	#GPIO_Rem_ADC2_ETRGINJ
 ((
ut32_t
)0x00200008

	)

199 
	#GPIO_Rem_ADC2_ETRGREG
 ((
ut32_t
)0x00200010

	)

200 
	#GPIO_Rem_ETH
 ((
ut32_t
)0x00200020

	)

201 
	#GPIO_Rem_CAN2
 ((
ut32_t
)0x00200040

	)

202 
	#GPIO_Rem_SWJ_NoJTRST
 ((
ut32_t
)0x00300100

	)

203 
	#GPIO_Rem_SWJ_JTAGDib
 ((
ut32_t
)0x00300200

	)

204 
	#GPIO_Rem_SWJ_Dib
 ((
ut32_t
)0x00300400

	)

205 
	#GPIO_Rem_SPI3
 ((
ut32_t
)0x00201100

	)

206 
	#GPIO_Rem_TIM2ITR1_PTP_SOF
 ((
ut32_t
)0x00202000

	)

209 
	#GPIO_Rem_PTP_PPS
 ((
ut32_t
)0x00204000

	)

211 
	#GPIO_Rem_TIM15
 ((
ut32_t
)0x80000001

	)

212 
	#GPIO_Rem_TIM16
 ((
ut32_t
)0x80000002

	)

213 
	#GPIO_Rem_TIM17
 ((
ut32_t
)0x80000004

	)

214 
	#GPIO_Rem_CEC
 ((
ut32_t
)0x80000008

	)

215 
	#GPIO_Rem_TIM1_DMA
 ((
ut32_t
)0x80000010

	)

217 
	#GPIO_Rem_TIM9
 ((
ut32_t
)0x80000020

	)

218 
	#GPIO_Rem_TIM10
 ((
ut32_t
)0x80000040

	)

219 
	#GPIO_Rem_TIM11
 ((
ut32_t
)0x80000080

	)

220 
	#GPIO_Rem_TIM13
 ((
ut32_t
)0x80000100

	)

221 
	#GPIO_Rem_TIM14
 ((
ut32_t
)0x80000200

	)

222 
	#GPIO_Rem_FSMC_NADV
 ((
ut32_t
)0x80000400

	)

224 
	#GPIO_Rem_TIM67_DAC_DMA
 ((
ut32_t
)0x80000800

	)

225 
	#GPIO_Rem_TIM12
 ((
ut32_t
)0x80001000

	)

226 
	#GPIO_Rem_MISC
 ((
ut32_t
)0x80002000

	)

229 
	#IS_GPIO_REMAP
(
REMAP
(((REMAP=
GPIO_Rem_SPI1
|| ((REMAP=
GPIO_Rem_I2C1
) || \

230 ((
REMAP
=
GPIO_Rem_USART1
|| ((REMAP=
GPIO_Rem_USART2
) || \

231 ((
REMAP
=
GPIO_PtlRem_USART3
|| ((REMAP=
GPIO_FuRem_USART3
) || \

232 ((
REMAP
=
GPIO_PtlRem_TIM1
|| ((REMAP=
GPIO_FuRem_TIM1
) || \

233 ((
REMAP
=
GPIO_PtlRem1_TIM2
|| ((REMAP=
GPIO_PtlRem2_TIM2
) || \

234 ((
REMAP
=
GPIO_FuRem_TIM2
|| ((REMAP=
GPIO_PtlRem_TIM3
) || \

235 ((
REMAP
=
GPIO_FuRem_TIM3
|| ((REMAP=
GPIO_Rem_TIM4
) || \

236 ((
REMAP
=
GPIO_Rem1_CAN1
|| ((REMAP=
GPIO_Rem2_CAN1
) || \

237 ((
REMAP
=
GPIO_Rem_PD01
|| ((REMAP=
GPIO_Rem_TIM5CH4_LSI
) || \

238 ((
REMAP
=
GPIO_Rem_ADC1_ETRGINJ
||((REMAP=
GPIO_Rem_ADC1_ETRGREG
) || \

239 ((
REMAP
=
GPIO_Rem_ADC2_ETRGINJ
||((REMAP=
GPIO_Rem_ADC2_ETRGREG
) || \

240 ((
REMAP
=
GPIO_Rem_ETH
||((REMAP=
GPIO_Rem_CAN2
) || \

241 ((
REMAP
=
GPIO_Rem_SWJ_NoJTRST
|| ((REMAP=
GPIO_Rem_SWJ_JTAGDib
) || \

242 ((
REMAP
=
GPIO_Rem_SWJ_Dib
)|| ((REMAP=
GPIO_Rem_SPI3
) || \

243 ((
REMAP
=
GPIO_Rem_TIM2ITR1_PTP_SOF
|| ((REMAP=
GPIO_Rem_PTP_PPS
) || \

244 ((
REMAP
=
GPIO_Rem_TIM15
|| ((REMAP=
GPIO_Rem_TIM16
) || \

245 ((
REMAP
=
GPIO_Rem_TIM17
|| ((REMAP=
GPIO_Rem_CEC
) || \

246 ((
REMAP
=
GPIO_Rem_TIM1_DMA
|| ((REMAP=
GPIO_Rem_TIM9
) || \

247 ((
REMAP
=
GPIO_Rem_TIM10
|| ((REMAP=
GPIO_Rem_TIM11
) || \

248 ((
REMAP
=
GPIO_Rem_TIM13
|| ((REMAP=
GPIO_Rem_TIM14
) || \

249 ((
REMAP
=
GPIO_Rem_FSMC_NADV
|| ((REMAP=
GPIO_Rem_TIM67_DAC_DMA
) || \

250 ((
REMAP
=
GPIO_Rem_TIM12
|| ((REMAP=
GPIO_Rem_MISC
))

	)

260 
	#GPIO_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

261 
	#GPIO_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

262 
	#GPIO_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

263 
	#GPIO_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

264 
	#GPIO_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

265 
	#GPIO_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

266 
	#GPIO_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

267 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

268 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

269 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

270 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

271 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
))

	)

273 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
) || \

274 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

275 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

276 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

277 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
) || \

278 ((
PORTSOURCE
=
GPIO_PtSourGPIOF
) || \

279 ((
PORTSOURCE
=
GPIO_PtSourGPIOG
))

	)

289 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

290 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

291 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

292 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

293 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

294 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

295 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

296 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

297 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

298 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

299 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

300 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

301 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

302 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

303 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

304 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

306 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

307 ((
PINSOURCE
=
GPIO_PSour1
) || \

308 ((
PINSOURCE
=
GPIO_PSour2
) || \

309 ((
PINSOURCE
=
GPIO_PSour3
) || \

310 ((
PINSOURCE
=
GPIO_PSour4
) || \

311 ((
PINSOURCE
=
GPIO_PSour5
) || \

312 ((
PINSOURCE
=
GPIO_PSour6
) || \

313 ((
PINSOURCE
=
GPIO_PSour7
) || \

314 ((
PINSOURCE
=
GPIO_PSour8
) || \

315 ((
PINSOURCE
=
GPIO_PSour9
) || \

316 ((
PINSOURCE
=
GPIO_PSour10
) || \

317 ((
PINSOURCE
=
GPIO_PSour11
) || \

318 ((
PINSOURCE
=
GPIO_PSour12
) || \

319 ((
PINSOURCE
=
GPIO_PSour13
) || \

320 ((
PINSOURCE
=
GPIO_PSour14
) || \

321 ((
PINSOURCE
=
GPIO_PSour15
))

	)

330 
	#GPIO_ETH_MedI_MII
 ((
u32
)0x00000000)

	)

331 
	#GPIO_ETH_MedI_RMII
 ((
u32
)0x00000001)

	)

333 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
GPIO_ETH_MedI_MII
) || \

334 ((
INTERFACE
=
GPIO_ETH_MedI_RMII
))

	)

355 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

356 
GPIO_AFIODeIn
();

357 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

358 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

359 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

360 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

361 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

362 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

363 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

364 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

365 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

366 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

367 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

368 
GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

369 
GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
);

370 
GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
);

371 
GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
);

372 
GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
);

374 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST301B~1.H

30 #ide
__STM32F10x_SPI_H


31 
	#__STM32F10x_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut16_t
 
SPI_Dei
;

61 
ut16_t
 
SPI_Mode
;

64 
ut16_t
 
SPI_DaSize
;

67 
ut16_t
 
SPI_CPOL
;

70 
ut16_t
 
SPI_CPHA
;

73 
ut16_t
 
SPI_NSS
;

77 
ut16_t
 
SPI_BaudRePsr
;

83 
ut16_t
 
SPI_FB
;

86 
ut16_t
 
SPI_CRCPynoml
;

87 }
	tSPI_InTyDef
;

96 
ut16_t
 
I2S_Mode
;

99 
ut16_t
 
I2S_Sndd
;

102 
ut16_t
 
I2S_DaFm
;

105 
ut16_t
 
I2S_MCLKOuut
;

108 
ut32_t
 
I2S_AudioFq
;

111 
ut16_t
 
I2S_CPOL
;

113 }
	tI2S_InTyDef
;

123 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

124 ((
PERIPH
=
SPI2
) || \

125 ((
PERIPH
=
SPI3
))

	)

127 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

128 ((
PERIPH
=
SPI3
))

	)

134 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

135 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

136 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

137 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

138 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

139 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

140 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

141 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

150 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

151 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

152 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

153 ((
MODE
=
SPI_Mode_Sve
))

	)

162 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

163 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

164 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

165 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

174 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

175 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

176 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

177 ((
CPOL
=
SPI_CPOL_High
))

	)

186 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

187 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

188 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

189 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

198 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

199 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

200 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

201 ((
NSS
=
SPI_NSS_Hd
))

	)

210 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

211 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

212 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

213 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

214 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

215 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

216 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

217 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

218 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

219 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

220 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

221 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

222 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

223 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

224 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

225 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

234 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

235 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

236 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

237 ((
BIT
=
SPI_FB_LSB
))

	)

246 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

247 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

248 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

249 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

250 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

251 ((
MODE
=
I2S_Mode_SveRx
) || \

252 ((
MODE
=
I2S_Mode_MaTx
) || \

253 ((
MODE
=
I2S_Mode_MaRx
)

	)

262 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

263 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

264 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

265 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

266 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

267 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

268 ((
STANDARD
=
I2S_Sndd_MSB
) || \

269 ((
STANDARD
=
I2S_Sndd_LSB
) || \

270 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

271 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

280 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

282 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

283 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

284 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

285 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

286 ((
FORMAT
=
I2S_DaFm_24b
) || \

287 ((
FORMAT
=
I2S_DaFm_32b
))

	)

296 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

297 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

298 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

299 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

308 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

309 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

310 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

311 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

312 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

313 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

314 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

315 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

316 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

317 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

319 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

320 ((
FREQ
<
I2S_AudioFq_192k
)) || \

321 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

330 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

331 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

332 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

333 ((
CPOL
=
I2S_CPOL_High
))

	)

342 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

343 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

344 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

353 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

354 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

355 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

356 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

365 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

366 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

367 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

376 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

377 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

378 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

379 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

388 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

389 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

390 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

391 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

392 ((
IT
=
SPI_I2S_IT_RXNE
) || \

393 ((
IT
=
SPI_I2S_IT_ERR
))

	)

394 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

395 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

396 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

397 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

398 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

399 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
) || \

400 ((
IT
=
I2S_IT_UDR
|| ((IT=
SPI_IT_CRCERR
) || \

401 ((
IT
=
SPI_IT_MODF
|| ((IT=
SPI_I2S_IT_OVR
))

	)

410 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

411 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

412 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

413 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

414 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

415 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

416 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

417 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

418 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

419 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

420 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

421 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

422 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
))

	)

431 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

452 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

453 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

454 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

455 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

456 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

457 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

458 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

459 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

460 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

461 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

462 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

463 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

464 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

465 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

466 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

467 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

468 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

469 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

470 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

471 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

472 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

473 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

474 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

476 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST4334~1.H

30 #ide
__STM32F10x_FSMC_H


31 
	#__STM32F10x_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
FSMC_AddssSupTime
;

63 
ut32_t
 
FSMC_AddssHdTime
;

68 
ut32_t
 
FSMC_DaSupTime
;

73 
ut32_t
 
FSMC_BusTuAroundDuti
;

78 
ut32_t
 
FSMC_CLKDivisi
;

82 
ut32_t
 
FSMC_DaLcy
;

90 
ut32_t
 
FSMC_AcssMode
;

92 }
	tFSMC_NORSRAMTimgInTyDef
;

100 
ut32_t
 
FSMC_Bk
;

103 
ut32_t
 
FSMC_DaAddssMux
;

107 
ut32_t
 
FSMC_MemyTy
;

111 
ut32_t
 
FSMC_MemyDaWidth
;

114 
ut32_t
 
FSMC_BurAcssMode
;

118 
ut32_t
 
FSMC_AsynchrousWa
;

122 
ut32_t
 
FSMC_WaSiglPެy
;

126 
ut32_t
 
FSMC_WpMode
;

130 
ut32_t
 
FSMC_WaSiglAive
;

135 
ut32_t
 
FSMC_WreOti
;

138 
ut32_t
 
FSMC_WaSigl
;

142 
ut32_t
 
FSMC_ExndedMode
;

145 
ut32_t
 
FSMC_WreBur
;

148 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

150 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

151 }
	tFSMC_NORSRAMInTyDef
;

159 
ut32_t
 
FSMC_SupTime
;

165 
ut32_t
 
FSMC_WaSupTime
;

171 
ut32_t
 
FSMC_HdSupTime
;

178 
ut32_t
 
FSMC_HiZSupTime
;

183 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FSMC_Bk
;

194 
ut32_t
 
FSMC_Wau
;

197 
ut32_t
 
FSMC_MemyDaWidth
;

200 
ut32_t
 
FSMC_ECC
;

203 
ut32_t
 
FSMC_ECCPageSize
;

206 
ut32_t
 
FSMC_TCLRSupTime
;

210 
ut32_t
 
FSMC_TARSupTime
;

214 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

216 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

217 }
	tFSMC_NANDInTyDef
;

225 
ut32_t
 
FSMC_Wau
;

228 
ut32_t
 
FSMC_TCLRSupTime
;

232 
ut32_t
 
FSMC_TARSupTime
;

237 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

239 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

241 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

242 }
	tFSMC_PCCARDInTyDef
;

255 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

256 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

257 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

258 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

266 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

267 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

275 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

280 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

281 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

282 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

283 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

285 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

286 ((
BANK
=
FSMC_Bk3_NAND
))

	)

288 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

289 ((
BANK
=
FSMC_Bk3_NAND
) || \

290 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

292 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

293 ((
BANK
=
FSMC_Bk3_NAND
) || \

294 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

304 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

305 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

306 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

307 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

317 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

318 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

319 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

320 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

321 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

322 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

332 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

333 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

334 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

335 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

345 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

347 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

348 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

356 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

358 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

359 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

369 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

370 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

371 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

372 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

382 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

383 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

384 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

385 ((
MODE
=
FSMC_WpMode_Eb
))

	)

395 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

396 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

397 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

398 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

408 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

410 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

411 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

421 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

422 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

423 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

424 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

433 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

434 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

436 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

437 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

447 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

448 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

449 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

450 ((
BURST
=
FSMC_WreBur_Eb
))

	)

459 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

469 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

479 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

489 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

499 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

509 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

519 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

520 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

521 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

522 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

523 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

524 ((
MODE
=
FSMC_AcssMode_B
) || \

525 ((
MODE
=
FSMC_AcssMode_C
) || \

526 ((
MODE
=
FSMC_AcssMode_D
))

	)

544 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

545 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

546 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

547 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

558 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

559 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

560 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

561 ((
STATE
=
FSMC_ECC_Eb
))

	)

571 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

572 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

573 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

574 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

575 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

576 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

577 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

578 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

579 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

580 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

581 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

582 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

592 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

602 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

612 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

622 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

632 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

642 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

652 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

653 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

654 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

655 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

656 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

657 ((
IT
=
FSMC_IT_Lev
) || \

658 ((
IT
=
FSMC_IT_FlgEdge
))

	)

667 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

668 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

669 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

670 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

671 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

672 ((
FLAG
=
FSMC_FLAG_Lev
) || \

673 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

674 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

676 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

702 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

703 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

704 
FSMC_PCCARDDeIn
();

705 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

706 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

707 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

708 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

709 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

710 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

711 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

712 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

713 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

714 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

715 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

716 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

717 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

718 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

719 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

720 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

722 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST5872~1.H

30 #ide
__STM32F10x_FLASH_H


31 
	#__STM32F10x_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
FLASH_BUSY
 = 1,

59 
FLASH_ERROR_PG
,

60 
FLASH_ERROR_WRP
,

61 
FLASH_COMPLETE
,

62 
FLASH_TIMEOUT


63 }
	tFLASH_Stus
;

77 
	#FLASH_Lcy_0
 ((
ut32_t
)0x00000000

	)

78 
	#FLASH_Lcy_1
 ((
ut32_t
)0x00000001

	)

79 
	#FLASH_Lcy_2
 ((
ut32_t
)0x00000002

	)

80 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

81 ((
LATENCY
=
FLASH_Lcy_1
) || \

82 ((
LATENCY
=
FLASH_Lcy_2
))

	)

91 
	#FLASH_HfCyeAcss_Eb
 ((
ut32_t
)0x00000008

	)

92 
	#FLASH_HfCyeAcss_Dib
 ((
ut32_t
)0x00000000

	)

93 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
(((STATE=
FLASH_HfCyeAcss_Eb
) || \

94 ((
STATE
=
FLASH_HfCyeAcss_Dib
))

	)

103 
	#FLASH_PtchBufr_Eb
 ((
ut32_t
)0x00000010

	)

104 
	#FLASH_PtchBufr_Dib
 ((
ut32_t
)0x00000000

	)

105 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
(((STATE=
FLASH_PtchBufr_Eb
) || \

106 ((
STATE
=
FLASH_PtchBufr_Dib
))

	)

116 
	#FLASH_WRPr_Pages0to3
 ((
ut32_t
)0x00000001

	)

117 
	#FLASH_WRPr_Pages4to7
 ((
ut32_t
)0x00000002

	)

118 
	#FLASH_WRPr_Pages8to11
 ((
ut32_t
)0x00000004

	)

119 
	#FLASH_WRPr_Pages12to15
 ((
ut32_t
)0x00000008

	)

120 
	#FLASH_WRPr_Pages16to19
 ((
ut32_t
)0x00000010

	)

121 
	#FLASH_WRPr_Pages20to23
 ((
ut32_t
)0x00000020

	)

122 
	#FLASH_WRPr_Pages24to27
 ((
ut32_t
)0x00000040

	)

123 
	#FLASH_WRPr_Pages28to31
 ((
ut32_t
)0x00000080

	)

126 
	#FLASH_WRPr_Pages32to35
 ((
ut32_t
)0x00000100

	)

127 
	#FLASH_WRPr_Pages36to39
 ((
ut32_t
)0x00000200

	)

128 
	#FLASH_WRPr_Pages40to43
 ((
ut32_t
)0x00000400

	)

129 
	#FLASH_WRPr_Pages44to47
 ((
ut32_t
)0x00000800

	)

130 
	#FLASH_WRPr_Pages48to51
 ((
ut32_t
)0x00001000

	)

131 
	#FLASH_WRPr_Pages52to55
 ((
ut32_t
)0x00002000

	)

132 
	#FLASH_WRPr_Pages56to59
 ((
ut32_t
)0x00004000

	)

133 
	#FLASH_WRPr_Pages60to63
 ((
ut32_t
)0x00008000

	)

134 
	#FLASH_WRPr_Pages64to67
 ((
ut32_t
)0x00010000

	)

135 
	#FLASH_WRPr_Pages68to71
 ((
ut32_t
)0x00020000

	)

136 
	#FLASH_WRPr_Pages72to75
 ((
ut32_t
)0x00040000

	)

137 
	#FLASH_WRPr_Pages76to79
 ((
ut32_t
)0x00080000

	)

138 
	#FLASH_WRPr_Pages80to83
 ((
ut32_t
)0x00100000

	)

139 
	#FLASH_WRPr_Pages84to87
 ((
ut32_t
)0x00200000

	)

140 
	#FLASH_WRPr_Pages88to91
 ((
ut32_t
)0x00400000

	)

141 
	#FLASH_WRPr_Pages92to95
 ((
ut32_t
)0x00800000

	)

142 
	#FLASH_WRPr_Pages96to99
 ((
ut32_t
)0x01000000

	)

143 
	#FLASH_WRPr_Pages100to103
 ((
ut32_t
)0x02000000

	)

144 
	#FLASH_WRPr_Pages104to107
 ((
ut32_t
)0x04000000

	)

145 
	#FLASH_WRPr_Pages108to111
 ((
ut32_t
)0x08000000

	)

146 
	#FLASH_WRPr_Pages112to115
 ((
ut32_t
)0x10000000

	)

147 
	#FLASH_WRPr_Pages116to119
 ((
ut32_t
)0x20000000

	)

148 
	#FLASH_WRPr_Pages120to123
 ((
ut32_t
)0x40000000

	)

149 
	#FLASH_WRPr_Pages124to127
 ((
ut32_t
)0x80000000

	)

152 
	#FLASH_WRPr_Pages0to1
 ((
ut32_t
)0x00000001

	)

154 
	#FLASH_WRPr_Pages2to3
 ((
ut32_t
)0x00000002

	)

156 
	#FLASH_WRPr_Pages4to5
 ((
ut32_t
)0x00000004

	)

158 
	#FLASH_WRPr_Pages6to7
 ((
ut32_t
)0x00000008

	)

160 
	#FLASH_WRPr_Pages8to9
 ((
ut32_t
)0x00000010

	)

162 
	#FLASH_WRPr_Pages10to11
 ((
ut32_t
)0x00000020

	)

164 
	#FLASH_WRPr_Pages12to13
 ((
ut32_t
)0x00000040

	)

166 
	#FLASH_WRPr_Pages14to15
 ((
ut32_t
)0x00000080

	)

168 
	#FLASH_WRPr_Pages16to17
 ((
ut32_t
)0x00000100

	)

170 
	#FLASH_WRPr_Pages18to19
 ((
ut32_t
)0x00000200

	)

172 
	#FLASH_WRPr_Pages20to21
 ((
ut32_t
)0x00000400

	)

174 
	#FLASH_WRPr_Pages22to23
 ((
ut32_t
)0x00000800

	)

176 
	#FLASH_WRPr_Pages24to25
 ((
ut32_t
)0x00001000

	)

178 
	#FLASH_WRPr_Pages26to27
 ((
ut32_t
)0x00002000

	)

180 
	#FLASH_WRPr_Pages28to29
 ((
ut32_t
)0x00004000

	)

182 
	#FLASH_WRPr_Pages30to31
 ((
ut32_t
)0x00008000

	)

184 
	#FLASH_WRPr_Pages32to33
 ((
ut32_t
)0x00010000

	)

186 
	#FLASH_WRPr_Pages34to35
 ((
ut32_t
)0x00020000

	)

188 
	#FLASH_WRPr_Pages36to37
 ((
ut32_t
)0x00040000

	)

190 
	#FLASH_WRPr_Pages38to39
 ((
ut32_t
)0x00080000

	)

192 
	#FLASH_WRPr_Pages40to41
 ((
ut32_t
)0x00100000

	)

194 
	#FLASH_WRPr_Pages42to43
 ((
ut32_t
)0x00200000

	)

196 
	#FLASH_WRPr_Pages44to45
 ((
ut32_t
)0x00400000

	)

198 
	#FLASH_WRPr_Pages46to47
 ((
ut32_t
)0x00800000

	)

200 
	#FLASH_WRPr_Pages48to49
 ((
ut32_t
)0x01000000

	)

202 
	#FLASH_WRPr_Pages50to51
 ((
ut32_t
)0x02000000

	)

204 
	#FLASH_WRPr_Pages52to53
 ((
ut32_t
)0x04000000

	)

206 
	#FLASH_WRPr_Pages54to55
 ((
ut32_t
)0x08000000

	)

208 
	#FLASH_WRPr_Pages56to57
 ((
ut32_t
)0x10000000

	)

210 
	#FLASH_WRPr_Pages58to59
 ((
ut32_t
)0x20000000

	)

212 
	#FLASH_WRPr_Pages60to61
 ((
ut32_t
)0x40000000

	)

214 
	#FLASH_WRPr_Pages62to127
 ((
ut32_t
)0x80000000

	)

215 
	#FLASH_WRPr_Pages62to255
 ((
ut32_t
)0x80000000

	)

216 
	#FLASH_WRPr_Pages62to511
 ((
ut32_t
)0x80000000

	)

218 
	#FLASH_WRPr_APages
 ((
ut32_t
)0xFFFFFFFF

	)

220 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
(((PAGE!0x00000000))

	)

222 
	#IS_FLASH_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS< 0x080FFFFF))

	)

224 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

234 
	#OB_IWDG_SW
 ((
ut16_t
)0x0001

	)

235 
	#OB_IWDG_HW
 ((
ut16_t
)0x0000

	)

236 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

246 
	#OB_STOP_NoRST
 ((
ut16_t
)0x0002

	)

247 
	#OB_STOP_RST
 ((
ut16_t
)0x0000

	)

248 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

258 
	#OB_STDBY_NoRST
 ((
ut16_t
)0x0004

	)

259 
	#OB_STDBY_RST
 ((
ut16_t
)0x0000

	)

260 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

262 #ifde
STM32F10X_XL


269 
	#FLASH_BOOT_Bk1
 ((
ut16_t
)0x0000

	)

271 
	#FLASH_BOOT_Bk2
 ((
ut16_t
)0x0001

	)

274 
	#IS_FLASH_BOOT
(
BOOT
(((BOOT=
FLASH_BOOT_Bk1
|| ((BOOT=
FLASH_BOOT_Bk2
))

	)

282 #ifde
STM32F10X_XL


283 
	#FLASH_IT_BANK2_ERROR
 ((
ut32_t
)0x80000400

	)

284 
	#FLASH_IT_BANK2_EOP
 ((
ut32_t
)0x80001000

	)

286 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

287 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

289 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

290 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

291 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0x7FFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

293 
	#FLASH_IT_ERROR
 ((
ut32_t
)0x00000400

	)

294 
	#FLASH_IT_EOP
 ((
ut32_t
)0x00001000

	)

295 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

296 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

298 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

308 #ifde
STM32F10X_XL


309 
	#FLASH_FLAG_BANK2_BSY
 ((
ut32_t
)0x80000001

	)

310 
	#FLASH_FLAG_BANK2_EOP
 ((
ut32_t
)0x80000020

	)

311 
	#FLASH_FLAG_BANK2_PGERR
 ((
ut32_t
)0x80000004

	)

312 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ut32_t
)0x80000010

	)

314 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

315 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

316 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

317 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

319 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

320 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

321 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

322 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

323 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

325 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0x7FFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

326 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

327 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

328 ((
FLAG
=
FLASH_FLAG_OPTERR
)|| \

329 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

330 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

331 ((
FLAG
=
FLASH_FLAG_BANK2_BSY
|| ((FLAG=
FLASH_FLAG_BANK2_EOP
) || \

332 ((
FLAG
=
FLASH_FLAG_BANK2_PGERR
|| ((FLAG=
FLASH_FLAG_BANK2_WRPRTERR
))

	)

334 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00000001

	)

335 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000020

	)

336 
	#FLASH_FLAG_PGERR
 ((
ut32_t
)0x00000004

	)

337 
	#FLASH_FLAG_WRPRTERR
 ((
ut32_t
)0x00000010

	)

338 
	#FLASH_FLAG_OPTERR
 ((
ut32_t
)0x00000001

	)

340 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

341 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

342 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

343 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

345 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

346 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
) || \

347 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

348 ((
FLAG
=
FLASH_FLAG_BANK1_BSY
|| ((FLAG=
FLASH_FLAG_BANK1_EOP
) || \

349 ((
FLAG
=
FLASH_FLAG_BANK1_PGERR
|| ((FLAG=
FLASH_FLAG_BANK1_WRPRTERR
) || \

350 ((
FLAG
=
FLASH_FLAG_OPTERR
))

	)

374 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

375 
FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
);

376 
FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
);

377 
FLASH_Uock
();

378 
FLASH_Lock
();

379 
FLASH_Stus
 
FLASH_EPage
(
ut32_t
 
Page_Addss
);

380 
FLASH_Stus
 
FLASH_EAPages
();

381 
FLASH_Stus
 
FLASH_EOiBys
();

382 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

383 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

384 
FLASH_Stus
 
FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

385 
FLASH_Stus
 
FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
);

386 
FLASH_Stus
 
FLASH_RdOutPrei
(
FuniڮS
 
NewS
);

387 
FLASH_Stus
 
FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
);

388 
ut32_t
 
FLASH_GUrOiBy
();

389 
ut32_t
 
FLASH_GWrePreiOiBy
();

390 
FgStus
 
FLASH_GRdOutPreiStus
();

391 
FgStus
 
FLASH_GPtchBufrStus
();

392 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

393 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

394 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

395 
FLASH_Stus
 
FLASH_GStus
();

396 
FLASH_Stus
 
FLASH_WaFLaOti
(
ut32_t
 
Timeout
);

399 
FLASH_UockBk1
();

400 
FLASH_LockBk1
();

401 
FLASH_Stus
 
FLASH_EABk1Pages
();

402 
FLASH_Stus
 
FLASH_GBk1Stus
();

403 
FLASH_Stus
 
FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
);

405 #ifde
STM32F10X_XL


407 
FLASH_UockBk2
();

408 
FLASH_LockBk2
();

409 
FLASH_Stus
 
FLASH_EABk2Pages
();

410 
FLASH_Stus
 
FLASH_GBk2Stus
();

411 
FLASH_Stus
 
FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
);

412 
FLASH_Stus
 
FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
);

415 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST7315~1.H

30 #ide
__STM32F10x_RTC_H


31 
	#__STM32F10x_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

64 
	#RTC_IT_OW
 ((
ut16_t
)0x0004

	)

65 
	#RTC_IT_ALR
 ((
ut16_t
)0x0002

	)

66 
	#RTC_IT_SEC
 ((
ut16_t
)0x0001

	)

67 
	#IS_RTC_IT
(
IT
((((IT& (
ut16_t
)0xFFF8=0x00&& ((IT!0x00))

	)

68 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_OW
|| ((IT=
RTC_IT_ALR
) || \

69 ((
IT
=
RTC_IT_SEC
))

	)

78 
	#RTC_FLAG_RTOFF
 ((
ut16_t
)0x0020

	)

79 
	#RTC_FLAG_RSF
 ((
ut16_t
)0x0008

	)

80 
	#RTC_FLAG_OW
 ((
ut16_t
)0x0004

	)

81 
	#RTC_FLAG_ALR
 ((
ut16_t
)0x0002

	)

82 
	#RTC_FLAG_SEC
 ((
ut16_t
)0x0001

	)

83 
	#IS_RTC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFF0=0x00&& ((FLAG!0x00))

	)

84 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_RTOFF
|| ((FLAG=
RTC_FLAG_RSF
) || \

85 ((
FLAG
=
RTC_FLAG_OW
|| ((FLAG=
RTC_FLAG_ALR
) || \

86 ((
FLAG
=
RTC_FLAG_SEC
))

	)

87 
	#IS_RTC_PRESCALER
(
PRESCALER
((PRESCALER<0xFFFFF)

	)

109 
RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

110 
RTC_ECfigMode
();

111 
RTC_ExCfigMode
();

112 
ut32_t
 
RTC_GCou
();

113 
RTC_SCou
(
ut32_t
 
CouVue
);

114 
RTC_SPsr
(
ut32_t
 
PsrVue
);

115 
RTC_SArm
(
ut32_t
 
ArmVue
);

116 
ut32_t
 
RTC_GDivid
();

117 
RTC_WaFLaTask
();

118 
RTC_WaFSynchro
();

119 
FgStus
 
RTC_GFgStus
(
ut16_t
 
RTC_FLAG
);

120 
RTC_CˬFg
(
ut16_t
 
RTC_FLAG
);

121 
ITStus
 
RTC_GITStus
(
ut16_t
 
RTC_IT
);

122 
RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
);

124 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST7C3E~1.H

30 #ide
__STM32F10x_DMA_H


31 
	#__STM32F10x_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
DMA_PhBaAddr
;

60 
ut32_t
 
DMA_MemyBaAddr
;

62 
ut32_t
 
DMA_DIR
;

65 
ut32_t
 
DMA_BufrSize
;

69 
ut32_t
 
DMA_PhInc
;

72 
ut32_t
 
DMA_MemyInc
;

75 
ut32_t
 
DMA_PhDaSize
;

78 
ut32_t
 
DMA_MemyDaSize
;

81 
ut32_t
 
DMA_Mode
;

86 
ut32_t
 
DMA_Priܙy
;

89 
ut32_t
 
DMA_M2M
;

91 }
	tDMA_InTyDef
;

101 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Chl1
) || \

102 ((
PERIPH
=
DMA1_Chl2
) || \

103 ((
PERIPH
=
DMA1_Chl3
) || \

104 ((
PERIPH
=
DMA1_Chl4
) || \

105 ((
PERIPH
=
DMA1_Chl5
) || \

106 ((
PERIPH
=
DMA1_Chl6
) || \

107 ((
PERIPH
=
DMA1_Chl7
) || \

108 ((
PERIPH
=
DMA2_Chl1
) || \

109 ((
PERIPH
=
DMA2_Chl2
) || \

110 ((
PERIPH
=
DMA2_Chl3
) || \

111 ((
PERIPH
=
DMA2_Chl4
) || \

112 ((
PERIPH
=
DMA2_Chl5
))

	)

118 
	#DMA_DIR_PhDST
 ((
ut32_t
)0x00000010)

	)

119 
	#DMA_DIR_PhSRC
 ((
ut32_t
)0x00000000)

	)

120 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhDST
) || \

121 ((
DIR
=
DMA_DIR_PhSRC
))

	)

130 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000040)

	)

131 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

132 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

133 ((
STATE
=
DMA_PhInc_Dib
))

	)

142 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000080)

	)

143 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

144 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

145 ((
STATE
=
DMA_MemyInc_Dib
))

	)

154 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

155 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000100)

	)

156 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00000200)

	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

158 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

159 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

168 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

169 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00000400)

	)

170 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00000800)

	)

171 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

172 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

173 ((
SIZE
=
DMA_MemyDaSize_Wd
))

	)

182 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000020)

	)

183 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

184 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Ccur
|| ((MODE=
DMA_Mode_Nm
))

	)

193 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00003000)

	)

194 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00002000)

	)

195 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00001000)

	)

196 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

197 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
) || \

198 ((
PRIORITY
=
DMA_Priܙy_High
) || \

199 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

200 ((
PRIORITY
=
DMA_Priܙy_Low
))

	)

209 
	#DMA_M2M_Eb
 ((
ut32_t
)0x00004000)

	)

210 
	#DMA_M2M_Dib
 ((
ut32_t
)0x00000000)

	)

211 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Eb
|| ((STATE=
DMA_M2M_Dib
))

	)

221 
	#DMA_IT_TC
 ((
ut32_t
)0x00000002)

	)

222 
	#DMA_IT_HT
 ((
ut32_t
)0x00000004)

	)

223 
	#DMA_IT_TE
 ((
ut32_t
)0x00000008)

	)

224 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

226 
	#DMA1_IT_GL1
 ((
ut32_t
)0x00000001)

	)

227 
	#DMA1_IT_TC1
 ((
ut32_t
)0x00000002)

	)

228 
	#DMA1_IT_HT1
 ((
ut32_t
)0x00000004)

	)

229 
	#DMA1_IT_TE1
 ((
ut32_t
)0x00000008)

	)

230 
	#DMA1_IT_GL2
 ((
ut32_t
)0x00000010)

	)

231 
	#DMA1_IT_TC2
 ((
ut32_t
)0x00000020)

	)

232 
	#DMA1_IT_HT2
 ((
ut32_t
)0x00000040)

	)

233 
	#DMA1_IT_TE2
 ((
ut32_t
)0x00000080)

	)

234 
	#DMA1_IT_GL3
 ((
ut32_t
)0x00000100)

	)

235 
	#DMA1_IT_TC3
 ((
ut32_t
)0x00000200)

	)

236 
	#DMA1_IT_HT3
 ((
ut32_t
)0x00000400)

	)

237 
	#DMA1_IT_TE3
 ((
ut32_t
)0x00000800)

	)

238 
	#DMA1_IT_GL4
 ((
ut32_t
)0x00001000)

	)

239 
	#DMA1_IT_TC4
 ((
ut32_t
)0x00002000)

	)

240 
	#DMA1_IT_HT4
 ((
ut32_t
)0x00004000)

	)

241 
	#DMA1_IT_TE4
 ((
ut32_t
)0x00008000)

	)

242 
	#DMA1_IT_GL5
 ((
ut32_t
)0x00010000)

	)

243 
	#DMA1_IT_TC5
 ((
ut32_t
)0x00020000)

	)

244 
	#DMA1_IT_HT5
 ((
ut32_t
)0x00040000)

	)

245 
	#DMA1_IT_TE5
 ((
ut32_t
)0x00080000)

	)

246 
	#DMA1_IT_GL6
 ((
ut32_t
)0x00100000)

	)

247 
	#DMA1_IT_TC6
 ((
ut32_t
)0x00200000)

	)

248 
	#DMA1_IT_HT6
 ((
ut32_t
)0x00400000)

	)

249 
	#DMA1_IT_TE6
 ((
ut32_t
)0x00800000)

	)

250 
	#DMA1_IT_GL7
 ((
ut32_t
)0x01000000)

	)

251 
	#DMA1_IT_TC7
 ((
ut32_t
)0x02000000)

	)

252 
	#DMA1_IT_HT7
 ((
ut32_t
)0x04000000)

	)

253 
	#DMA1_IT_TE7
 ((
ut32_t
)0x08000000)

	)

255 
	#DMA2_IT_GL1
 ((
ut32_t
)0x10000001)

	)

256 
	#DMA2_IT_TC1
 ((
ut32_t
)0x10000002)

	)

257 
	#DMA2_IT_HT1
 ((
ut32_t
)0x10000004)

	)

258 
	#DMA2_IT_TE1
 ((
ut32_t
)0x10000008)

	)

259 
	#DMA2_IT_GL2
 ((
ut32_t
)0x10000010)

	)

260 
	#DMA2_IT_TC2
 ((
ut32_t
)0x10000020)

	)

261 
	#DMA2_IT_HT2
 ((
ut32_t
)0x10000040)

	)

262 
	#DMA2_IT_TE2
 ((
ut32_t
)0x10000080)

	)

263 
	#DMA2_IT_GL3
 ((
ut32_t
)0x10000100)

	)

264 
	#DMA2_IT_TC3
 ((
ut32_t
)0x10000200)

	)

265 
	#DMA2_IT_HT3
 ((
ut32_t
)0x10000400)

	)

266 
	#DMA2_IT_TE3
 ((
ut32_t
)0x10000800)

	)

267 
	#DMA2_IT_GL4
 ((
ut32_t
)0x10001000)

	)

268 
	#DMA2_IT_TC4
 ((
ut32_t
)0x10002000)

	)

269 
	#DMA2_IT_HT4
 ((
ut32_t
)0x10004000)

	)

270 
	#DMA2_IT_TE4
 ((
ut32_t
)0x10008000)

	)

271 
	#DMA2_IT_GL5
 ((
ut32_t
)0x10010000)

	)

272 
	#DMA2_IT_TC5
 ((
ut32_t
)0x10020000)

	)

273 
	#DMA2_IT_HT5
 ((
ut32_t
)0x10040000)

	)

274 
	#DMA2_IT_TE5
 ((
ut32_t
)0x10080000)

	)

276 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

278 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
) || \

279 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

280 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

281 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

282 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

283 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

284 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

285 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

286 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

287 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

288 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

289 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

290 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

291 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

292 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

293 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

294 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

295 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

296 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

297 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

298 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

299 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

300 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

301 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

	)

310 
	#DMA1_FLAG_GL1
 ((
ut32_t
)0x00000001)

	)

311 
	#DMA1_FLAG_TC1
 ((
ut32_t
)0x00000002)

	)

312 
	#DMA1_FLAG_HT1
 ((
ut32_t
)0x00000004)

	)

313 
	#DMA1_FLAG_TE1
 ((
ut32_t
)0x00000008)

	)

314 
	#DMA1_FLAG_GL2
 ((
ut32_t
)0x00000010)

	)

315 
	#DMA1_FLAG_TC2
 ((
ut32_t
)0x00000020)

	)

316 
	#DMA1_FLAG_HT2
 ((
ut32_t
)0x00000040)

	)

317 
	#DMA1_FLAG_TE2
 ((
ut32_t
)0x00000080)

	)

318 
	#DMA1_FLAG_GL3
 ((
ut32_t
)0x00000100)

	)

319 
	#DMA1_FLAG_TC3
 ((
ut32_t
)0x00000200)

	)

320 
	#DMA1_FLAG_HT3
 ((
ut32_t
)0x00000400)

	)

321 
	#DMA1_FLAG_TE3
 ((
ut32_t
)0x00000800)

	)

322 
	#DMA1_FLAG_GL4
 ((
ut32_t
)0x00001000)

	)

323 
	#DMA1_FLAG_TC4
 ((
ut32_t
)0x00002000)

	)

324 
	#DMA1_FLAG_HT4
 ((
ut32_t
)0x00004000)

	)

325 
	#DMA1_FLAG_TE4
 ((
ut32_t
)0x00008000)

	)

326 
	#DMA1_FLAG_GL5
 ((
ut32_t
)0x00010000)

	)

327 
	#DMA1_FLAG_TC5
 ((
ut32_t
)0x00020000)

	)

328 
	#DMA1_FLAG_HT5
 ((
ut32_t
)0x00040000)

	)

329 
	#DMA1_FLAG_TE5
 ((
ut32_t
)0x00080000)

	)

330 
	#DMA1_FLAG_GL6
 ((
ut32_t
)0x00100000)

	)

331 
	#DMA1_FLAG_TC6
 ((
ut32_t
)0x00200000)

	)

332 
	#DMA1_FLAG_HT6
 ((
ut32_t
)0x00400000)

	)

333 
	#DMA1_FLAG_TE6
 ((
ut32_t
)0x00800000)

	)

334 
	#DMA1_FLAG_GL7
 ((
ut32_t
)0x01000000)

	)

335 
	#DMA1_FLAG_TC7
 ((
ut32_t
)0x02000000)

	)

336 
	#DMA1_FLAG_HT7
 ((
ut32_t
)0x04000000)

	)

337 
	#DMA1_FLAG_TE7
 ((
ut32_t
)0x08000000)

	)

339 
	#DMA2_FLAG_GL1
 ((
ut32_t
)0x10000001)

	)

340 
	#DMA2_FLAG_TC1
 ((
ut32_t
)0x10000002)

	)

341 
	#DMA2_FLAG_HT1
 ((
ut32_t
)0x10000004)

	)

342 
	#DMA2_FLAG_TE1
 ((
ut32_t
)0x10000008)

	)

343 
	#DMA2_FLAG_GL2
 ((
ut32_t
)0x10000010)

	)

344 
	#DMA2_FLAG_TC2
 ((
ut32_t
)0x10000020)

	)

345 
	#DMA2_FLAG_HT2
 ((
ut32_t
)0x10000040)

	)

346 
	#DMA2_FLAG_TE2
 ((
ut32_t
)0x10000080)

	)

347 
	#DMA2_FLAG_GL3
 ((
ut32_t
)0x10000100)

	)

348 
	#DMA2_FLAG_TC3
 ((
ut32_t
)0x10000200)

	)

349 
	#DMA2_FLAG_HT3
 ((
ut32_t
)0x10000400)

	)

350 
	#DMA2_FLAG_TE3
 ((
ut32_t
)0x10000800)

	)

351 
	#DMA2_FLAG_GL4
 ((
ut32_t
)0x10001000)

	)

352 
	#DMA2_FLAG_TC4
 ((
ut32_t
)0x10002000)

	)

353 
	#DMA2_FLAG_HT4
 ((
ut32_t
)0x10004000)

	)

354 
	#DMA2_FLAG_TE4
 ((
ut32_t
)0x10008000)

	)

355 
	#DMA2_FLAG_GL5
 ((
ut32_t
)0x10010000)

	)

356 
	#DMA2_FLAG_TC5
 ((
ut32_t
)0x10020000)

	)

357 
	#DMA2_FLAG_HT5
 ((
ut32_t
)0x10040000)

	)

358 
	#DMA2_FLAG_TE5
 ((
ut32_t
)0x10080000)

	)

360 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

362 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
) || \

363 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

364 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

365 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

366 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

367 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

368 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

369 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

370 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

371 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

372 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

373 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

374 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

375 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

376 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

377 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

378 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

379 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

380 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

381 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

382 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

383 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

384 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

385 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

	)

394 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

416 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

417 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

418 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

419 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

420 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

421 
DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
);

422 
ut16_t
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

423 
FgStus
 
DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
);

424 
DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
);

425 
ITStus
 
DMA_GITStus
(
ut32_t
 
DMAy_IT
);

426 
DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
);

428 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST86EB~1.H

30 #ide
__STM32F10x_IWDG_H


31 
	#__STM32F10x_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

64 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

65 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

66 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

67 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

76 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

77 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

78 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

79 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

80 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

81 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

82 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

83 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

84 ((
PRESCALER
=
IWDG_Psr_8
) || \

85 ((
PRESCALER
=
IWDG_Psr_16
) || \

86 ((
PRESCALER
=
IWDG_Psr_32
) || \

87 ((
PRESCALER
=
IWDG_Psr_64
) || \

88 ((
PRESCALER
=
IWDG_Psr_128
)|| \

89 ((
PRESCALER
=
IWDG_Psr_256
))

	)

98 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

99 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

100 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

101 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

122 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

123 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

124 
IWDG_SRd
(
ut16_t
 
Rd
);

125 
IWDG_RdCou
();

126 
IWDG_Eb
();

127 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

129 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST89BF~1.H

30 #ide
__STM32F10x_CRC_H


31 
	#__STM32F10x_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

76 
CRC_RetDR
();

77 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

78 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

79 
ut32_t
 
CRC_GCRC
();

80 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

81 
ut8_t
 
CRC_GIDRegi
();

83 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST90EA~1.H

30 #ide
__STM32F10x_SDIO_H


31 
	#__STM32F10x_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

54 
ut32_t
 
SDIO_ClockEdge
;

57 
ut32_t
 
SDIO_ClockByss
;

61 
ut32_t
 
SDIO_ClockPowSave
;

65 
ut32_t
 
SDIO_BusWide
;

68 
ut32_t
 
SDIO_HdweFlowCڌ
;

71 
ut8_t
 
SDIO_ClockDiv
;

74 } 
	tSDIO_InTyDef
;

78 
ut32_t
 
SDIO_Argumt
;

83 
ut32_t
 
SDIO_CmdIndex
;

85 
ut32_t
 
SDIO_Reڣ
;

88 
ut32_t
 
SDIO_Wa
;

91 
ut32_t
 
SDIO_CPSM
;

94 } 
	tSDIO_CmdInTyDef
;

98 
ut32_t
 
SDIO_DaTimeOut
;

100 
ut32_t
 
SDIO_DaLgth
;

102 
ut32_t
 
SDIO_DaBlockSize
;

105 
ut32_t
 
SDIO_TnsrD
;

109 
ut32_t
 
SDIO_TnsrMode
;

112 
ut32_t
 
SDIO_DPSM
;

115 } 
	tSDIO_DaInTyDef
;

129 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

130 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

131 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

132 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

141 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

142 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

143 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

144 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

153 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

154 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

155 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

156 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

165 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

166 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

167 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

168 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

169 ((
WIDE
=
SDIO_BusWide_8b
))

	)

179 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

180 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

181 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

182 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

191 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

192 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

193 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

203 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

204 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

205 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

206 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

207 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

208 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

209 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

210 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

211 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

212 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

213 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

214 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

215 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

216 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

217 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

218 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

219 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

220 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

221 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

222 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

223 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

224 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

225 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

226 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

227 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

236 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

245 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

246 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

247 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

248 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

249 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

250 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

259 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

260 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

261 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

262 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

263 ((
WAIT
=
SDIO_Wa_Pd
))

	)

272 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

273 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

274 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

283 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

284 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

285 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

286 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

287 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

288 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

297 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

306 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

307 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

308 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

309 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

310 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

311 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

312 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

313 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

314 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

315 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

316 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

317 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

318 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

319 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

320 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

321 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

333 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

334 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

335 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

344 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

345 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

346 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

347 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

356 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

357 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

358 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

359 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

368 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

369 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

370 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

379 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

380 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

381 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

382 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

383 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

384 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

385 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

386 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

387 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

388 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

389 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

390 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

391 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

392 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

393 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

394 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

395 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

396 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

397 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

398 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

399 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

400 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

401 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

402 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

403 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

404 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

405 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

406 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

407 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

408 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

409 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

410 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

411 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

412 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

413 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

414 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

415 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

416 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

417 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

418 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

419 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

420 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

421 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

422 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

423 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

424 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

425 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

426 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

428 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

430 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

431 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

432 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

433 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

434 ((
IT
=
SDIO_IT_TXUNDERR
) || \

435 ((
IT
=
SDIO_IT_RXOVERR
) || \

436 ((
IT
=
SDIO_IT_CMDREND
) || \

437 ((
IT
=
SDIO_IT_CMDSENT
) || \

438 ((
IT
=
SDIO_IT_DATAEND
) || \

439 ((
IT
=
SDIO_IT_STBITERR
) || \

440 ((
IT
=
SDIO_IT_DBCKEND
) || \

441 ((
IT
=
SDIO_IT_CMDACT
) || \

442 ((
IT
=
SDIO_IT_TXACT
) || \

443 ((
IT
=
SDIO_IT_RXACT
) || \

444 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

445 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

446 ((
IT
=
SDIO_IT_TXFIFOF
) || \

447 ((
IT
=
SDIO_IT_RXFIFOF
) || \

448 ((
IT
=
SDIO_IT_TXFIFOE
) || \

449 ((
IT
=
SDIO_IT_RXFIFOE
) || \

450 ((
IT
=
SDIO_IT_TXDAVL
) || \

451 ((
IT
=
SDIO_IT_RXDAVL
) || \

452 ((
IT
=
SDIO_IT_SDIOIT
) || \

453 ((
IT
=
SDIO_IT_CEATAEND
))

	)

455 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

465 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

466 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

467 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

468 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

489 
SDIO_DeIn
();

490 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

491 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

492 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

493 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

494 
ut32_t
 
SDIO_GPowS
();

495 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

496 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

497 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

498 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

499 
ut8_t
 
SDIO_GCommdReڣ
();

500 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

501 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

502 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

503 
ut32_t
 
SDIO_GDaCou
();

504 
ut32_t
 
SDIO_RdDa
();

505 
SDIO_WreDa
(
ut32_t
 
Da
);

506 
ut32_t
 
SDIO_GFIFOCou
();

507 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

508 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

509 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

510 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

511 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

512 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

513 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

514 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

515 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

516 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

517 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

518 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

520 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA403~1.H

30 #ide
__STM32F10x_DBGMCU_H


31 
	#__STM32F10x_DBGMCU_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

60 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

61 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

62 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00000100)

	)

64 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000200)

	)

65 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000400)

	)

66 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000800)

	)

67 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00001000)

	)

68 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00002000)

	)

69 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x00004000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00008000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00010000)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00020000)

	)

73 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00040000)

	)

74 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00080000)

	)

75 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00100000)

	)

76 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x00200000)

	)

77 
	#DBGMCU_TIM15_STOP
 ((
ut32_t
)0x00400000)

	)

78 
	#DBGMCU_TIM16_STOP
 ((
ut32_t
)0x00800000)

	)

79 
	#DBGMCU_TIM17_STOP
 ((
ut32_t
)0x01000000)

	)

80 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x02000000)

	)

81 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x04000000)

	)

82 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x08000000)

	)

83 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x10000000)

	)

84 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x20000000)

	)

85 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x40000000)

	)

87 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0x800000F8=0x00&& ((PERIPH!0x00))

	)

104 
ut32_t
 
DBGMCU_GREVID
();

105 
ut32_t
 
DBGMCU_GDEVID
();

106 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

108 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA4E5~1.H

30 #ide
__STM32F10x_TIM_H


31 
	#__STM32F10x_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

59 
ut16_t
 
TIM_Psr
;

62 
ut16_t
 
TIM_CouMode
;

65 
ut16_t
 
TIM_Piod
;

69 
ut16_t
 
TIM_ClockDivisi
;

72 
ut8_t
 
TIM_RiCou
;

80 } 
	tTIM_TimeBaInTyDef
;

88 
ut16_t
 
TIM_OCMode
;

91 
ut16_t
 
TIM_OuutS
;

94 
ut16_t
 
TIM_OuutNS
;

98 
ut16_t
 
TIM_Pul
;

101 
ut16_t
 
TIM_OCPެy
;

104 
ut16_t
 
TIM_OCNPެy
;

108 
ut16_t
 
TIM_OCIdS
;

112 
ut16_t
 
TIM_OCNIdS
;

115 } 
	tTIM_OCInTyDef
;

124 
ut16_t
 
TIM_Chl
;

127 
ut16_t
 
TIM_ICPެy
;

130 
ut16_t
 
TIM_ICSei
;

133 
ut16_t
 
TIM_ICPsr
;

136 
ut16_t
 
TIM_ICFr
;

138 } 
	tTIM_ICInTyDef
;

148 
ut16_t
 
TIM_OSSRS
;

151 
ut16_t
 
TIM_OSSIS
;

154 
ut16_t
 
TIM_LOCKLev
;

157 
ut16_t
 
TIM_DdTime
;

161 
ut16_t
 
TIM_Bak
;

164 
ut16_t
 
TIM_BakPެy
;

167 
ut16_t
 
TIM_AutomicOuut
;

169 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
)|| \

185 ((
PERIPH
=
TIM11
)|| \

186 ((
PERIPH
=
TIM12
)|| \

187 ((
PERIPH
=
TIM13
)|| \

188 ((
PERIPH
=
TIM14
)|| \

189 ((
PERIPH
=
TIM15
)|| \

190 ((
PERIPH
=
TIM16
)|| \

191 ((
PERIPH
=
TIM17
))

	)

194 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

195 ((
PERIPH
=
TIM8
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

199 ((
PERIPH
=
TIM8
) || \

200 ((
PERIPH
=
TIM15
)|| \

201 ((
PERIPH
=
TIM16
)|| \

202 ((
PERIPH
=
TIM17
))

	)

205 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

206 ((
PERIPH
=
TIM2
) || \

207 ((
PERIPH
=
TIM3
) || \

208 ((
PERIPH
=
TIM4
) || \

209 ((
PERIPH
=
TIM5
) || \

210 ((
PERIPH
=
TIM8
))

	)

213 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
) || \

219 ((
PERIPH
=
TIM15
)|| \

220 ((
PERIPH
=
TIM16
)|| \

221 ((
PERIPH
=
TIM17
))

	)

224 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

225 ((
PERIPH
=
TIM2
) || \

226 ((
PERIPH
=
TIM3
) || \

227 ((
PERIPH
=
TIM4
) || \

228 ((
PERIPH
=
TIM5
) || \

229 ((
PERIPH
=
TIM8
) || \

230 ((
PERIPH
=
TIM15
))

	)

233 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

234 ((
PERIPH
=
TIM2
) || \

235 ((
PERIPH
=
TIM3
) || \

236 ((
PERIPH
=
TIM4
) || \

237 ((
PERIPH
=
TIM5
) || \

238 ((
PERIPH
=
TIM8
) || \

239 ((
PERIPH
=
TIM9
) || \

240 ((
PERIPH
=
TIM12
)|| \

241 ((
PERIPH
=
TIM15
))

	)

244 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

245 ((
PERIPH
=
TIM2
) || \

246 ((
PERIPH
=
TIM3
) || \

247 ((
PERIPH
=
TIM4
) || \

248 ((
PERIPH
=
TIM5
) || \

249 ((
PERIPH
=
TIM6
) || \

250 ((
PERIPH
=
TIM7
) || \

251 ((
PERIPH
=
TIM8
) || \

252 ((
PERIPH
=
TIM9
) || \

253 ((
PERIPH
=
TIM12
)|| \

254 ((
PERIPH
=
TIM15
))

	)

257 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

258 ((
PERIPH
=
TIM2
) || \

259 ((
PERIPH
=
TIM3
) || \

260 ((
PERIPH
=
TIM4
) || \

261 ((
PERIPH
=
TIM5
) || \

262 ((
PERIPH
=
TIM8
) || \

263 ((
PERIPH
=
TIM9
) || \

264 ((
PERIPH
=
TIM10
)|| \

265 ((
PERIPH
=
TIM11
)|| \

266 ((
PERIPH
=
TIM12
)|| \

267 ((
PERIPH
=
TIM13
)|| \

268 ((
PERIPH
=
TIM14
)|| \

269 ((
PERIPH
=
TIM15
)|| \

270 ((
PERIPH
=
TIM16
)|| \

271 ((
PERIPH
=
TIM17
))

	)

274 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

275 ((
PERIPH
=
TIM2
) || \

276 ((
PERIPH
=
TIM3
) || \

277 ((
PERIPH
=
TIM4
) || \

278 ((
PERIPH
=
TIM5
) || \

279 ((
PERIPH
=
TIM6
) || \

280 ((
PERIPH
=
TIM7
) || \

281 ((
PERIPH
=
TIM8
) || \

282 ((
PERIPH
=
TIM15
)|| \

283 ((
PERIPH
=
TIM16
)|| \

284 ((
PERIPH
=
TIM17
))

	)

294 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

295 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

296 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

297 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

298 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

299 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

300 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

301 ((
MODE
=
TIM_OCMode_Aive
) || \

302 ((
MODE
=
TIM_OCMode_Iive
) || \

303 ((
MODE
=
TIM_OCMode_Togg
)|| \

304 ((
MODE
=
TIM_OCMode_PWM1
) || \

305 ((
MODE
=
TIM_OCMode_PWM2
))

	)

306 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

307 ((
MODE
=
TIM_OCMode_Aive
) || \

308 ((
MODE
=
TIM_OCMode_Iive
) || \

309 ((
MODE
=
TIM_OCMode_Togg
)|| \

310 ((
MODE
=
TIM_OCMode_PWM1
) || \

311 ((
MODE
=
TIM_OCMode_PWM2
) || \

312 ((
MODE
=
TIM_FdAi_Aive
) || \

313 ((
MODE
=
TIM_FdAi_InAive
))

	)

322 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

323 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

324 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

325 ((
MODE
=
TIM_OPMode_Rive
))

	)

334 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

335 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

336 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

337 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

338 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

339 ((
CHANNEL
=
TIM_Chl_2
) || \

340 ((
CHANNEL
=
TIM_Chl_3
) || \

341 ((
CHANNEL
=
TIM_Chl_4
))

	)

342 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

343 ((
CHANNEL
=
TIM_Chl_2
))

	)

344 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

345 ((
CHANNEL
=
TIM_Chl_2
) || \

346 ((
CHANNEL
=
TIM_Chl_3
))

	)

355 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

356 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

357 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

358 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

359 ((
DIV
=
TIM_CKD_DIV2
) || \

360 ((
DIV
=
TIM_CKD_DIV4
))

	)

369 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

370 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

371 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

372 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

373 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

374 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

375 ((
MODE
=
TIM_CouMode_Down
) || \

376 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

377 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

378 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

387 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

388 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

389 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

390 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

399 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

400 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

401 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

402 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

411 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

412 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

413 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

414 ((
STATE
=
TIM_OuutS_Eb
))

	)

423 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

424 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

425 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

426 ((
STATE
=
TIM_OuutNS_Eb
))

	)

435 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

436 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

437 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

438 ((
CCX
=
TIM_CCx_Dib
))

	)

447 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

448 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

449 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

450 ((
CCXN
=
TIM_CCxN_Dib
))

	)

459 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

460 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

462 ((
STATE
=
TIM_Bak_Dib
))

	)

471 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

472 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

473 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

474 ((
POLARITY
=
TIM_BakPެy_High
))

	)

483 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

484 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

486 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

495 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

496 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

497 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

498 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

499 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

500 ((
LEVEL
=
TIM_LOCKLev_1
) || \

501 ((
LEVEL
=
TIM_LOCKLev_2
) || \

502 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

511 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

512 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

513 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

514 ((
STATE
=
TIM_OSSIS_Dib
))

	)

523 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

524 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

525 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

526 ((
STATE
=
TIM_OSSRS_Dib
))

	)

535 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

536 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

537 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

538 ((
STATE
=
TIM_OCIdS_Ret
))

	)

547 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

548 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

549 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

550 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

559 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

560 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

561 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

562 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

563 ((
POLARITY
=
TIM_ICPެy_Flg
))

	)

564 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

565 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

566 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

575 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

577 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

579 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

580 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

581 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

582 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

591 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

592 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

593 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

594 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

595 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

596 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

597 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

598 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

607 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

608 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

609 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

610 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

611 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

612 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

613 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

614 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

615 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

617 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

618 ((
IT
=
TIM_IT_CC1
) || \

619 ((
IT
=
TIM_IT_CC2
) || \

620 ((
IT
=
TIM_IT_CC3
) || \

621 ((
IT
=
TIM_IT_CC4
) || \

622 ((
IT
=
TIM_IT_COM
) || \

623 ((
IT
=
TIM_IT_Trigg
) || \

624 ((
IT
=
TIM_IT_Bak
))

	)

633 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

634 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

635 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

636 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

637 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

638 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

639 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

640 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

641 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

642 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

643 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

644 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

645 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

646 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

647 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

648 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

649 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

650 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

651 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

652 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

653 ((
BASE
=
TIM_DMABa_CR2
) || \

654 ((
BASE
=
TIM_DMABa_SMCR
) || \

655 ((
BASE
=
TIM_DMABa_DIER
) || \

656 ((
BASE
=
TIM_DMABa_SR
) || \

657 ((
BASE
=
TIM_DMABa_EGR
) || \

658 ((
BASE
=
TIM_DMABa_CCMR1
) || \

659 ((
BASE
=
TIM_DMABa_CCMR2
) || \

660 ((
BASE
=
TIM_DMABa_CCER
) || \

661 ((
BASE
=
TIM_DMABa_CNT
) || \

662 ((
BASE
=
TIM_DMABa_PSC
) || \

663 ((
BASE
=
TIM_DMABa_ARR
) || \

664 ((
BASE
=
TIM_DMABa_RCR
) || \

665 ((
BASE
=
TIM_DMABa_CCR1
) || \

666 ((
BASE
=
TIM_DMABa_CCR2
) || \

667 ((
BASE
=
TIM_DMABa_CCR3
) || \

668 ((
BASE
=
TIM_DMABa_CCR4
) || \

669 ((
BASE
=
TIM_DMABa_BDTR
) || \

670 ((
BASE
=
TIM_DMABa_DCR
))

	)

679 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

680 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

681 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

682 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

683 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

684 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

685 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

686 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

687 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

688 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

689 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

690 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

691 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

692 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

693 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

694 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

695 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

696 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

697 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

698 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

699 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

700 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

701 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

702 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

703 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

704 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

705 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

706 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

707 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

708 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

709 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

710 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

711 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

712 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

713 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

714 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

723 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

724 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

725 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

726 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

727 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

728 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

729 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

730 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

740 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

741 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

742 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

743 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

744 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

745 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

746 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

747 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

756 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

757 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

758 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

759 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

760 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

761 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

762 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

763 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

764 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

765 ((
SELECTION
=
TIM_TS_ITR1
) || \

766 ((
SELECTION
=
TIM_TS_ITR2
) || \

767 ((
SELECTION
=
TIM_TS_ITR3
) || \

768 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

769 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

770 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

771 ((
SELECTION
=
TIM_TS_ETRF
))

	)

772 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

773 ((
SELECTION
=
TIM_TS_ITR1
) || \

774 ((
SELECTION
=
TIM_TS_ITR2
) || \

775 ((
SELECTION
=
TIM_TS_ITR3
))

	)

784 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

785 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

786 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

787 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
(((SOURCE=
TIM_TIxExCLK1Sour_TI1
) || \

788 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI2
) || \

789 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI1ED
))

	)

797 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

798 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

799 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

800 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

809 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

810 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

811 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

812 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

821 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

822 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

823 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

824 ((
ACTION
=
TIM_FdAi_InAive
))

	)

833 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

834 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

835 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

836 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

837 ((
MODE
=
TIM_EncodMode_TI2
) || \

838 ((
MODE
=
TIM_EncodMode_TI12
))

	)

848 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

849 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

850 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

851 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

852 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

853 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

854 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

855 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

856 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

866 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

869 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

870 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

871 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

880 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

881 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

882 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

883 ((
STATE
=
TIM_OCPld_Dib
))

	)

892 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

893 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

894 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

895 ((
STATE
=
TIM_OCFa_Dib
))

	)

905 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

906 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

907 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

908 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

917 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

918 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

919 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

920 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

921 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

922 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

923 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

924 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

925 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

926 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

927 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

928 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

929 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

930 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

931 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

932 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

941 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

942 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

943 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

944 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

945 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

946 ((
MODE
=
TIM_SveMode_Ged
) || \

947 ((
MODE
=
TIM_SveMode_Trigg
) || \

948 ((
MODE
=
TIM_SveMode_Ex1
))

	)

957 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

958 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

959 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

960 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

969 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

970 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

971 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

972 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

973 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

974 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

975 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

976 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

977 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

978 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

979 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

980 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

981 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

982 ((
FLAG
=
TIM_FLAG_CC1
) || \

983 ((
FLAG
=
TIM_FLAG_CC2
) || \

984 ((
FLAG
=
TIM_FLAG_CC3
) || \

985 ((
FLAG
=
TIM_FLAG_CC4
) || \

986 ((
FLAG
=
TIM_FLAG_COM
) || \

987 ((
FLAG
=
TIM_FLAG_Trigg
) || \

988 ((
FLAG
=
TIM_FLAG_Bak
) || \

989 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

990 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

991 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

992 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

995 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
((((TIM_FLAG& (
ut16_t
)0xE100=0x0000&& ((TIM_FLAG!0x0000))

	)

1004 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

1013 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

1022 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1023 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1024 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1025 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1026 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1027 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1028 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1029 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1030 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1031 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1032 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1033 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1034 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1035 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1036 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1037 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1038 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1039 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1060 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1061 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1062 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1063 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1064 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1065 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1066 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1067 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1068 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1069 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1070 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1071 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1072 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1073 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1074 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1075 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1076 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1077 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1078 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1079 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1080 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1081 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1082 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1083 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1084 
ut16_t
 
ExtTRGFr
);

1085 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1086 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1087 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1088 
ut16_t
 
ExtTRGFr
);

1089 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1090 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1091 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1092 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1093 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1094 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1095 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1096 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1097 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1098 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1099 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1101 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1102 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1103 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1104 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1105 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1106 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1107 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1108 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1109 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1110 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1111 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1112 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1113 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1114 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1115 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1116 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1117 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1118 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1119 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1120 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1121 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1122 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1123 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1124 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1125 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1126 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1127 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1128 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1129 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1130 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1131 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
);

1132 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
);

1133 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
);

1134 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
);

1135 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
);

1136 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
);

1137 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1138 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1139 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1140 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1141 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1142 
ut16_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1143 
ut16_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1144 
ut16_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1145 
ut16_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1146 
ut16_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1147 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1148 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1149 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1150 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1151 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1153 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA5E7~1.H

30 #ide
__STM32F10x_PWR_H


31 
	#__STM32F10x_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

64 
	#PWR_PVDLev_2V2
 ((
ut32_t
)0x00000000)

	)

65 
	#PWR_PVDLev_2V3
 ((
ut32_t
)0x00000020)

	)

66 
	#PWR_PVDLev_2V4
 ((
ut32_t
)0x00000040)

	)

67 
	#PWR_PVDLev_2V5
 ((
ut32_t
)0x00000060)

	)

68 
	#PWR_PVDLev_2V6
 ((
ut32_t
)0x00000080)

	)

69 
	#PWR_PVDLev_2V7
 ((
ut32_t
)0x000000A0)

	)

70 
	#PWR_PVDLev_2V8
 ((
ut32_t
)0x000000C0)

	)

71 
	#PWR_PVDLev_2V9
 ((
ut32_t
)0x000000E0)

	)

72 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_2V2
|| ((LEVEL=
PWR_PVDLev_2V3
)|| \

73 ((
LEVEL
=
PWR_PVDLev_2V4
|| ((LEVEL=
PWR_PVDLev_2V5
)|| \

74 ((
LEVEL
=
PWR_PVDLev_2V6
|| ((LEVEL=
PWR_PVDLev_2V7
)|| \

75 ((
LEVEL
=
PWR_PVDLev_2V8
|| ((LEVEL=
PWR_PVDLev_2V9
))

	)

84 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

85 
	#PWR_Regut_LowPow
 ((
ut32_t
)0x00000001)

	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
) || \

87 ((
REGULATOR
=
PWR_Regut_LowPow
))

	)

96 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

97 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

98 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

108 
	#PWR_FLAG_WU
 ((
ut32_t
)0x00000001)

	)

109 
	#PWR_FLAG_SB
 ((
ut32_t
)0x00000002)

	)

110 
	#PWR_FLAG_PVDO
 ((
ut32_t
)0x00000004)

	)

111 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

112 ((
FLAG
=
PWR_FLAG_PVDO
))

	)

114 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

135 
PWR_DeIn
();

136 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

137 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

138 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

139 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

140 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

141 
PWR_ESTANDBYMode
();

142 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

143 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

145 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA930~1.H

30 #ide
__STM32F10x_WWDG_H


31 
	#__STM32F10x_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

64 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

65 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

66 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

67 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

68 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

69 ((
PRESCALER
=
WWDG_Psr_2
) || \

70 ((
PRESCALER
=
WWDG_Psr_4
) || \

71 ((
PRESCALER
=
WWDG_Psr_8
))

	)

72 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

73 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

94 
WWDG_DeIn
();

95 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

96 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

97 
WWDG_EbIT
();

98 
WWDG_SCou
(
ut8_t
 
Cou
);

99 
WWDG_Eb
(
ut8_t
 
Cou
);

100 
FgStus
 
WWDG_GFgStus
();

101 
WWDG_CˬFg
();

103 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STBC07~1.H

30 #ide
__STM32F10x_DAC_H


31 
	#__STM32F10x_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
DAC_Trigg
;

61 
ut32_t
 
DAC_WaveGi
;

65 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

69 
ut32_t
 
DAC_OuutBufr
;

71 }
	tDAC_InTyDef
;

85 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

87 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_T3_TRGO
 ((
ut32_t
)0x0000000C

	)

92 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

93 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

94 
	#DAC_Trigg_T15_TRGO
 ((
ut32_t
)0x0000001C

	)

96 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

97 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

98 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

99 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

101 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

102 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

103 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

104 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

105 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

106 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

107 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

108 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

109 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

119 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

120 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

121 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

122 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

123 ((
WAVE
=
DAC_WaveGi_Noi
) || \

124 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

133 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

134 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

135 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

136 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

137 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

138 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

139 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

140 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

141 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

142 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

143 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

144 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

145 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

146 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

147 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

148 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

149 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

150 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

151 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

152 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

153 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

154 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

155 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

156 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

158 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

162 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

163 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

164 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

165 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

166 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

167 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

168 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

169 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

170 ((
VALUE
=
DAC_TrngAmude_1
) || \

171 ((
VALUE
=
DAC_TrngAmude_3
) || \

172 ((
VALUE
=
DAC_TrngAmude_7
) || \

173 ((
VALUE
=
DAC_TrngAmude_15
) || \

174 ((
VALUE
=
DAC_TrngAmude_31
) || \

175 ((
VALUE
=
DAC_TrngAmude_63
) || \

176 ((
VALUE
=
DAC_TrngAmude_127
) || \

177 ((
VALUE
=
DAC_TrngAmude_255
) || \

178 ((
VALUE
=
DAC_TrngAmude_511
) || \

179 ((
VALUE
=
DAC_TrngAmude_1023
) || \

180 ((
VALUE
=
DAC_TrngAmude_2047
) || \

181 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

190 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

191 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

192 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

193 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

202 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

203 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

204 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

205 ((
CHANNEL
=
DAC_Chl_2
))

	)

214 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

215 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

216 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

217 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

218 ((
ALIGN
=
DAC_Align_12b_L
) || \

219 ((
ALIGN
=
DAC_Align_8b_R
))

	)

228 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

229 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

230 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

231 ((
WAVE
=
DAC_Wave_Trng
))

	)

240 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

244 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

249 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

250 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

260 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

261 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

284 
DAC_DeIn
();

285 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

286 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

287 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

288 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

289 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

291 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

292 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

293 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

294 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

295 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

296 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

297 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

298 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

299 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

300 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

301 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

302 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

303 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

306 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STDBC2~1.H

30 #ide
__STM32F10x_RCC_H


31 
	#__STM32F10x_RCC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

54 
ut32_t
 
SYSCLK_Fqucy
;

55 
ut32_t
 
HCLK_Fqucy
;

56 
ut32_t
 
PCLK1_Fqucy
;

57 
ut32_t
 
PCLK2_Fqucy
;

58 
ut32_t
 
ADCCLK_Fqucy
;

59 }
	tRCC_ClocksTyDef
;

73 
	#RCC_HSE_OFF
 ((
ut32_t
)0x00000000)

	)

74 
	#RCC_HSE_ON
 ((
ut32_t
)0x00010000)

	)

75 
	#RCC_HSE_Byss
 ((
ut32_t
)0x00040000)

	)

76 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

77 ((
HSE
=
RCC_HSE_Byss
))

	)

87 
	#RCC_PLLSour_HSI_Div2
 ((
ut32_t
)0x00000000)

	)

89 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_CL
)

90 
	#RCC_PLLSour_HSE_Div1
 ((
ut32_t
)0x00010000)

	)

91 
	#RCC_PLLSour_HSE_Div2
 ((
ut32_t
)0x00030000)

	)

92 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

93 ((
SOURCE
=
RCC_PLLSour_HSE_Div1
) || \

94 ((
SOURCE
=
RCC_PLLSour_HSE_Div2
))

	)

96 
	#RCC_PLLSour_PREDIV1
 ((
ut32_t
)0x00010000)

	)

97 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
) || \

98 ((
SOURCE
=
RCC_PLLSour_PREDIV1
))

	)

108 #ide
STM32F10X_CL


109 
	#RCC_PLLMul_2
 ((
ut32_t
)0x00000000)

	)

110 
	#RCC_PLLMul_3
 ((
ut32_t
)0x00040000)

	)

111 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

112 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

113 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

114 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

115 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

116 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

117 
	#RCC_PLLMul_10
 ((
ut32_t
)0x00200000)

	)

118 
	#RCC_PLLMul_11
 ((
ut32_t
)0x00240000)

	)

119 
	#RCC_PLLMul_12
 ((
ut32_t
)0x00280000)

	)

120 
	#RCC_PLLMul_13
 ((
ut32_t
)0x002C0000)

	)

121 
	#RCC_PLLMul_14
 ((
ut32_t
)0x00300000)

	)

122 
	#RCC_PLLMul_15
 ((
ut32_t
)0x00340000)

	)

123 
	#RCC_PLLMul_16
 ((
ut32_t
)0x00380000)

	)

124 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
) || \

125 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

126 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

127 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

128 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

129 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

130 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

131 ((
MUL
=
RCC_PLLMul_16
))

	)

134 
	#RCC_PLLMul_4
 ((
ut32_t
)0x00080000)

	)

135 
	#RCC_PLLMul_5
 ((
ut32_t
)0x000C0000)

	)

136 
	#RCC_PLLMul_6
 ((
ut32_t
)0x00100000)

	)

137 
	#RCC_PLLMul_7
 ((
ut32_t
)0x00140000)

	)

138 
	#RCC_PLLMul_8
 ((
ut32_t
)0x00180000)

	)

139 
	#RCC_PLLMul_9
 ((
ut32_t
)0x001C0000)

	)

140 
	#RCC_PLLMul_6_5
 ((
ut32_t
)0x00340000)

	)

142 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

143 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

144 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

145 ((
MUL
=
RCC_PLLMul_6_5
))

	)

154 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

155 
	#RCC_PREDIV1_Div1
 ((
ut32_t
)0x00000000)

	)

156 
	#RCC_PREDIV1_Div2
 ((
ut32_t
)0x00000001)

	)

157 
	#RCC_PREDIV1_Div3
 ((
ut32_t
)0x00000002)

	)

158 
	#RCC_PREDIV1_Div4
 ((
ut32_t
)0x00000003)

	)

159 
	#RCC_PREDIV1_Div5
 ((
ut32_t
)0x00000004)

	)

160 
	#RCC_PREDIV1_Div6
 ((
ut32_t
)0x00000005)

	)

161 
	#RCC_PREDIV1_Div7
 ((
ut32_t
)0x00000006)

	)

162 
	#RCC_PREDIV1_Div8
 ((
ut32_t
)0x00000007)

	)

163 
	#RCC_PREDIV1_Div9
 ((
ut32_t
)0x00000008)

	)

164 
	#RCC_PREDIV1_Div10
 ((
ut32_t
)0x00000009)

	)

165 
	#RCC_PREDIV1_Div11
 ((
ut32_t
)0x0000000A)

	)

166 
	#RCC_PREDIV1_Div12
 ((
ut32_t
)0x0000000B)

	)

167 
	#RCC_PREDIV1_Div13
 ((
ut32_t
)0x0000000C)

	)

168 
	#RCC_PREDIV1_Div14
 ((
ut32_t
)0x0000000D)

	)

169 
	#RCC_PREDIV1_Div15
 ((
ut32_t
)0x0000000E)

	)

170 
	#RCC_PREDIV1_Div16
 ((
ut32_t
)0x0000000F)

	)

172 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
) || \

173 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

174 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

175 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

176 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

177 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

178 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

179 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

	)

189 #ifde
STM32F10X_CL


191 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

192 
	#RCC_PREDIV1_Sour_PLL2
 ((
ut32_t
)0x00010000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
) || \

195 ((
SOURCE
=
RCC_PREDIV1_Sour_PLL2
))

	)

196 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

198 
	#RCC_PREDIV1_Sour_HSE
 ((
ut32_t
)0x00000000)

	)

200 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
))

	)

206 #ifde
STM32F10X_CL


211 
	#RCC_PREDIV2_Div1
 ((
ut32_t
)0x00000000)

	)

212 
	#RCC_PREDIV2_Div2
 ((
ut32_t
)0x00000010)

	)

213 
	#RCC_PREDIV2_Div3
 ((
ut32_t
)0x00000020)

	)

214 
	#RCC_PREDIV2_Div4
 ((
ut32_t
)0x00000030)

	)

215 
	#RCC_PREDIV2_Div5
 ((
ut32_t
)0x00000040)

	)

216 
	#RCC_PREDIV2_Div6
 ((
ut32_t
)0x00000050)

	)

217 
	#RCC_PREDIV2_Div7
 ((
ut32_t
)0x00000060)

	)

218 
	#RCC_PREDIV2_Div8
 ((
ut32_t
)0x00000070)

	)

219 
	#RCC_PREDIV2_Div9
 ((
ut32_t
)0x00000080)

	)

220 
	#RCC_PREDIV2_Div10
 ((
ut32_t
)0x00000090)

	)

221 
	#RCC_PREDIV2_Div11
 ((
ut32_t
)0x000000A0)

	)

222 
	#RCC_PREDIV2_Div12
 ((
ut32_t
)0x000000B0)

	)

223 
	#RCC_PREDIV2_Div13
 ((
ut32_t
)0x000000C0)

	)

224 
	#RCC_PREDIV2_Div14
 ((
ut32_t
)0x000000D0)

	)

225 
	#RCC_PREDIV2_Div15
 ((
ut32_t
)0x000000E0)

	)

226 
	#RCC_PREDIV2_Div16
 ((
ut32_t
)0x000000F0)

	)

228 
	#IS_RCC_PREDIV2
(
PREDIV2
(((PREDIV2=
RCC_PREDIV2_Div1
|| ((PREDIV2=
RCC_PREDIV2_Div2
) || \

229 ((
PREDIV2
=
RCC_PREDIV2_Div3
|| ((PREDIV2=
RCC_PREDIV2_Div4
) || \

230 ((
PREDIV2
=
RCC_PREDIV2_Div5
|| ((PREDIV2=
RCC_PREDIV2_Div6
) || \

231 ((
PREDIV2
=
RCC_PREDIV2_Div7
|| ((PREDIV2=
RCC_PREDIV2_Div8
) || \

232 ((
PREDIV2
=
RCC_PREDIV2_Div9
|| ((PREDIV2=
RCC_PREDIV2_Div10
) || \

233 ((
PREDIV2
=
RCC_PREDIV2_Div11
|| ((PREDIV2=
RCC_PREDIV2_Div12
) || \

234 ((
PREDIV2
=
RCC_PREDIV2_Div13
|| ((PREDIV2=
RCC_PREDIV2_Div14
) || \

235 ((
PREDIV2
=
RCC_PREDIV2_Div15
|| ((PREDIV2=
RCC_PREDIV2_Div16
))

	)

245 
	#RCC_PLL2Mul_8
 ((
ut32_t
)0x00000600)

	)

246 
	#RCC_PLL2Mul_9
 ((
ut32_t
)0x00000700)

	)

247 
	#RCC_PLL2Mul_10
 ((
ut32_t
)0x00000800)

	)

248 
	#RCC_PLL2Mul_11
 ((
ut32_t
)0x00000900)

	)

249 
	#RCC_PLL2Mul_12
 ((
ut32_t
)0x00000A00)

	)

250 
	#RCC_PLL2Mul_13
 ((
ut32_t
)0x00000B00)

	)

251 
	#RCC_PLL2Mul_14
 ((
ut32_t
)0x00000C00)

	)

252 
	#RCC_PLL2Mul_16
 ((
ut32_t
)0x00000E00)

	)

253 
	#RCC_PLL2Mul_20
 ((
ut32_t
)0x00000F00)

	)

255 
	#IS_RCC_PLL2_MUL
(
MUL
(((MUL=
RCC_PLL2Mul_8
|| ((MUL=
RCC_PLL2Mul_9
) || \

256 ((
MUL
=
RCC_PLL2Mul_10
|| ((MUL=
RCC_PLL2Mul_11
) || \

257 ((
MUL
=
RCC_PLL2Mul_12
|| ((MUL=
RCC_PLL2Mul_13
) || \

258 ((
MUL
=
RCC_PLL2Mul_14
|| ((MUL=
RCC_PLL2Mul_16
) || \

259 ((
MUL
=
RCC_PLL2Mul_20
))

	)

269 
	#RCC_PLL3Mul_8
 ((
ut32_t
)0x00006000)

	)

270 
	#RCC_PLL3Mul_9
 ((
ut32_t
)0x00007000)

	)

271 
	#RCC_PLL3Mul_10
 ((
ut32_t
)0x00008000)

	)

272 
	#RCC_PLL3Mul_11
 ((
ut32_t
)0x00009000)

	)

273 
	#RCC_PLL3Mul_12
 ((
ut32_t
)0x0000A000)

	)

274 
	#RCC_PLL3Mul_13
 ((
ut32_t
)0x0000B000)

	)

275 
	#RCC_PLL3Mul_14
 ((
ut32_t
)0x0000C000)

	)

276 
	#RCC_PLL3Mul_16
 ((
ut32_t
)0x0000E000)

	)

277 
	#RCC_PLL3Mul_20
 ((
ut32_t
)0x0000F000)

	)

279 
	#IS_RCC_PLL3_MUL
(
MUL
(((MUL=
RCC_PLL3Mul_8
|| ((MUL=
RCC_PLL3Mul_9
) || \

280 ((
MUL
=
RCC_PLL3Mul_10
|| ((MUL=
RCC_PLL3Mul_11
) || \

281 ((
MUL
=
RCC_PLL3Mul_12
|| ((MUL=
RCC_PLL3Mul_13
) || \

282 ((
MUL
=
RCC_PLL3Mul_14
|| ((MUL=
RCC_PLL3Mul_16
) || \

283 ((
MUL
=
RCC_PLL3Mul_20
))

	)

295 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

296 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

297 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

299 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

300 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

309 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

310 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

311 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

312 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

313 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

314 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

315 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

316 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

317 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

318 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

319 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

320 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

321 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

322 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

331 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

332 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00000400)

	)

333 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00000500)

	)

334 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00000600)

	)

335 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00000700)

	)

336 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

337 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

338 ((
PCLK
=
RCC_HCLK_Div16
))

	)

347 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

348 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

349 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

350 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

351 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

352 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

354 #ide
STM32F10X_CL


355 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xE0=0x00&& ((IT!0x00))

	)

356 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

357 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

358 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
))

	)

359 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x60=0x00&& ((IT!0x00))

	)

361 
	#RCC_IT_PLL2RDY
 ((
ut8_t
)0x20)

	)

362 
	#RCC_IT_PLL3RDY
 ((
ut8_t
)0x40)

	)

363 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

364 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

365 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

366 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

367 ((
IT
=
RCC_IT_PLL2RDY
|| ((IT=
RCC_IT_PLL3RDY
))

	)

368 
	#IS_RCC_CLEAR_IT
(
IT
((IT!0x00)

	)

376 #ide
STM32F10X_CL


381 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
ut8_t
)0x00)

	)

382 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
ut8_t
)0x01)

	)

384 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
) || \

385 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

	)

393 
	#RCC_OTGFSCLKSour_PLLVCO_Div3
 ((
ut8_t
)0x00)

	)

394 
	#RCC_OTGFSCLKSour_PLLVCO_Div2
 ((
ut8_t
)0x01)

	)

396 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_OTGFSCLKSour_PLLVCO_Div3
) || \

397 ((
SOURCE
=
RCC_OTGFSCLKSour_PLLVCO_Div2
))

	)

404 #ifde
STM32F10X_CL


408 
	#RCC_I2S2CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

409 
	#RCC_I2S2CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

411 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_SYSCLK
) || \

412 ((
SOURCE
=
RCC_I2S2CLKSour_PLL3_VCO
))

	)

420 
	#RCC_I2S3CLKSour_SYSCLK
 ((
ut8_t
)0x00)

	)

421 
	#RCC_I2S3CLKSour_PLL3_VCO
 ((
ut8_t
)0x01)

	)

423 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S3CLKSour_SYSCLK
) || \

424 ((
SOURCE
=
RCC_I2S3CLKSour_PLL3_VCO
))

	)

435 
	#RCC_PCLK2_Div2
 ((
ut32_t
)0x00000000)

	)

436 
	#RCC_PCLK2_Div4
 ((
ut32_t
)0x00004000)

	)

437 
	#RCC_PCLK2_Div6
 ((
ut32_t
)0x00008000)

	)

438 
	#RCC_PCLK2_Div8
 ((
ut32_t
)0x0000C000)

	)

439 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_PCLK2_Div2
|| ((ADCCLK=
RCC_PCLK2_Div4
) || \

440 ((
ADCCLK
=
RCC_PCLK2_Div6
|| ((ADCCLK=
RCC_PCLK2_Div8
))

	)

449 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

450 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

451 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

452 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

453 ((
LSE
=
RCC_LSE_Byss
))

	)

462 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

463 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

464 
	#RCC_RTCCLKSour_HSE_Div128
 ((
ut32_t
)0x00000300)

	)

465 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

466 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

467 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div128
))

	)

476 
	#RCC_AHBPh_DMA1
 ((
ut32_t
)0x00000001)

	)

477 
	#RCC_AHBPh_DMA2
 ((
ut32_t
)0x00000002)

	)

478 
	#RCC_AHBPh_SRAM
 ((
ut32_t
)0x00000004)

	)

479 
	#RCC_AHBPh_FLITF
 ((
ut32_t
)0x00000010)

	)

480 
	#RCC_AHBPh_CRC
 ((
ut32_t
)0x00000040)

	)

482 #ide
STM32F10X_CL


483 
	#RCC_AHBPh_FSMC
 ((
ut32_t
)0x00000100)

	)

484 
	#RCC_AHBPh_SDIO
 ((
ut32_t
)0x00000400)

	)

485 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFAA8=0x00&& ((PERIPH!0x00))

	)

487 
	#RCC_AHBPh_OTG_FS
 ((
ut32_t
)0x00001000)

	)

488 
	#RCC_AHBPh_ETH_MAC
 ((
ut32_t
)0x00004000)

	)

489 
	#RCC_AHBPh_ETH_MAC_Tx
 ((
ut32_t
)0x00008000)

	)

490 
	#RCC_AHBPh_ETH_MAC_Rx
 ((
ut32_t
)0x00010000)

	)

492 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFE2FA8=0x00&& ((PERIPH!0x00))

	)

493 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
((((PERIPH& 0xFFFFAFFF=0x00&& ((PERIPH!0x00))

	)

503 
	#RCC_APB2Ph_AFIO
 ((
ut32_t
)0x00000001)

	)

504 
	#RCC_APB2Ph_GPIOA
 ((
ut32_t
)0x00000004)

	)

505 
	#RCC_APB2Ph_GPIOB
 ((
ut32_t
)0x00000008)

	)

506 
	#RCC_APB2Ph_GPIOC
 ((
ut32_t
)0x00000010)

	)

507 
	#RCC_APB2Ph_GPIOD
 ((
ut32_t
)0x00000020)

	)

508 
	#RCC_APB2Ph_GPIOE
 ((
ut32_t
)0x00000040)

	)

509 
	#RCC_APB2Ph_GPIOF
 ((
ut32_t
)0x00000080)

	)

510 
	#RCC_APB2Ph_GPIOG
 ((
ut32_t
)0x00000100)

	)

511 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000200)

	)

512 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000400)

	)

513 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000800)

	)

514 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

515 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00002000)

	)

516 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00004000)

	)

517 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00008000)

	)

518 
	#RCC_APB2Ph_TIM15
 ((
ut32_t
)0x00010000)

	)

519 
	#RCC_APB2Ph_TIM16
 ((
ut32_t
)0x00020000)

	)

520 
	#RCC_APB2Ph_TIM17
 ((
ut32_t
)0x00040000)

	)

521 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00080000)

	)

522 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00100000)

	)

523 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00200000)

	)

525 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFC00002=0x00&& ((PERIPH!0x00))

	)

534 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

535 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

536 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

537 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

538 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

539 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

540 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

541 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

542 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

543 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

544 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

545 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

546 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

547 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

548 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

549 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

550 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

551 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

552 
	#RCC_APB1Ph_USB
 ((
ut32_t
)0x00800000)

	)

553 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

554 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

555 
	#RCC_APB1Ph_BKP
 ((
ut32_t
)0x08000000)

	)

556 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

557 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

558 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x40000000)

	)

560 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x81013600=0x00&& ((PERIPH!0x00))

	)

570 
	#RCC_MCO_NoClock
 ((
ut8_t
)0x00)

	)

571 
	#RCC_MCO_SYSCLK
 ((
ut8_t
)0x04)

	)

572 
	#RCC_MCO_HSI
 ((
ut8_t
)0x05)

	)

573 
	#RCC_MCO_HSE
 ((
ut8_t
)0x06)

	)

574 
	#RCC_MCO_PLLCLK_Div2
 ((
ut8_t
)0x07)

	)

576 #ide
STM32F10X_CL


577 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

578 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

579 ((
MCO
=
RCC_MCO_PLLCLK_Div2
))

	)

581 
	#RCC_MCO_PLL2CLK
 ((
ut8_t
)0x08)

	)

582 
	#RCC_MCO_PLL3CLK_Div2
 ((
ut8_t
)0x09)

	)

583 
	#RCC_MCO_XT1
 ((
ut8_t
)0x0A)

	)

584 
	#RCC_MCO_PLL3CLK
 ((
ut8_t
)0x0B)

	)

586 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
) || \

587 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

588 ((
MCO
=
RCC_MCO_PLLCLK_Div2
|| ((MCO=
RCC_MCO_PLL2CLK
) || \

589 ((
MCO
=
RCC_MCO_PLL3CLK_Div2
|| ((MCO=
RCC_MCO_XT1
) || \

590 ((
MCO
=
RCC_MCO_PLL3CLK
))

	)

601 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

602 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

603 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

604 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

605 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

606 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

607 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

608 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

609 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

610 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

611 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

613 #ide
STM32F10X_CL


614 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

615 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

616 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

617 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

618 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

619 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

621 
	#RCC_FLAG_PLL2RDY
 ((
ut8_t
)0x3B)

	)

622 
	#RCC_FLAG_PLL3RDY
 ((
ut8_t
)0x3D)

	)

623 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

624 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

625 ((
FLAG
=
RCC_FLAG_PLL2RDY
|| ((FLAG=
RCC_FLAG_PLL3RDY
) || \

626 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

627 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

628 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

629 ((
FLAG
=
RCC_FLAG_LPWRRST
))

	)

632 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

653 
RCC_DeIn
();

654 
RCC_HSECfig
(
ut32_t
 
RCC_HSE
);

655 
EStus
 
RCC_WaFHSESUp
();

656 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

657 
RCC_HSICmd
(
FuniڮS
 
NewS
);

658 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
);

659 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

661 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

662 
RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
);

665 #ifde 
STM32F10X_CL


666 
RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
);

667 
RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
);

668 
RCC_PLL2Cmd
(
FuniڮS
 
NewS
);

669 
RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
);

670 
RCC_PLL3Cmd
(
FuniڮS
 
NewS
);

673 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

674 
ut8_t
 
RCC_GSYSCLKSour
();

675 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

676 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

677 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

678 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

680 #ide
STM32F10X_CL


681 
RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
);

683 
RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
);

686 
RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
);

688 #ifde
STM32F10X_CL


689 
RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
);

690 
RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
);

693 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

694 
RCC_LSICmd
(
FuniڮS
 
NewS
);

695 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

696 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

697 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

698 
RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

699 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

700 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

702 #ifde
STM32F10X_CL


703 
RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

706 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

707 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

708 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

709 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

710 
RCC_MCOCfig
(
ut8_t
 
RCC_MCO
);

711 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

712 
RCC_CˬFg
();

713 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

714 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

716 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STF8B9~1.H

30 #ide
__STM32F10x_EXTI_H


31 
	#__STM32F10x_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
EXTI_Mode_Iru
 = 0x00,

59 
EXTI_Mode_Evt
 = 0x04

60 }
	tEXTIMode_TyDef
;

62 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

70 
EXTI_Trigg_Risg
 = 0x08,

71 
EXTI_Trigg_Flg
 = 0x0C,

72 
EXTI_Trigg_Risg_Flg
 = 0x10

73 }
	tEXTITrigg_TyDef
;

75 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

76 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

77 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

84 
ut32_t
 
EXTI_Le
;

87 
EXTIMode_TyDef
 
EXTI_Mode
;

90 
EXTITrigg_TyDef
 
EXTI_Trigg
;

93 
FuniڮS
 
EXTI_LeCmd
;

95 }
	tEXTI_InTyDef
;

109 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

110 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

111 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

112 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

113 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

114 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

115 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

116 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

117 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

118 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

119 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

120 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

121 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

122 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

123 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

124 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

125 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

126 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

127 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

129 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

131 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFFF00000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

132 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

133 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

134 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

135 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

136 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

137 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

138 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

139 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

140 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

141 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
))

	)

164 
EXTI_DeIn
();

165 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

166 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

167 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

168 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

169 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

170 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

171 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

173 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~1.H

30 #ide
__STM32F10x_ADC_H


31 
	#__STM32F10x_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut32_t
 
ADC_Mode
;

62 
FuniڮS
 
ADC_SnCvMode
;

66 
FuniڮS
 
ADC_CtuousCvMode
;

70 
ut32_t
 
ADC_ExTrigCv
;

74 
ut32_t
 
ADC_DaAlign
;

77 
ut8_t
 
ADC_NbrOfChl
;

80 }
	tADC_InTyDef
;

89 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

90 ((
PERIPH
=
ADC2
) || \

91 ((
PERIPH
=
ADC3
))

	)

93 
	#IS_ADC_DMA_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

94 ((
PERIPH
=
ADC3
))

	)

100 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

101 
	#ADC_Mode_RegInjecSimu
 ((
ut32_t
)0x00010000)

	)

102 
	#ADC_Mode_RegSimu_AɔTrig
 ((
ut32_t
)0x00020000)

	)

103 
	#ADC_Mode_InjecSimu_FaIl
 ((
ut32_t
)0x00030000)

	)

104 
	#ADC_Mode_InjecSimu_SlowIl
 ((
ut32_t
)0x00040000)

	)

105 
	#ADC_Mode_InjecSimu
 ((
ut32_t
)0x00050000)

	)

106 
	#ADC_Mode_RegSimu
 ((
ut32_t
)0x00060000)

	)

107 
	#ADC_Mode_FaIl
 ((
ut32_t
)0x00070000)

	)

108 
	#ADC_Mode_SlowIl
 ((
ut32_t
)0x00080000)

	)

109 
	#ADC_Mode_AɔTrig
 ((
ut32_t
)0x00090000)

	)

111 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

112 ((
MODE
=
ADC_Mode_RegInjecSimu
) || \

113 ((
MODE
=
ADC_Mode_RegSimu_AɔTrig
) || \

114 ((
MODE
=
ADC_Mode_InjecSimu_FaIl
) || \

115 ((
MODE
=
ADC_Mode_InjecSimu_SlowIl
) || \

116 ((
MODE
=
ADC_Mode_InjecSimu
) || \

117 ((
MODE
=
ADC_Mode_RegSimu
) || \

118 ((
MODE
=
ADC_Mode_FaIl
) || \

119 ((
MODE
=
ADC_Mode_SlowIl
) || \

120 ((
MODE
=
ADC_Mode_AɔTrig
))

	)

129 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000

	)

130 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x00020000

	)

131 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x00060000

	)

132 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x00080000

	)

133 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x000A0000

	)

134 
	#ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
 ((
ut32_t
)0x000C0000

	)

136 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x00040000

	)

137 
	#ADC_ExTrigCv_Ne
 ((
ut32_t
)0x000E0000

	)

139 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x00000000

	)

140 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x00020000

	)

141 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x00060000

	)

142 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x00080000

	)

143 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x000A0000

	)

144 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x000C0000

	)

146 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

147 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

148 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

149 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

150 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

151 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

152 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
) || \

153 ((
REGTRIG
=
ADC_ExTrigCv_Ne
) || \

154 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

155 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

156 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

157 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

158 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

159 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
))

	)

168 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

169 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

170 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

171 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

180 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

181 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

182 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

183 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

184 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

185 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

186 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

187 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

188 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

189 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

190 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

191 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

192 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

193 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

194 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

195 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

196 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

197 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

199 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

200 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

202 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| ((CHANNEL=
ADC_Chl_1
) || \

203 ((
CHANNEL
=
ADC_Chl_2
|| ((CHANNEL=
ADC_Chl_3
) || \

204 ((
CHANNEL
=
ADC_Chl_4
|| ((CHANNEL=
ADC_Chl_5
) || \

205 ((
CHANNEL
=
ADC_Chl_6
|| ((CHANNEL=
ADC_Chl_7
) || \

206 ((
CHANNEL
=
ADC_Chl_8
|| ((CHANNEL=
ADC_Chl_9
) || \

207 ((
CHANNEL
=
ADC_Chl_10
|| ((CHANNEL=
ADC_Chl_11
) || \

208 ((
CHANNEL
=
ADC_Chl_12
|| ((CHANNEL=
ADC_Chl_13
) || \

209 ((
CHANNEL
=
ADC_Chl_14
|| ((CHANNEL=
ADC_Chl_15
) || \

210 ((
CHANNEL
=
ADC_Chl_16
|| ((CHANNEL=
ADC_Chl_17
))

	)

219 
	#ADC_SameTime_1Cyes5
 ((
ut8_t
)0x00)

	)

220 
	#ADC_SameTime_7Cyes5
 ((
ut8_t
)0x01)

	)

221 
	#ADC_SameTime_13Cyes5
 ((
ut8_t
)0x02)

	)

222 
	#ADC_SameTime_28Cyes5
 ((
ut8_t
)0x03)

	)

223 
	#ADC_SameTime_41Cyes5
 ((
ut8_t
)0x04)

	)

224 
	#ADC_SameTime_55Cyes5
 ((
ut8_t
)0x05)

	)

225 
	#ADC_SameTime_71Cyes5
 ((
ut8_t
)0x06)

	)

226 
	#ADC_SameTime_239Cyes5
 ((
ut8_t
)0x07)

	)

227 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
) || \

228 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

229 ((
TIME
=
ADC_SameTime_13Cyes5
) || \

230 ((
TIME
=
ADC_SameTime_28Cyes5
) || \

231 ((
TIME
=
ADC_SameTime_41Cyes5
) || \

232 ((
TIME
=
ADC_SameTime_55Cyes5
) || \

233 ((
TIME
=
ADC_SameTime_71Cyes5
) || \

234 ((
TIME
=
ADC_SameTime_239Cyes5
))

	)

243 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00002000

	)

244 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00003000

	)

245 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00004000

	)

246 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00005000

	)

247 
	#ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
 ((
ut32_t
)0x00006000

	)

249 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00000000

	)

250 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00001000

	)

251 
	#ADC_ExTrigInjecCv_Ne
 ((
ut32_t
)0x00007000

	)

253 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00002000

	)

254 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x00003000

	)

255 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x00004000

	)

256 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x00005000

	)

257 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x00006000

	)

259 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_TRGO
) || \

260 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_CC4
) || \

261 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

262 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

263 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

264 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

265 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
) || \

266 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ne
) || \

267 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

268 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

269 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

270 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

271 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
))

	)

280 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

281 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

282 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

283 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

284 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

285 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

286 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

287 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

296 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

297 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

298 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

299 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

300 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

301 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

302 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

304 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

305 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

306 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

307 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

308 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

309 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

310 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

319 
	#ADC_IT_EOC
 ((
ut16_t
)0x0220)

	)

320 
	#ADC_IT_AWD
 ((
ut16_t
)0x0140)

	)

321 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0480)

	)

323 
	#IS_ADC_IT
(
IT
((((IT& (
ut16_t
)0xF81F=0x00&& ((IT!0x00))

	)

325 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

326 ((
IT
=
ADC_IT_JEOC
))

	)

335 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

336 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

337 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

338 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

339 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

340 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xE0=0x00&& ((FLAG!0x00))

	)

341 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_EOC
) || \

342 ((
FLAG
=
ADC_FLAG_JEOC
|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

343 ((
FLAG
=
ADC_FLAG_STRT
))

	)

352 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

362 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

372 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

382 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

393 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

402 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

412 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

434 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

435 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

436 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

437 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

438 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

439 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

440 
ADC_RetCibti
(
ADC_TyDef
* 
ADCx
);

441 
FgStus
 
ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
);

442 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

443 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

444 
ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

445 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

446 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

447 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

448 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

449 
ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

450 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

451 
ut32_t
 
ADC_GDuModeCvsiVue
();

452 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

453 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

454 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

455 
ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

456 
ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

457 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

458 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

459 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

460 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

461 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

462 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

463 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
, ut16_
LowThshd
);

464 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

465 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

466 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

467 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

468 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

469 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

471 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~2.H

30 #ide
__STM32F10x_BKP_H


31 
	#__STM32F10x_BKP_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

64 
	#BKP_TamrPLev_High
 ((
ut16_t
)0x0000)

	)

65 
	#BKP_TamrPLev_Low
 ((
ut16_t
)0x0001)

	)

66 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
(((LEVEL=
BKP_TamrPLev_High
) || \

67 ((
LEVEL
=
BKP_TamrPLev_Low
))

	)

76 
	#BKP_RTCOuutSour_Ne
 ((
ut16_t
)0x0000)

	)

77 
	#BKP_RTCOuutSour_CibClock
 ((
ut16_t
)0x0080)

	)

78 
	#BKP_RTCOuutSour_Arm
 ((
ut16_t
)0x0100)

	)

79 
	#BKP_RTCOuutSour_Secd
 ((
ut16_t
)0x0300)

	)

80 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
(((SOURCE=
BKP_RTCOuutSour_Ne
) || \

81 ((
SOURCE
=
BKP_RTCOuutSour_CibClock
) || \

82 ((
SOURCE
=
BKP_RTCOuutSour_Arm
) || \

83 ((
SOURCE
=
BKP_RTCOuutSour_Secd
))

	)

92 
	#BKP_DR1
 ((
ut16_t
)0x0004)

	)

93 
	#BKP_DR2
 ((
ut16_t
)0x0008)

	)

94 
	#BKP_DR3
 ((
ut16_t
)0x000C)

	)

95 
	#BKP_DR4
 ((
ut16_t
)0x0010)

	)

96 
	#BKP_DR5
 ((
ut16_t
)0x0014)

	)

97 
	#BKP_DR6
 ((
ut16_t
)0x0018)

	)

98 
	#BKP_DR7
 ((
ut16_t
)0x001C)

	)

99 
	#BKP_DR8
 ((
ut16_t
)0x0020)

	)

100 
	#BKP_DR9
 ((
ut16_t
)0x0024)

	)

101 
	#BKP_DR10
 ((
ut16_t
)0x0028)

	)

102 
	#BKP_DR11
 ((
ut16_t
)0x0040)

	)

103 
	#BKP_DR12
 ((
ut16_t
)0x0044)

	)

104 
	#BKP_DR13
 ((
ut16_t
)0x0048)

	)

105 
	#BKP_DR14
 ((
ut16_t
)0x004C)

	)

106 
	#BKP_DR15
 ((
ut16_t
)0x0050)

	)

107 
	#BKP_DR16
 ((
ut16_t
)0x0054)

	)

108 
	#BKP_DR17
 ((
ut16_t
)0x0058)

	)

109 
	#BKP_DR18
 ((
ut16_t
)0x005C)

	)

110 
	#BKP_DR19
 ((
ut16_t
)0x0060)

	)

111 
	#BKP_DR20
 ((
ut16_t
)0x0064)

	)

112 
	#BKP_DR21
 ((
ut16_t
)0x0068)

	)

113 
	#BKP_DR22
 ((
ut16_t
)0x006C)

	)

114 
	#BKP_DR23
 ((
ut16_t
)0x0070)

	)

115 
	#BKP_DR24
 ((
ut16_t
)0x0074)

	)

116 
	#BKP_DR25
 ((
ut16_t
)0x0078)

	)

117 
	#BKP_DR26
 ((
ut16_t
)0x007C)

	)

118 
	#BKP_DR27
 ((
ut16_t
)0x0080)

	)

119 
	#BKP_DR28
 ((
ut16_t
)0x0084)

	)

120 
	#BKP_DR29
 ((
ut16_t
)0x0088)

	)

121 
	#BKP_DR30
 ((
ut16_t
)0x008C)

	)

122 
	#BKP_DR31
 ((
ut16_t
)0x0090)

	)

123 
	#BKP_DR32
 ((
ut16_t
)0x0094)

	)

124 
	#BKP_DR33
 ((
ut16_t
)0x0098)

	)

125 
	#BKP_DR34
 ((
ut16_t
)0x009C)

	)

126 
	#BKP_DR35
 ((
ut16_t
)0x00A0)

	)

127 
	#BKP_DR36
 ((
ut16_t
)0x00A4)

	)

128 
	#BKP_DR37
 ((
ut16_t
)0x00A8)

	)

129 
	#BKP_DR38
 ((
ut16_t
)0x00AC)

	)

130 
	#BKP_DR39
 ((
ut16_t
)0x00B0)

	)

131 
	#BKP_DR40
 ((
ut16_t
)0x00B4)

	)

132 
	#BKP_DR41
 ((
ut16_t
)0x00B8)

	)

133 
	#BKP_DR42
 ((
ut16_t
)0x00BC)

	)

135 
	#IS_BKP_DR
(
DR
(((DR=
BKP_DR1
|| ((DR=
BKP_DR2
|| ((DR=
BKP_DR3
) || \

136 ((
DR
=
BKP_DR4
|| ((DR=
BKP_DR5
|| ((DR=
BKP_DR6
) || \

137 ((
DR
=
BKP_DR7
|| ((DR=
BKP_DR8
|| ((DR=
BKP_DR9
) || \

138 ((
DR
=
BKP_DR10
|| ((DR=
BKP_DR11
|| ((DR=
BKP_DR12
) || \

139 ((
DR
=
BKP_DR13
|| ((DR=
BKP_DR14
|| ((DR=
BKP_DR15
) || \

140 ((
DR
=
BKP_DR16
|| ((DR=
BKP_DR17
|| ((DR=
BKP_DR18
) || \

141 ((
DR
=
BKP_DR19
|| ((DR=
BKP_DR20
|| ((DR=
BKP_DR21
) || \

142 ((
DR
=
BKP_DR22
|| ((DR=
BKP_DR23
|| ((DR=
BKP_DR24
) || \

143 ((
DR
=
BKP_DR25
|| ((DR=
BKP_DR26
|| ((DR=
BKP_DR27
) || \

144 ((
DR
=
BKP_DR28
|| ((DR=
BKP_DR29
|| ((DR=
BKP_DR30
) || \

145 ((
DR
=
BKP_DR31
|| ((DR=
BKP_DR32
|| ((DR=
BKP_DR33
) || \

146 ((
DR
=
BKP_DR34
|| ((DR=
BKP_DR35
|| ((DR=
BKP_DR36
) || \

147 ((
DR
=
BKP_DR37
|| ((DR=
BKP_DR38
|| ((DR=
BKP_DR39
) || \

148 ((
DR
=
BKP_DR40
|| ((DR=
BKP_DR41
|| ((DR=
BKP_DR42
))

	)

150 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
((VALUE<0x7F)

	)

171 
BKP_DeIn
();

172 
BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
);

173 
BKP_TamrPCmd
(
FuniڮS
 
NewS
);

174 
BKP_ITCfig
(
FuniڮS
 
NewS
);

175 
BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
);

176 
BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
);

177 
BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
);

178 
ut16_t
 
BKP_RdBackupRegi
(ut16_
BKP_DR
);

179 
FgStus
 
BKP_GFgStus
();

180 
BKP_CˬFg
();

181 
ITStus
 
BKP_GITStus
();

182 
BKP_CˬITPdgB
();

184 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~3.H

30 #ide
__STM32F10x_CAN_H


31 
	#__STM32F10x_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

52 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

53 ((
PERIPH
=
CAN2
))

	)

61 
ut16_t
 
CAN_Psr
;

64 
ut8_t
 
CAN_Mode
;

68 
ut8_t
 
CAN_SJW
;

74 
ut8_t
 
CAN_BS1
;

78 
ut8_t
 
CAN_BS2
;

83 
FuniڮS
 
CAN_TTCM
;

87 
FuniڮS
 
CAN_ABOM
;

91 
FuniڮS
 
CAN_AWUM
;

95 
FuniڮS
 
CAN_NART
;

99 
FuniڮS
 
CAN_RFLM
;

103 
FuniڮS
 
CAN_TXFP
;

106 } 
	tCAN_InTyDef
;

114 
ut16_t
 
CAN_FrIdHigh
;

118 
ut16_t
 
CAN_FrIdLow
;

122 
ut16_t
 
CAN_FrMaskIdHigh
;

127 
ut16_t
 
CAN_FrMaskIdLow
;

132 
ut16_t
 
CAN_FrFIFOAssignmt
;

135 
ut8_t
 
CAN_FrNumb
;

137 
ut8_t
 
CAN_FrMode
;

140 
ut8_t
 
CAN_FrS
;

143 
FuniڮS
 
CAN_FrAivi
;

145 } 
	tCAN_FrInTyDef
;

153 
ut32_t
 
StdId
;

156 
ut32_t
 
ExtId
;

159 
ut8_t
 
IDE
;

163 
ut8_t
 
RTR
;

167 
ut8_t
 
DLC
;

171 
ut8_t
 
Da
[8];

173 } 
	tCTxMsg
;

181 
ut32_t
 
StdId
;

184 
ut32_t
 
ExtId
;

187 
ut8_t
 
IDE
;

191 
ut8_t
 
RTR
;

195 
ut8_t
 
DLC
;

198 
ut8_t
 
Da
[8];

201 
ut8_t
 
FMI
;

204 } 
	tCRxMsg
;

218 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

219 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

229 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

230 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

231 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

232 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

234 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

235 ((
MODE
=
CAN_Mode_LoBack
)|| \

236 ((
MODE
=
CAN_Mode_St
) || \

237 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

247 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

248 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

249 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

252 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

253 ((
MODE
=
CAN_OtgMode_Nm
)|| \

254 ((
MODE
=
CAN_OtgMode_S˕
))

	)

264 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

265 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

276 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

277 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

278 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

279 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

281 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

282 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

291 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

292 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

293 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

294 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

295 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

296 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

297 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

298 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

299 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

300 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

301 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

302 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

303 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

304 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

305 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

306 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

308 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

317 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

318 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

319 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

320 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

321 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

322 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

323 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

324 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

326 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

336 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

345 #ide
STM32F10X_CL


346 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<13)

	)

348 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

358 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

359 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

361 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

362 ((
MODE
=
CAN_FrMode_IdLi
))

	)

371 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

372 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

374 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

375 ((
SCALE
=
CAN_FrS_32b
))

	)

385 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

386 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

387 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

388 ((
FIFO
=
CAN_FrFIFO1
))

	)

396 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

405 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

406 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

407 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

408 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

418 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

419 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

420 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

421 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

430 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

431 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

432 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

442 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

443 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

444 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

445 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

455 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

456 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

458 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

468 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

469 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

479 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

480 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

491 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

492 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

493 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

494 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

495 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

496 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

497 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

498 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

513 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

514 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

515 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

518 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

519 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

520 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

521 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

522 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

523 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

526 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

527 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

532 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

533 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

534 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

535 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

537 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

538 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

539 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

540 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

541 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

542 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

543 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

544 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

546 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

547 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

548 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

549 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

550 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

562 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

565 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

566 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

567 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

568 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

569 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

570 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

573 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

574 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

577 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

578 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

579 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

580 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

581 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

584 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

585 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

586 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

589 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

590 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

591 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

592 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

593 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

594 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

595 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

597 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

598 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

599 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

600 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

601 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

602 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

611 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

612 
	#CANINITOK
 
CAN_InStus_Sucss


	)

613 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

614 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

615 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

616 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

617 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

618 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

619 
	#CANTXFAILE
 
CAN_TxStus_Faed


	)

620 
	#CANTXOK
 
CAN_TxStus_Ok


	)

621 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

622 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

623 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

624 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

625 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

626 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

648 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

651 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

652 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

653 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

654 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

655 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

656 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

659 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

660 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

661 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

664 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

665 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

666 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

670 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

671 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

672 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

675 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

676 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

677 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

680 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

681 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

682 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

683 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

684 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

686 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~4.H

30 #ide
__STM32F10x_CEC_H


31 
	#__STM32F10x_CEC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut16_t
 
CEC_BTimgMode
;

60 
ut16_t
 
CEC_BPiodMode
;

62 }
	tCEC_InTyDef
;

75 
	#CEC_BTimgStdMode
 ((
ut16_t
)0x00

	)

76 
	#CEC_BTimgEFeMode
 
CEC_CFGR_BTEM


	)

78 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
(((MODE=
CEC_BTimgStdMode
) || \

79 ((
MODE
=
CEC_BTimgEFeMode
))

	)

87 
	#CEC_BPiodStdMode
 ((
ut16_t
)0x00

	)

88 
	#CEC_BPiodFxibMode
 
CEC_CFGR_BPEM


	)

90 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
(((MODE=
CEC_BPiodStdMode
) || \

91 ((
MODE
=
CEC_BPiodFxibMode
))

	)

100 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

101 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

102 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

103 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

104 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TERR
|| ((IT=
CEC_IT_TBTRF
) || \

105 ((
IT
=
CEC_IT_RERR
|| ((IT=
CEC_IT_RBTF
))

	)

114 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

122 
	#IS_CEC_PRESCALER
(
PRESCALER
((PRESCALER<0x3FFF)

	)

135 
	#CEC_FLAG_BTE
 ((
ut32_t
)0x10010000)

	)

136 
	#CEC_FLAG_BPE
 ((
ut32_t
)0x10020000)

	)

137 
	#CEC_FLAG_RBTFE
 ((
ut32_t
)0x10040000)

	)

138 
	#CEC_FLAG_SBE
 ((
ut32_t
)0x10080000)

	)

139 
	#CEC_FLAG_ACKE
 ((
ut32_t
)0x10100000)

	)

140 
	#CEC_FLAG_LINE
 ((
ut32_t
)0x10200000)

	)

141 
	#CEC_FLAG_TBTFE
 ((
ut32_t
)0x10400000)

	)

146 
	#CEC_FLAG_TEOM
 ((
ut32_t
)0x00000002)

	)

147 
	#CEC_FLAG_TERR
 ((
ut32_t
)0x00000004)

	)

148 
	#CEC_FLAG_TBTRF
 ((
ut32_t
)0x00000008)

	)

149 
	#CEC_FLAG_RSOM
 ((
ut32_t
)0x00000010)

	)

150 
	#CEC_FLAG_REOM
 ((
ut32_t
)0x00000020)

	)

151 
	#CEC_FLAG_RERR
 ((
ut32_t
)0x00000040)

	)

152 
	#CEC_FLAG_RBTF
 ((
ut32_t
)0x00000080)

	)

154 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFF03=0x00&& ((FLAG!0x00))

	)

156 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_BTE
|| ((FLAG=
CEC_FLAG_BPE
) || \

157 ((
FLAG
=
CEC_FLAG_RBTFE
|| ((FLAG)=
CEC_FLAG_SBE
) || \

158 ((
FLAG
=
CEC_FLAG_ACKE
|| ((FLAG=
CEC_FLAG_LINE
) || \

159 ((
FLAG
=
CEC_FLAG_TBTFE
|| ((FLAG=
CEC_FLAG_TEOM
) || \

160 ((
FLAG
=
CEC_FLAG_TERR
|| ((FLAG=
CEC_FLAG_TBTRF
) || \

161 ((
FLAG
=
CEC_FLAG_RSOM
|| ((FLAG=
CEC_FLAG_REOM
) || \

162 ((
FLAG
=
CEC_FLAG_RERR
|| ((FLAG=
CEC_FLAG_RBTF
))

	)

183 
CEC_DeIn
();

184 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

185 
CEC_Cmd
(
FuniڮS
 
NewS
);

186 
CEC_ITCfig
(
FuniڮS
 
NewS
);

187 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

188 
CEC_SPsr
(
ut16_t
 
CEC_Psr
);

189 
CEC_SdDaBy
(
ut8_t
 
Da
);

190 
ut8_t
 
CEC_ReiveDaBy
();

191 
CEC_SOfMesge
();

192 
CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
);

193 
FgStus
 
CEC_GFgStus
(
ut32_t
 
CEC_FLAG
);

194 
CEC_CˬFg
(
ut32_t
 
CEC_FLAG
);

195 
ITStus
 
CEC_GITStus
(
ut8_t
 
CEC_IT
);

196 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

198 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f10x.h
"

58 
ut8_t
 
NVIC_IRQChl
;

63 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

67 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

121 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

122 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

123 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

124 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

133 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

134 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

135 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

136 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

137 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

138 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

147 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

149 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

151 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

153 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

155 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

158 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

159 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

160 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

161 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

162 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

164 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

166 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

168 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

178 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

179 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

180 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

181 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

202 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

203 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

204 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

205 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

206 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

208 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST12DF~1.C

29 
	~"m32f10x_c.h
"

89 
	$CRC_RetDR
()

92 
CRC
->
CR
 = 
CRC_CR_RESET
;

93 
	}
}

100 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

102 
CRC
->
DR
 = 
Da
;

104  (
CRC
->
DR
);

105 
	}
}

113 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

115 
ut32_t
 
dex
 = 0;

117 
dex
 = 0; index < 
BufrLgth
; index++)

119 
CRC
->
DR
 = 
pBufr
[
dex
];

121  (
CRC
->
DR
);

122 
	}
}

129 
ut32_t
 
	$CRC_GCRC
()

131  (
CRC
->
DR
);

132 
	}
}

139 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

141 
CRC
->
IDR
 = 
IDVue
;

142 
	}
}

149 
ut8_t
 
	$CRC_GIDRegi
()

151  (
CRC
->
IDR
);

152 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST1D4B~1.C

29 
	~"m32f10x_iwdg.h
"

55 
	#KR_KEY_Rd
 ((
ut16_t
)0xAAAA)

	)

56 
	#KR_KEY_Eb
 ((
ut16_t
)0xCCCC)

	)

98 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

101 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

102 
IWDG
->
KR
 = 
IWDG_WreAcss
;

103 
	}
}

118 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

121 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

122 
IWDG
->
PR
 = 
IWDG_Psr
;

123 
	}
}

131 
	$IWDG_SRd
(
ut16_t
 
Rd
)

134 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

135 
IWDG
->
RLR
 = 
Rd
;

136 
	}
}

144 
	$IWDG_RdCou
()

146 
IWDG
->
KR
 = 
KR_KEY_Rd
;

147 
	}
}

154 
	$IWDG_Eb
()

156 
IWDG
->
KR
 = 
KR_KEY_Eb
;

157 
	}
}

167 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

169 
FgStus
 
bus
 = 
RESET
;

171 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

172 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

174 
bus
 = 
SET
;

178 
bus
 = 
RESET
;

181  
bus
;

182 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST508A~1.C

29 
	~"m32f10x_c.h
"

50 
	#RTC_LSB_MASK
 ((
ut32_t
)0x0000FFFF

	)

51 
	#PRLH_MSB_MASK
 ((
ut32_t
)0x000F0000

	)

96 
	$RTC_ITCfig
(
ut16_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

99 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

100 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

102 i(
NewS
 !
DISABLE
)

104 
RTC
->
CRH
 |
RTC_IT
;

108 
RTC
->
CRH
 &(
ut16_t
)~
RTC_IT
;

110 
	}
}

117 
	$RTC_ECfigMode
()

120 
RTC
->
CRL
 |
RTC_CRL_CNF
;

121 
	}
}

128 
	$RTC_ExCfigMode
()

131 
RTC
->
CRL
 &(
ut16_t
)~((ut16_t)
RTC_CRL_CNF
);

132 
	}
}

139 
ut32_t
 
	$RTC_GCou
()

141 
ut16_t
 
high1
 = 0, 
high2
 = 0, 
low
 = 0;

143 
high1
 = 
RTC
->
CNTH
;

144 
low
 = 
RTC
->
CNTL
;

145 
high2
 = 
RTC
->
CNTH
;

147 i(
high1
 !
high2
)

150  (((
ut32_t

high2
 << 16 ) | 
RTC
->
CNTL
);

155  (((
ut32_t

high1
 << 16 ) | 
low
);

157 
	}
}

164 
	$RTC_SCou
(
ut32_t
 
CouVue
)

166 
	`RTC_ECfigMode
();

168 
RTC
->
CNTH
 = 
CouVue
 >> 16;

170 
RTC
->
CNTL
 = (
CouVue
 & 
RTC_LSB_MASK
);

171 
	`RTC_ExCfigMode
();

172 
	}
}

179 
	$RTC_SPsr
(
ut32_t
 
PsrVue
)

182 
	`as_m
(
	`IS_RTC_PRESCALER
(
PsrVue
));

184 
	`RTC_ECfigMode
();

186 
RTC
->
PRLH
 = (
PsrVue
 & 
PRLH_MSB_MASK
) >> 16;

188 
RTC
->
PRLL
 = (
PsrVue
 & 
RTC_LSB_MASK
);

189 
	`RTC_ExCfigMode
();

190 
	}
}

197 
	$RTC_SArm
(
ut32_t
 
ArmVue
)

199 
	`RTC_ECfigMode
();

201 
RTC
->
ALRH
 = 
ArmVue
 >> 16;

203 
RTC
->
ALRL
 = (
ArmVue
 & 
RTC_LSB_MASK
);

204 
	`RTC_ExCfigMode
();

205 
	}
}

212 
ut32_t
 
	$RTC_GDivid
()

214 
ut32_t
 
tmp
 = 0x00;

215 
tmp
 = ((
ut32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

216 
tmp
 |
RTC
->
DIVL
;

217  
tmp
;

218 
	}
}

226 
	$RTC_WaFLaTask
()

229 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
=(
ut16_t
)
RESET
)

232 
	}
}

242 
	$RTC_WaFSynchro
()

245 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG_RSF
;

247 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
=(
ut16_t
)
RESET
)

250 
	}
}

263 
FgStus
 
	$RTC_GFgStus
(
ut16_t
 
RTC_FLAG
)

265 
FgStus
 
bus
 = 
RESET
;

268 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

270 i((
RTC
->
CRL
 & 
RTC_FLAG
!(
ut16_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

292 
	$RTC_CˬFg
(
ut16_t
 
RTC_FLAG
)

295 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

298 
RTC
->
CRL
 &(
ut16_t
)~
RTC_FLAG
;

299 
	}
}

310 
ITStus
 
	$RTC_GITStus
(
ut16_t
 
RTC_IT
)

312 
ITStus
 
bus
 = 
RESET
;

314 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

316 
bus
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

317 i(((
RTC
->
CRH
 & 
RTC_IT
!(
ut16_t
)
RESET
&& (
bus
 != (uint16_t)RESET))

319 
bus
 = 
SET
;

323 
bus
 = 
RESET
;

325  
bus
;

326 
	}
}

337 
	$RTC_CˬITPdgB
(
ut16_t
 
RTC_IT
)

340 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

343 
RTC
->
CRL
 &(
ut16_t
)~
RTC_IT
;

344 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST53A5~1.C

29 
	~"m32f10x_i.h
"

30 
	~"m32f10x_rcc.h
"

55 
	#CR1_SPE_S
 ((
ut16_t
)0x0040)

	)

56 
	#CR1_SPE_Ret
 ((
ut16_t
)0xFFBF)

	)

59 
	#I2SCFGR_I2SE_S
 ((
ut16_t
)0x0400)

	)

60 
	#I2SCFGR_I2SE_Ret
 ((
ut16_t
)0xFBFF)

	)

63 
	#CR1_CRCNext_S
 ((
ut16_t
)0x1000)

	)

66 
	#CR1_CRCEN_S
 ((
ut16_t
)0x2000)

	)

67 
	#CR1_CRCEN_Ret
 ((
ut16_t
)0xDFFF)

	)

70 
	#CR2_SSOE_S
 ((
ut16_t
)0x0004)

	)

71 
	#CR2_SSOE_Ret
 ((
ut16_t
)0xFFFB)

	)

74 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0x3040)

	)

75 
	#I2SCFGR_CLEAR_Mask
 ((
ut16_t
)0xF040)

	)

78 
	#SPI_Mode_Se
 ((
ut16_t
)0xF7FF)

	)

79 
	#I2S_Mode_Se
 ((
ut16_t
)0x0800)

	)

82 
	#I2S2_CLOCK_SRC
 ((
ut32_t
)(0x00020000))

	)

83 
	#I2S3_CLOCK_SRC
 ((
ut32_t
)(0x00040000))

	)

84 
	#I2S_MUL_MASK
 ((
ut32_t
)(0x0000F000))

	)

85 
	#I2S_DIV_MASK
 ((
ut32_t
)(0x000000F0))

	)

125 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

128 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

130 i(
SPIx
 =
SPI1
)

133 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

137 i(
SPIx
 =
SPI2
)

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

142 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

146 i(
SPIx
 =
SPI3
)

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

151 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

154 
	}
}

164 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

166 
ut16_t
 
tmeg
 = 0;

169 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

172 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

173 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

174 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

175 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

176 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

177 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

178 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

179 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

180 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

184 
tmeg
 = 
SPIx
->
CR1
;

186 
tmeg
 &
CR1_CLEAR_Mask
;

195 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

196 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

197 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

198 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

200 
SPIx
->
CR1
 = 
tmeg
;

203 
SPIx
->
I2SCFGR
 &
SPI_Mode_Se
;

207 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

208 
	}
}

225 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

227 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

228 
ut32_t
 
tmp
 = 0;

229 
RCC_ClocksTyDef
 
RCC_Clocks
;

230 
ut32_t
 
sourock
 = 0;

233 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

234 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

235 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

236 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

237 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

238 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

239 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

243 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

244 
SPIx
->
I2SPR
 = 0x0002;

247 
tmeg
 = 
SPIx
->
I2SCFGR
;

250 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

252 
i2sodd
 = (
ut16_t
)0;

253 
i2sdiv
 = (
ut16_t
)2;

259 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

262 
ckngth
 = 1;

267 
ckngth
 = 2;

271 if(((
ut32_t
)
SPIx
=
SPI2_BASE
)

274 
tmp
 = 
I2S2_CLOCK_SRC
;

279 
tmp
 = 
I2S3_CLOCK_SRC
;

284 #ifde
STM32F10X_CL


285 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

288 
tmp
 = (
ut32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

291 if((
tmp
 > 5) && (tmp < 15))

294 
tmp
 += 2;

298 i(
tmp
 == 15)

301 
tmp
 = 20;

305 
sourock
 = (
ut32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

308 
sourock
 = (
ut32_t
((
HSE_Vue
 / sourock* 
tmp
 * 2);

313 
	`RCC_GClocksFq
(&
RCC_Clocks
);

316 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

320 
	`RCC_GClocksFq
(&
RCC_Clocks
);

323 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

327 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

330 
tmp
 = (
ut16_t
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

335 
tmp
 = (
ut16_t
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

339 
tmp
 =mp / 10;

342 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

345 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

348 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

352 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

355 
i2sdiv
 = 2;

356 
i2sodd
 = 0;

360 
SPIx
->
I2SPR
 = (
ut16_t
)(
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

363 
tmeg
 |(
ut16_t
)(
I2S_Mode_Se
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

364 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

365 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

368 
SPIx
->
I2SCFGR
 = 
tmeg
;

369 
	}
}

376 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

380 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

382 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

384 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

386 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

388 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

390 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

392 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

394 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

396 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

397 
	}
}

404 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

408 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

411 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

414 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

417 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

420 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

423 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

424 
	}
}

433 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

436 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

437 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

438 i(
NewS
 !
DISABLE
)

441 
SPIx
->
CR1
 |
CR1_SPE_S
;

446 
SPIx
->
CR1
 &
CR1_SPE_Ret
;

448 
	}
}

457 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

460 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

461 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

462 i(
NewS
 !
DISABLE
)

465 
SPIx
->
I2SCFGR
 |
I2SCFGR_I2SE_S
;

470 
SPIx
->
I2SCFGR
 &
I2SCFGR_I2SE_Ret
;

472 
	}
}

488 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

490 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

492 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

493 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

497 
pos
 = 
SPI_I2S_IT
 >> 4;

500 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

502 i(
NewS
 !
DISABLE
)

505 
SPIx
->
CR2
 |
mask
;

510 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

512 
	}
}

527 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

530 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

532 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

533 i(
NewS
 !
DISABLE
)

536 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

541 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

543 
	}
}

553 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

556 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

559 
SPIx
->
DR
 = 
Da
;

560 
	}
}

569 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

572 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

575  
SPIx
->
DR
;

576 
	}
}

587 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

590 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

591 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

592 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

595 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

600 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

602 
	}
}

611 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

614 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

615 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

616 i(
NewS
 !
DISABLE
)

619 
SPIx
->
CR2
 |
CR2_SSOE_S
;

624 
SPIx
->
CR2
 &
CR2_SSOE_Ret
;

626 
	}
}

637 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

640 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

641 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

643 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

645 
SPIx
->
CR1
 |
SPI_DaSize
;

646 
	}
}

653 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

656 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

659 
SPIx
->
CR1
 |
CR1_CRCNext_S
;

660 
	}
}

669 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

672 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

673 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

674 i(
NewS
 !
DISABLE
)

677 
SPIx
->
CR1
 |
CR1_CRCEN_S
;

682 
SPIx
->
CR1
 &
CR1_CRCEN_Ret
;

684 
	}
}

695 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

697 
ut16_t
 
eg
 = 0;

699 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

700 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

701 i(
SPI_CRC
 !
SPI_CRC_Rx
)

704 
eg
 = 
SPIx
->
TXCRCR
;

709 
eg
 = 
SPIx
->
RXCRCR
;

712  
eg
;

713 
	}
}

720 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

723 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

726  
SPIx
->
CRCPR
;

727 
	}
}

738 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

741 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

742 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

743 i(
SPI_Dei
 =
SPI_Dei_Tx
)

746 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

751 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

753 
	}
}

772 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

774 
FgStus
 
bus
 = 
RESET
;

776 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

777 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

779 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

782 
bus
 = 
SET
;

787 
bus
 = 
RESET
;

790  
bus
;

791 
	}
}

810 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

813 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

814 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

817 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

818 
	}
}

835 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

837 
ITStus
 
bus
 = 
RESET
;

838 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

841 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

842 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

845 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

848 
mask
 = 
SPI_I2S_IT
 >> 4;

851 
mask
 = 0x01 << itmask;

854 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

857 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

860 
bus
 = 
SET
;

865 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

889 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

891 
ut16_t
 
pos
 = 0;

893 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

894 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

897 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

900 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

901 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST57C7~1.C

29 
	~"m32f10x_rcc.h
"

53 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

59 
	#HSION_BNumb
 0x00

	)

60 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

63 
	#PLLON_BNumb
 0x18

	)

64 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

66 #ifde
STM32F10X_CL


68 
	#PLL2ON_BNumb
 0x1A

	)

69 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL2ON_BNumb
 * 4))

	)

72 
	#PLL3ON_BNumb
 0x1C

	)

73 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL3ON_BNumb
 * 4))

	)

77 
	#CSSON_BNumb
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

85 #ide
STM32F10X_CL


86 
	#USBPRE_BNumb
 0x16

	)

87 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

89 
	#OTGFSPRE_BNumb
 0x16

	)

90 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
OTGFSPRE_BNumb
 * 4))

	)

96 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

97 
	#RTCEN_BNumb
 0x0F

	)

98 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

101 
	#BDRST_BNumb
 0x10

	)

102 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

107 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

108 
	#LSION_BNumb
 0x00

	)

109 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

111 #ifde
STM32F10X_CL


115 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

116 
	#I2S2SRC_BNumb
 0x11

	)

117 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S2SRC_BNumb
 * 4))

	)

120 
	#I2S3SRC_BNumb
 0x12

	)

121 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S3SRC_BNumb
 * 4))

	)

127 
	#CR_HSEBYP_Ret
 ((
ut32_t
)0xFFFBFFFF)

	)

128 
	#CR_HSEBYP_S
 ((
ut32_t
)0x00040000)

	)

129 
	#CR_HSEON_Ret
 ((
ut32_t
)0xFFFEFFFF)

	)

130 
	#CR_HSEON_S
 ((
ut32_t
)0x00010000)

	)

131 
	#CR_HSITRIM_Mask
 ((
ut32_t
)0xFFFFFF07)

	)

134 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

135 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC2FFFF)

	)

137 
	#CFGR_PLL_Mask
 ((
ut32_t
)0xFFC0FFFF)

	)

140 
	#CFGR_PLLMu_Mask
 ((
ut32_t
)0x003C0000)

	)

141 
	#CFGR_PLLSRC_Mask
 ((
ut32_t
)0x00010000)

	)

142 
	#CFGR_PLLXTPRE_Mask
 ((
ut32_t
)0x00020000)

	)

143 
	#CFGR_SWS_Mask
 ((
ut32_t
)0x0000000C)

	)

144 
	#CFGR_SW_Mask
 ((
ut32_t
)0xFFFFFFFC)

	)

145 
	#CFGR_HPRE_Ret_Mask
 ((
ut32_t
)0xFFFFFF0F)

	)

146 
	#CFGR_HPRE_S_Mask
 ((
ut32_t
)0x000000F0)

	)

147 
	#CFGR_PPRE1_Ret_Mask
 ((
ut32_t
)0xFFFFF8FF)

	)

148 
	#CFGR_PPRE1_S_Mask
 ((
ut32_t
)0x00000700)

	)

149 
	#CFGR_PPRE2_Ret_Mask
 ((
ut32_t
)0xFFFFC7FF)

	)

150 
	#CFGR_PPRE2_S_Mask
 ((
ut32_t
)0x00003800)

	)

151 
	#CFGR_ADCPRE_Ret_Mask
 ((
ut32_t
)0xFFFF3FFF)

	)

152 
	#CFGR_ADCPRE_S_Mask
 ((
ut32_t
)0x0000C000)

	)

155 
	#CSR_RMVF_S
 ((
ut32_t
)0x01000000)

	)

157 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

159 
	#CFGR2_PREDIV1SRC
 ((
ut32_t
)0x00010000)

	)

160 
	#CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F)

	)

162 #ifde
STM32F10X_CL


163 
	#CFGR2_PREDIV2
 ((
ut32_t
)0x000000F0)

	)

164 
	#CFGR2_PLL2MUL
 ((
ut32_t
)0x00000F00)

	)

165 
	#CFGR2_PLL3MUL
 ((
ut32_t
)0x0000F000)

	)

169 
	#FLAG_Mask
 ((
ut8_t
)0x1F)

	)

172 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)0x40021009)

	)

175 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)0x4002100A)

	)

178 
	#CFGR_BYTE4_ADDRESS
 ((
ut32_t
)0x40021007)

	)

181 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

199 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

200 
__I
 
ut8_t
 
	gADCPscTab
[4] = {2, 4, 6, 8};

223 
	$RCC_DeIn
()

226 
RCC
->
CR
 |(
ut32_t
)0x00000001;

229 #ide
STM32F10X_CL


230 
RCC
->
CFGR
 &(
ut32_t
)0xF8FF0000;

232 
RCC
->
CFGR
 &(
ut32_t
)0xF0FF0000;

236 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

239 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

242 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

244 #ifde
STM32F10X_CL


246 
RCC
->
CR
 &(
ut32_t
)0xEBFFFFFF;

249 
RCC
->
CIR
 = 0x00FF0000;

252 
RCC
->
CFGR2
 = 0x00000000;

253 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

255 
RCC
->
CIR
 = 0x009F0000;

258 
RCC
->
CFGR2
 = 0x00000000;

261 
RCC
->
CIR
 = 0x009F0000;

264 
	}
}

276 
	$RCC_HSECfig
(
ut32_t
 
RCC_HSE
)

279 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

282 
RCC
->
CR
 &
CR_HSEON_Ret
;

284 
RCC
->
CR
 &
CR_HSEBYP_Ret
;

286 
RCC_HSE
)

288 
RCC_HSE_ON
:

290 
RCC
->
CR
 |
CR_HSEON_S
;

293 
RCC_HSE_Byss
:

295 
RCC
->
CR
 |
CR_HSEBYP_S
 | 
CR_HSEON_S
;

301 
	}
}

310 
EStus
 
	$RCC_WaFHSESUp
()

312 
__IO
 
ut32_t
 
SUpCou
 = 0;

313 
EStus
 
us
 = 
ERROR
;

314 
FgStus
 
HSEStus
 = 
RESET
;

319 
HSEStus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

320 
SUpCou
++;

321 } (
SUpCou
 !
HSE_STARTUP_TIMEOUT
&& (
HSEStus
 =
RESET
));

323 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

325 
us
 = 
SUCCESS
;

329 
us
 = 
ERROR
;

331  (
us
);

332 
	}
}

340 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

342 
ut32_t
 
tmeg
 = 0;

344 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

345 
tmeg
 = 
RCC
->
CR
;

347 
tmeg
 &
CR_HSITRIM_Mask
;

349 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

351 
RCC
->
CR
 = 
tmeg
;

352 
	}
}

360 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

364 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

365 
	}
}

384 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
RCC_PLLMul
)

386 
ut32_t
 
tmeg
 = 0;

389 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

390 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

392 
tmeg
 = 
RCC
->
CFGR
;

394 
tmeg
 &
CFGR_PLL_Mask
;

396 
tmeg
 |
RCC_PLLSour
 | 
RCC_PLLMul
;

398 
RCC
->
CFGR
 = 
tmeg
;

399 
	}
}

407 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

410 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

412 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

413 
	}
}

415 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
|| defed (
STM32F10X_CL
)

432 
	$RCC_PREDIV1Cfig
(
ut32_t
 
RCC_PREDIV1_Sour
, ut32_
RCC_PREDIV1_Div
)

434 
ut32_t
 
tmeg
 = 0;

437 
	`as_m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour
));

438 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

440 
tmeg
 = 
RCC
->
CFGR2
;

442 
tmeg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

444 
tmeg
 |
RCC_PREDIV1_Sour
 | 
RCC_PREDIV1_Div
 ;

446 
RCC
->
CFGR2
 = 
tmeg
;

447 
	}
}

450 #ifde
STM32F10X_CL


460 
	$RCC_PREDIV2Cfig
(
ut32_t
 
RCC_PREDIV2_Div
)

462 
ut32_t
 
tmeg
 = 0;

465 
	`as_m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

467 
tmeg
 = 
RCC
->
CFGR2
;

469 
tmeg
 &~
CFGR2_PREDIV2
;

471 
tmeg
 |
RCC_PREDIV2_Div
;

473 
RCC
->
CFGR2
 = 
tmeg
;

474 
	}
}

485 
	$RCC_PLL2Cfig
(
ut32_t
 
RCC_PLL2Mul
)

487 
ut32_t
 
tmeg
 = 0;

490 
	`as_m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

492 
tmeg
 = 
RCC
->
CFGR2
;

494 
tmeg
 &~
CFGR2_PLL2MUL
;

496 
tmeg
 |
RCC_PLL2Mul
;

498 
RCC
->
CFGR2
 = 
tmeg
;

499 
	}
}

511 
	$RCC_PLL2Cmd
(
FuniڮS
 
NewS
)

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 *(
__IO
 
ut32_t
 *
CR_PLL2ON_BB
 = (ut32_t)
NewS
;

517 
	}
}

529 
	$RCC_PLL3Cfig
(
ut32_t
 
RCC_PLL3Mul
)

531 
ut32_t
 
tmeg
 = 0;

534 
	`as_m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

536 
tmeg
 = 
RCC
->
CFGR2
;

538 
tmeg
 &~
CFGR2_PLL3MUL
;

540 
tmeg
 |
RCC_PLL3Mul
;

542 
RCC
->
CFGR2
 = 
tmeg
;

543 
	}
}

552 
	$RCC_PLL3Cmd
(
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 *(
__IO
 
ut32_t
 *
CR_PLL3ON_BB
 = (ut32_t)
NewS
;

558 
	}
}

570 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

572 
ut32_t
 
tmeg
 = 0;

574 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

575 
tmeg
 = 
RCC
->
CFGR
;

577 
tmeg
 &
CFGR_SW_Mask
;

579 
tmeg
 |
RCC_SYSCLKSour
;

581 
RCC
->
CFGR
 = 
tmeg
;

582 
	}
}

593 
ut8_t
 
	$RCC_GSYSCLKSour
()

595  ((
ut8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

596 
	}
}

614 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

616 
ut32_t
 
tmeg
 = 0;

618 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

619 
tmeg
 = 
RCC
->
CFGR
;

621 
tmeg
 &
CFGR_HPRE_Ret_Mask
;

623 
tmeg
 |
RCC_SYSCLK
;

625 
RCC
->
CFGR
 = 
tmeg
;

626 
	}
}

640 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

642 
ut32_t
 
tmeg
 = 0;

644 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

645 
tmeg
 = 
RCC
->
CFGR
;

647 
tmeg
 &
CFGR_PPRE1_Ret_Mask
;

649 
tmeg
 |
RCC_HCLK
;

651 
RCC
->
CFGR
 = 
tmeg
;

652 
	}
}

666 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

668 
ut32_t
 
tmeg
 = 0;

670 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

671 
tmeg
 = 
RCC
->
CFGR
;

673 
tmeg
 &
CFGR_PPRE2_Ret_Mask
;

675 
tmeg
 |
RCC_HCLK
 << 3;

677 
RCC
->
CFGR
 = 
tmeg
;

678 
	}
}

706 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

709 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

710 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

711 i(
NewS
 !
DISABLE
)

714 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

719 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

721 
	}
}

723 #ide
STM32F10X_CL


734 
	$RCC_USBCLKCfig
(
ut32_t
 
RCC_USBCLKSour
)

737 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

739 *(
__IO
 
ut32_t
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

740 
	}
}

752 
	$RCC_OTGFSCLKCfig
(
ut32_t
 
RCC_OTGFSCLKSour
)

755 
	`as_m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour
));

757 *(
__IO
 
ut32_t
 *
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour
;

758 
	}
}

772 
	$RCC_ADCCLKCfig
(
ut32_t
 
RCC_PCLK2
)

774 
ut32_t
 
tmeg
 = 0;

776 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

777 
tmeg
 = 
RCC
->
CFGR
;

779 
tmeg
 &
CFGR_ADCPRE_Ret_Mask
;

781 
tmeg
 |
RCC_PCLK2
;

783 
RCC
->
CFGR
 = 
tmeg
;

784 
	}
}

786 #ifde
STM32F10X_CL


798 
	$RCC_I2S2CLKCfig
(
ut32_t
 
RCC_I2S2CLKSour
)

801 
	`as_m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour
));

803 *(
__IO
 
ut32_t
 *
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour
;

804 
	}
}

817 
	$RCC_I2S3CLKCfig
(
ut32_t
 
RCC_I2S3CLKSour
)

820 
	`as_m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour
));

822 *(
__IO
 
ut32_t
 *
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour
;

823 
	}
}

835 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

838 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

841 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

843 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

845 
RCC_LSE
)

847 
RCC_LSE_ON
:

849 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

852 
RCC_LSE_Byss
:

854 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

860 
	}
}

868 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

871 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

872 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

873 
	}
}

885 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

888 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

890 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

891 
	}
}

899 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

902 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

903 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

904 
	}
}

914 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

916 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0, 
esc
 = 0;

918 #ifde 
STM32F10X_CL


919 
ut32_t
 
ediv1sour
 = 0, 
ediv1
 = 0, 
ediv2
 = 0, 
l2mu
 = 0;

922 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

923 
ut32_t
 
ediv1
 = 0;

927 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

929 
tmp
)

932 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

935 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

940 
lmu
 = 
RCC
->
CFGR
 & 
CFGR_PLLMu_Mask
;

941 
lsour
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

943 #ide
STM32F10X_CL


944 
lmu
 = (llmull >> 18) + 2;

946 i(
lsour
 == 0x00)

948 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

952 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

953 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

955 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

958 i((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
!(
ut32_t
)
RESET
)

960 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 >> 1* 
lmu
;

964 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
 * 
lmu
;

969 
lmu
 =llmull >> 18;

971 i(
lmu
 != 0x0D)

973 
lmu
 += 2;

977 
lmu
 = 13 / 2;

980 i(
lsour
 == 0x00)

982 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_VALUE
 >> 1* 
lmu
;

988 
ediv1sour
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

989 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

991 i(
ediv1sour
 == 0)

993 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

999 
ediv2
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

1000 
l2mu
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

1001 
RCC_Clocks
->
SYSCLK_Fqucy
 = (((
HSE_VALUE
 / 
ediv2
* 
l2mu
/ 
ediv1
* 
lmu
;

1008 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S_Mask
;

1015 
tmp
 =mp >> 4;

1016 
esc
 = 
APBAHBPscTab
[
tmp
];

1018 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S_Mask
;

1021 
tmp
 =mp >> 8;

1022 
esc
 = 
APBAHBPscTab
[
tmp
];

1024 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S_Mask
;

1027 
tmp
 =mp >> 11;

1028 
esc
 = 
APBAHBPscTab
[
tmp
];

1030 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1032 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S_Mask
;

1033 
tmp
 =mp >> 14;

1034 
esc
 = 
ADCPscTab
[
tmp
];

1036 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
 / 
esc
;

1037 
	}
}

1070 
	$RCC_AHBPhClockCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1073 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1074 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1076 i(
NewS
 !
DISABLE
)

1078 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1082 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1084 
	}
}

1101 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1104 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1105 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1108 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1112 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1114 
	}
}

1132 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1135 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1136 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1137 i(
NewS
 !
DISABLE
)

1139 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1143 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1145 
	}
}

1147 #ifde
STM32F10X_CL


1159 
	$RCC_AHBPhRetCmd
(
ut32_t
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1162 
	`as_m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPh
));

1163 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1165 i(
NewS
 !
DISABLE
)

1167 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1171 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1173 
	}
}

1191 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1194 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1195 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1196 i(
NewS
 !
DISABLE
)

1198 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1202 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1204 
	}
}

1222 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1225 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1227 i(
NewS
 !
DISABLE
)

1229 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1233 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1235 
	}
}

1243 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1246 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1247 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1248 
	}
}

1256 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

1259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1260 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

1261 
	}
}

1288 
	$RCC_MCOCfig
(
ut8_t
 
RCC_MCO
)

1291 
	`as_m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1294 *(
__IO
 
ut8_t
 *
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1295 
	}
}

1332 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1334 
ut32_t
 
tmp
 = 0;

1335 
ut32_t
 
ueg
 = 0;

1336 
FgStus
 
bus
 = 
RESET
;

1338 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1341 
tmp
 = 
RCC_FLAG
 >> 5;

1342 i(
tmp
 == 1)

1344 
ueg
 = 
RCC
->
CR
;

1346 i(
tmp
 == 2)

1348 
ueg
 = 
RCC
->
BDCR
;

1352 
ueg
 = 
RCC
->
CSR
;

1356 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1357 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1359 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1367  
bus
;

1368 
	}
}

1377 
	$RCC_CˬFg
()

1380 
RCC
->
CSR
 |
CSR_RMVF_S
;

1381 
	}
}

1408 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1410 
ITStus
 
bus
 = 
RESET
;

1412 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1415 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1417 
bus
 = 
SET
;

1421 
bus
 = 
RESET
;

1425  
bus
;

1426 
	}
}

1454 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1457 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1461 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1462 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST585B~1.C

29 
	~"m32f10x_fsmc.h
"

30 
	~"m32f10x_rcc.h
"

55 
	#BCR_MBKEN_S
 ((
ut32_t
)0x00000001)

	)

56 
	#BCR_MBKEN_Ret
 ((
ut32_t
)0x000FFFFE)

	)

57 
	#BCR_FACCEN_S
 ((
ut32_t
)0x00000040)

	)

60 
	#PCR_PBKEN_S
 ((
ut32_t
)0x00000004)

	)

61 
	#PCR_PBKEN_Ret
 ((
ut32_t
)0x000FFFFB)

	)

62 
	#PCR_ECCEN_S
 ((
ut32_t
)0x00000040)

	)

63 
	#PCR_ECCEN_Ret
 ((
ut32_t
)0x000FFFBF)

	)

64 
	#PCR_MemyTy_NAND
 ((
ut32_t
)0x00000008)

	)

108 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

111 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

114 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

116 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

121 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

123 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

124 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

125 
	}
}

135 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

138 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

140 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

143 
FSMC_Bk2
->
PCR2
 = 0x00000018;

144 
FSMC_Bk2
->
SR2
 = 0x00000040;

145 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

146 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

152 
FSMC_Bk3
->
PCR3
 = 0x00000018;

153 
FSMC_Bk3
->
SR3
 = 0x00000040;

154 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

155 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

157 
	}
}

164 
	$FSMC_PCCARDDeIn
()

167 
FSMC_Bk4
->
PCR4
 = 0x00000018;

168 
FSMC_Bk4
->
SR4
 = 0x00000000;

169 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

170 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

171 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

172 
	}
}

182 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

185 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

186 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

187 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

188 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

189 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

190 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

191 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

192 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

193 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

194 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

195 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

196 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

197 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

198 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

199 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

200 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

201 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

202 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

203 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

204 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

207 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

208 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

209 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

210 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

211 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

212 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

213 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

214 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

215 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

216 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

217 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

218 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

219 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

221 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

223 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_S
;

227 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

228 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

229 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

230 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

231 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

232 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

233 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

234 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

238 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

240 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

241 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

242 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

243 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

244 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

245 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

246 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

247 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

248 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

249 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

250 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

251 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

252 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

256 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

258 
	}
}

268 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

270 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

273 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

274 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

275 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

276 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

277 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

278 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

279 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

280 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

281 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

282 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

283 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

284 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

285 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

286 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

287 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

290 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

291 
PCR_MemyTy_NAND
 |

292 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

293 
FSMC_NANDInSu
->
FSMC_ECC
 |

294 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

295 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

296 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

299 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

300 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

301 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

302 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

305 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

306 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

307 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

308 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

310 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

313 
FSMC_Bk2
->
PCR2
 = 
tm
;

314 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

315 
FSMC_Bk2
->
PATT2
 = 
tmt
;

320 
FSMC_Bk3
->
PCR3
 = 
tm
;

321 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

322 
FSMC_Bk3
->
PATT3
 = 
tmt
;

324 
	}
}

334 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

337 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

338 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

339 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

341 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

342 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

343 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

344 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

346 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

347 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

348 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

349 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

350 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

351 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

352 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

353 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

356 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

357 
FSMC_MemyDaWidth_16b
 |

358 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

359 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

362 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

363 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

364 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

365 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

368 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

369 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

370 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

371 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

374 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

375 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

376 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

377 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

378 
	}
}

386 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

389 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

390 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

391 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

392 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

393 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

394 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

395 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

396 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

397 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

398 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

399 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

400 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

401 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

402 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

403 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

404 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

405 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

406 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

407 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

408 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

409 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

410 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

411 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

412 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

413 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

414 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

415 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

416 
	}
}

424 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

427 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

428 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

429 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

430 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

431 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

432 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

433 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

434 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

435 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

436 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

437 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

438 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

439 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

440 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

441 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

442 
	}
}

450 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

453 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

454 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

455 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

456 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

457 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

458 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

459 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

460 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

461 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

462 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

463 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

464 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

465 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

466 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

467 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

468 
	}
}

481 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

483 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

484 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 i(
NewS
 !
DISABLE
)

489 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_S
;

494 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_Ret
;

496 
	}
}

507 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

509 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

510 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

512 i(
NewS
 !
DISABLE
)

515 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

517 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_S
;

521 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_S
;

527 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

529 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_Ret
;

533 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_Ret
;

536 
	}
}

544 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

548 i(
NewS
 !
DISABLE
)

551 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_S
;

556 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_Ret
;

558 
	}
}

570 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

580 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_S
;

584 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_S
;

590 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

592 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_Ret
;

596 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_Ret
;

599 
	}
}

609 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

611 
ut32_t
 
eccv
 = 0x00000000;

613 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

616 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

621 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

624 (
eccv
);

625 
	}
}

643 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

645 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

646 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

647 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

649 i(
NewS
 !
DISABLE
)

652 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

654 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

657 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

659 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

664 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

670 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

673 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

676 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

678 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

683 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

686 
	}
}

703 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

705 
FgStus
 
bus
 = 
RESET
;

706 
ut32_t
 
tmp
 = 0x00000000;

709 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

710 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

712 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

714 
tmp
 = 
FSMC_Bk2
->
SR2
;

716 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

718 
tmp
 = 
FSMC_Bk3
->
SR3
;

723 
tmp
 = 
FSMC_Bk4
->
SR4
;

727 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

729 
bus
 = 
SET
;

733 
bus
 = 
RESET
;

736  
bus
;

737 
	}
}

753 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

756 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

757 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

759 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

761 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

763 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

765 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

770 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

772 
	}
}

788 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

790 
ITStus
 
bus
 = 
RESET
;

791 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

794 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

795 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

797 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

799 
tmp
 = 
FSMC_Bk2
->
SR2
;

801 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

803 
tmp
 = 
FSMC_Bk3
->
SR3
;

808 
tmp
 = 
FSMC_Bk4
->
SR4
;

811 
us
 = 
tmp
 & 
FSMC_IT
;

813 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

814 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

816 
bus
 = 
SET
;

820 
bus
 = 
RESET
;

822  
bus
;

823 
	}
}

839 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

842 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

843 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

845 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

847 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

849 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

851 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

856 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

858 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST5F15~1.C

29 
	~"m32f10x_dac.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

57 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

58 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

61 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

62 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

63 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

66 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

104 
	$DAC_DeIn
()

107 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

109 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

110 
	}
}

123 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

125 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

127 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

128 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

129 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

130 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

133 
tmeg1
 = 
DAC
->
CR
;

135 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

142 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

143 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | DAC_InSu->
DAC_OuutBufr
);

145 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

147 
DAC
->
CR
 = 
tmeg1
;

148 
	}
}

156 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

160 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

162 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

164 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

166 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

167 
	}
}

179 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

182 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

183 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

184 i(
NewS
 !
DISABLE
)

187 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

192 
DAC
->
CR
 &~(
DAC_CR_EN1
 << 
DAC_Chl
);

194 
	}
}

195 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

209 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

212 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

213 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

214 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

216 i(
NewS
 !
DISABLE
)

219 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

224 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

226 
	}
}

239 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

242 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

244 i(
NewS
 !
DISABLE
)

247 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

252 
DAC
->
CR
 &~(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

254 
	}
}

266 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

271 i(
NewS
 !
DISABLE
)

274 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

279 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

281 
	}
}

290 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

293 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

294 i(
NewS
 !
DISABLE
)

297 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
 ;

302 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

304 
	}
}

320 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

323 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

324 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

326 i(
NewS
 !
DISABLE
)

329 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

334 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

336 
	}
}

348 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

350 
__IO
 
ut32_t
 
tmp
 = 0;

353 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

354 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

356 
tmp
 = (
ut32_t
)
DAC_BASE
;

357 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

360 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

361 
	}
}

373 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

375 
__IO
 
ut32_t
 
tmp
 = 0;

378 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

379 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

381 
tmp
 = (
ut32_t
)
DAC_BASE
;

382 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

385 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

386 
	}
}

402 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

404 
ut32_t
 
da
 = 0, 
tmp
 = 0;

407 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

408 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

412 i(
DAC_Align
 =
DAC_Align_8b_R
)

414 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

418 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

421 
tmp
 = (
ut32_t
)
DAC_BASE
;

422 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

425 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

426 
	}
}

436 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

438 
__IO
 
ut32_t
 
tmp
 = 0;

441 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

443 
tmp
 = (
ut32_t

DAC_BASE
 ;

444 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

447  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

448 
	}
}

450 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

462 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

464 
FgStus
 
bus
 = 
RESET
;

466 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

467 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

470 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

473 
bus
 = 
SET
;

478 
bus
 = 
RESET
;

481  
bus
;

482 
	}
}

495 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

498 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

499 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

502 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

503 
	}
}

516 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

518 
ITStus
 
bus
 = 
RESET
;

519 
ut32_t
 
abˡus
 = 0;

522 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

523 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

526 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

529 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

532 
bus
 = 
SET
;

537 
bus
 = 
RESET
;

540  
bus
;

541 
	}
}

554 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

557 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

558 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

561 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

562 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST7656~1.C

29 
	~"m32f10x_gpio.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

59 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

60 
	#EVOE_BNumb
 ((
ut8_t
)0x07)

	)

61 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32+ (
EVOE_BNumb
 * 4))

	)

66 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

67 
	#MII_RMII_SEL_BNumb
 ((
u8
)0x17)

	)

68 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

71 
	#EVCR_PORTPINCONFIG_MASK
 ((
ut16_t
)0xFF80)

	)

72 
	#LSB_MASK
 ((
ut16_t
)0xFFFF)

	)

73 
	#DBGAFR_POSITION_MASK
 ((
ut32_t
)0x000F0000)

	)

74 
	#DBGAFR_SWJCFG_MASK
 ((
ut32_t
)0xF0FFFFFF)

	)

75 
	#DBGAFR_LOCATION_MASK
 ((
ut32_t
)0x00200000)

	)

76 
	#DBGAFR_NUMBITS_MASK
 ((
ut32_t
)0x00100000)

	)

114 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

117 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

119 i(
GPIOx
 =
GPIOA
)

121 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
ENABLE
);

122 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
DISABLE
);

124 i(
GPIOx
 =
GPIOB
)

126 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
ENABLE
);

127 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
DISABLE
);

129 i(
GPIOx
 =
GPIOC
)

131 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
ENABLE
);

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
DISABLE
);

134 i(
GPIOx
 =
GPIOD
)

136 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
ENABLE
);

137 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
DISABLE
);

139 i(
GPIOx
 =
GPIOE
)

141 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
ENABLE
);

142 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
DISABLE
);

144 i(
GPIOx
 =
GPIOF
)

146 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
ENABLE
);

147 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
DISABLE
);

151 i(
GPIOx
 =
GPIOG
)

153 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
ENABLE
);

154 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
DISABLE
);

157 
	}
}

165 
	$GPIO_AFIODeIn
()

167 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
ENABLE
);

168 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
DISABLE
);

169 
	}
}

179 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

181 
ut32_t
 
cutmode
 = 0x00, 
cu
 = 0x00, 
ppos
 = 0x00, 
pos
 = 0x00;

182 
ut32_t
 
tmeg
 = 0x00, 
pmask
 = 0x00;

184 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

185 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

186 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

189 
cutmode
 = ((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x0F);

190 i((((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

193 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

195 
cutmode
 |(
ut32_t
)
GPIO_InSu
->
GPIO_Sed
;

199 i(((
ut32_t
)
GPIO_InSu
->
GPIO_P
 & ((uint32_t)0x00FF)) != 0x00)

201 
tmeg
 = 
GPIOx
->
CRL
;

202 
ppos
 = 0x00;inpos < 0x08;inpos++)

204 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

206 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

207 i(
cu
 =
pos
)

209 
pos
 = 
ppos
 << 2;

211 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

212 
tmeg
 &~
pmask
;

214 
tmeg
 |(
cutmode
 << 
pos
);

216 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

218 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< 
ppos
);

223 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

225 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< 
ppos
);

230 
GPIOx
->
CRL
 = 
tmeg
;

234 i(
GPIO_InSu
->
GPIO_P
 > 0x00FF)

236 
tmeg
 = 
GPIOx
->
CRH
;

237 
ppos
 = 0x00;inpos < 0x08;inpos++)

239 
pos
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

241 
cu
 = ((
GPIO_InSu
->
GPIO_P
& 
pos
);

242 i(
cu
 =
pos
)

244 
pos
 = 
ppos
 << 2;

246 
pmask
 = ((
ut32_t
)0x0F<< 
pos
;

247 
tmeg
 &~
pmask
;

249 
tmeg
 |(
cutmode
 << 
pos
);

251 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

253 
GPIOx
->
BRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

256 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

258 
GPIOx
->
BSRR
 = (((
ut32_t
)0x01<< (
ppos
 + 0x08));

262 
GPIOx
->
CRH
 = 
tmeg
;

264 
	}
}

272 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

275 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

276 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

277 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

278 
	}
}

287 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

289 
ut8_t
 
bus
 = 0x00;

292 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

293 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

295 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

297 
bus
 = (
ut8_t
)
B_SET
;

301 
bus
 = (
ut8_t
)
B_RESET
;

303  
bus
;

304 
	}
}

311 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

314 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

316  ((
ut16_t
)
GPIOx
->
IDR
);

317 
	}
}

326 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

328 
ut8_t
 
bus
 = 0x00;

330 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

331 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

333 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

335 
bus
 = (
ut8_t
)
B_SET
;

339 
bus
 = (
ut8_t
)
B_RESET
;

341  
bus
;

342 
	}
}

349 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
ODR
);

355 
	}
}

364 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

367 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

368 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

370 
GPIOx
->
BSRR
 = 
GPIO_P
;

371 
	}
}

380 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

383 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

386 
GPIOx
->
BRR
 = 
GPIO_P
;

387 
	}
}

400 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

403 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

404 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

405 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

407 i(
BV
 !
B_RESET
)

409 
GPIOx
->
BSRR
 = 
GPIO_P
;

413 
GPIOx
->
BRR
 = 
GPIO_P
;

415 
	}
}

423 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

426 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

428 
GPIOx
->
ODR
 = 
PtV
;

429 
	}
}

438 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

440 
ut32_t
 
tmp
 = 0x00010000;

443 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

444 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

446 
tmp
 |
GPIO_P
;

448 
GPIOx
->
LCKR
 = 
tmp
;

450 
GPIOx
->
LCKR
 = 
GPIO_P
;

452 
GPIOx
->
LCKR
 = 
tmp
;

454 
tmp
 = 
GPIOx
->
LCKR
;

456 
tmp
 = 
GPIOx
->
LCKR
;

457 
	}
}

468 
	$GPIO_EvtOuutCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

470 
ut32_t
 
tmeg
 = 0x00;

472 
	`as_m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PtSour
));

473 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

475 
tmeg
 = 
AFIO
->
EVCR
;

477 
tmeg
 &
EVCR_PORTPINCONFIG_MASK
;

478 
tmeg
 |(
ut32_t
)
GPIO_PtSour
 << 0x04;

479 
tmeg
 |
GPIO_PSour
;

480 
AFIO
->
EVCR
 = 
tmeg
;

481 
	}
}

489 
	$GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 *(
__IO
 
ut32_t
 *
EVCR_EVOE_BB
 = (ut32_t)
NewS
;

495 
	}
}

555 
	$GPIO_PRemCfig
(
ut32_t
 
GPIO_Rem
, 
FuniڮS
 
NewS
)

557 
ut32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tmeg
 = 0x00, 
tmpmask
 = 0x00;

560 
	`as_m
(
	`IS_GPIO_REMAP
(
GPIO_Rem
));

561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

565 
tmeg
 = 
AFIO
->
MAPR2
;

569 
tmeg
 = 
AFIO
->
MAPR
;

572 
tmpmask
 = (
GPIO_Rem
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

573 
tmp
 = 
GPIO_Rem
 & 
LSB_MASK
;

575 i((
GPIO_Rem
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

577 
tmeg
 &
DBGAFR_SWJCFG_MASK
;

578 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

580 i((
GPIO_Rem
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

582 
tmp1
 = ((
ut32_t
)0x03<< 
tmpmask
;

583 
tmeg
 &~
tmp1
;

584 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

588 
tmeg
 &~(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

589 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

592 i(
NewS
 !
DISABLE
)

594 
tmeg
 |(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

597 if((
GPIO_Rem
 & 0x80000000) == 0x80000000)

599 
AFIO
->
MAPR2
 = 
tmeg
;

603 
AFIO
->
MAPR
 = 
tmeg
;

605 
	}
}

615 
	$GPIO_EXTILeCfig
(
ut8_t
 
GPIO_PtSour
, ut8_
GPIO_PSour
)

617 
ut32_t
 
tmp
 = 0x00;

619 
	`as_m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PtSour
));

620 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

622 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
GPIO_PSour
 & (
ut8_t
)0x03));

623 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] &~
tmp
;

624 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] |(((
ut32_t
)
GPIO_PtSour
<< (0x04 * (GPIO_PSour & (
ut8_t
)0x03)));

625 
	}
}

636 
	$GPIO_ETH_MedICfig
(
ut32_t
 
GPIO_ETH_MedI
)

638 
	`as_m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedI
));

641 *(
__IO
 
ut32_t
 *
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedI
;

642 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST7B0D~1.C

29 
	~"m32f10x_ash.h
"

53 
	#ACR_LATENCY_Mask
 ((
ut32_t
)0x00000038)

	)

54 
	#ACR_HLFCYA_Mask
 ((
ut32_t
)0xFFFFFFF7)

	)

55 
	#ACR_PRFTBE_Mask
 ((
ut32_t
)0xFFFFFFEF)

	)

58 
	#ACR_PRFTBS_Mask
 ((
ut32_t
)0x00000020)

	)

61 
	#CR_PG_S
 ((
ut32_t
)0x00000001)

	)

62 
	#CR_PG_Ret
 ((
ut32_t
)0x00001FFE)

	)

63 
	#CR_PER_S
 ((
ut32_t
)0x00000002)

	)

64 
	#CR_PER_Ret
 ((
ut32_t
)0x00001FFD)

	)

65 
	#CR_MER_S
 ((
ut32_t
)0x00000004)

	)

66 
	#CR_MER_Ret
 ((
ut32_t
)0x00001FFB)

	)

67 
	#CR_OPTPG_S
 ((
ut32_t
)0x00000010)

	)

68 
	#CR_OPTPG_Ret
 ((
ut32_t
)0x00001FEF)

	)

69 
	#CR_OPTER_S
 ((
ut32_t
)0x00000020)

	)

70 
	#CR_OPTER_Ret
 ((
ut32_t
)0x00001FDF)

	)

71 
	#CR_STRT_S
 ((
ut32_t
)0x00000040)

	)

72 
	#CR_LOCK_S
 ((
ut32_t
)0x00000080)

	)

75 
	#RDPRT_Mask
 ((
ut32_t
)0x00000002)

	)

76 
	#WRP0_Mask
 ((
ut32_t
)0x000000FF)

	)

77 
	#WRP1_Mask
 ((
ut32_t
)0x0000FF00)

	)

78 
	#WRP2_Mask
 ((
ut32_t
)0x00FF0000)

	)

79 
	#WRP3_Mask
 ((
ut32_t
)0xFF000000)

	)

80 
	#OB_USER_BFB2
 ((
ut16_t
)0x0008)

	)

83 
	#FLASH_BANK1_END_ADDRESS
 ((
ut32_t
)0x807FFFF)

	)

86 
	#ETimeout
 ((
ut32_t
)0x000B0000)

	)

87 
	#ProgmTimeout
 ((
ut32_t
)0x00002000)

	)

255 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

257 
ut32_t
 
tmeg
 = 0;

260 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

263 
tmeg
 = 
FLASH
->
ACR
;

266 
tmeg
 &
ACR_LATENCY_Mask
;

267 
tmeg
 |
FLASH_Lcy
;

270 
FLASH
->
ACR
 = 
tmeg
;

271 
	}
}

282 
	$FLASH_HfCyeAcssCmd
(
ut32_t
 
FLASH_HfCyeAcss
)

285 
	`as_m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HfCyeAcss
));

288 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

289 
FLASH
->
ACR
 |
FLASH_HfCyeAcss
;

290 
	}
}

301 
	$FLASH_PtchBufrCmd
(
ut32_t
 
FLASH_PtchBufr
)

304 
	`as_m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_PtchBufr
));

307 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

308 
FLASH
->
ACR
 |
FLASH_PtchBufr
;

309 
	}
}

320 
	$FLASH_Uock
()

323 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

324 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

326 #ifde
STM32F10X_XL


328 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

329 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

331 
	}
}

341 
	$FLASH_UockBk1
()

344 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

345 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

346 
	}
}

348 #ifde
STM32F10X_XL


355 
	$FLASH_UockBk2
()

358 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

359 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

361 
	}
}

373 
	$FLASH_Lock
()

376 
FLASH
->
CR
 |
CR_LOCK_S
;

378 #ifde
STM32F10X_XL


380 
FLASH
->
CR2
 |
CR_LOCK_S
;

382 
	}
}

393 
	$FLASH_LockBk1
()

396 
FLASH
->
CR
 |
CR_LOCK_S
;

397 
	}
}

399 #ifde
STM32F10X_XL


406 
	$FLASH_LockBk2
()

409 
FLASH
->
CR2
 |
CR_LOCK_S
;

410 
	}
}

420 
FLASH_Stus
 
	$FLASH_EPage
(
ut32_t
 
Page_Addss
)

422 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

424 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Page_Addss
));

426 #ifde
STM32F10X_XL


427 if(
Page_Addss
 < 
FLASH_BANK1_END_ADDRESS
)

430 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

431 if(
us
 =
FLASH_COMPLETE
)

434 
FLASH
->
CR
|
CR_PER_S
;

435 
FLASH
->
AR
 = 
Page_Addss
;

436 
FLASH
->
CR
|
CR_STRT_S
;

439 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

442 
FLASH
->
CR
 &
CR_PER_Ret
;

448 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

449 if(
us
 =
FLASH_COMPLETE
)

452 
FLASH
->
CR2
|
CR_PER_S
;

453 
FLASH
->
AR2
 = 
Page_Addss
;

454 
FLASH
->
CR2
|
CR_STRT_S
;

457 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

460 
FLASH
->
CR2
 &
CR_PER_Ret
;

465 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

467 if(
us
 =
FLASH_COMPLETE
)

470 
FLASH
->
CR
|
CR_PER_S
;

471 
FLASH
->
AR
 = 
Page_Addss
;

472 
FLASH
->
CR
|
CR_STRT_S
;

475 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

478 
FLASH
->
CR
 &
CR_PER_Ret
;

483  
us
;

484 
	}
}

493 
FLASH_Stus
 
	$FLASH_EAPages
()

495 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

497 #ifde
STM32F10X_XL


499 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

501 if(
us
 =
FLASH_COMPLETE
)

504 
FLASH
->
CR
 |
CR_MER_S
;

505 
FLASH
->
CR
 |
CR_STRT_S
;

508 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

511 
FLASH
->
CR
 &
CR_MER_Ret
;

513 if(
us
 =
FLASH_COMPLETE
)

516 
FLASH
->
CR2
 |
CR_MER_S
;

517 
FLASH
->
CR2
 |
CR_STRT_S
;

520 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

523 
FLASH
->
CR2
 &
CR_MER_Ret
;

527 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

528 if(
us
 =
FLASH_COMPLETE
)

531 
FLASH
->
CR
 |
CR_MER_S
;

532 
FLASH
->
CR
 |
CR_STRT_S
;

535 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

538 
FLASH
->
CR
 &
CR_MER_Ret
;

543  
us
;

544 
	}
}

556 
FLASH_Stus
 
	$FLASH_EABk1Pages
()

558 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

560 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

562 if(
us
 =
FLASH_COMPLETE
)

565 
FLASH
->
CR
 |
CR_MER_S
;

566 
FLASH
->
CR
 |
CR_STRT_S
;

569 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ETimeout
);

572 
FLASH
->
CR
 &
CR_MER_Ret
;

575  
us
;

576 
	}
}

578 #ifde
STM32F10X_XL


586 
FLASH_Stus
 
	$FLASH_EABk2Pages
()

588 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

590 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

592 if(
us
 =
FLASH_COMPLETE
)

595 
FLASH
->
CR2
 |
CR_MER_S
;

596 
FLASH
->
CR2
 |
CR_STRT_S
;

599 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ETimeout
);

602 
FLASH
->
CR2
 &
CR_MER_Ret
;

605  
us
;

606 
	}
}

617 
FLASH_Stus
 
	$FLASH_EOiBys
()

619 
ut16_t
 
rdmp
 = 
RDP_Key
;

621 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

624 if(
	`FLASH_GRdOutPreiStus
(!
RESET
)

626 
rdmp
 = 0x00;

630 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

631 if(
us
 =
FLASH_COMPLETE
)

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

635 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

638 
FLASH
->
CR
 |
CR_OPTER_S
;

639 
FLASH
->
CR
 |
CR_STRT_S
;

641 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

643 if(
us
 =
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &
CR_OPTER_Ret
;

649 
FLASH
->
CR
 |
CR_OPTPG_S
;

651 
OB
->
RDP
 = (
ut16_t
)
rdmp
;

653 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

655 if(
us
 !
FLASH_TIMEOUT
)

658 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

663 i(
us
 !
FLASH_TIMEOUT
)

666 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

671  
us
;

672 
	}
}

682 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

684 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

685 
__IO
 
ut32_t
 
tmp
 = 0;

688 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

690 #ifde
STM32F10X_XL


691 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

694 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

695 if(
us
 =
FLASH_COMPLETE
)

699 
FLASH
->
CR
 |
CR_PG_S
;

701 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

703 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

705 if(
us
 =
FLASH_COMPLETE
)

709 
tmp
 = 
Addss
 + 2;

711 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

714 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

717 
FLASH
->
CR
 &
CR_PG_Ret
;

722 
FLASH
->
CR
 &
CR_PG_Ret
;

726 if(
Addss
 =(
FLASH_BANK1_END_ADDRESS
 - 1))

729 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

731 if(
us
 =
FLASH_COMPLETE
)

735 
FLASH
->
CR
 |
CR_PG_S
;

737 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

740 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

743 
FLASH
->
CR
 &
CR_PG_Ret
;

748 
FLASH
->
CR
 &
CR_PG_Ret
;

752 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

754 if(
us
 =
FLASH_COMPLETE
)

758 
FLASH
->
CR2
 |
CR_PG_S
;

759 
tmp
 = 
Addss
 + 2;

761 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

764 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

767 
FLASH
->
CR2
 &
CR_PG_Ret
;

772 
FLASH
->
CR2
 &
CR_PG_Ret
;

778 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

780 if(
us
 =
FLASH_COMPLETE
)

784 
FLASH
->
CR2
 |
CR_PG_S
;

786 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

788 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

790 if(
us
 =
FLASH_COMPLETE
)

794 
tmp
 = 
Addss
 + 2;

796 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

799 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

802 
FLASH
->
CR2
 &
CR_PG_Ret
;

807 
FLASH
->
CR2
 &
CR_PG_Ret
;

813 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

815 if(
us
 =
FLASH_COMPLETE
)

819 
FLASH
->
CR
 |
CR_PG_S
;

821 *(
__IO
 
ut16_t
*)
Addss
 = (ut16_t)
Da
;

823 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

825 if(
us
 =
FLASH_COMPLETE
)

829 
tmp
 = 
Addss
 + 2;

831 *(
__IO
 
ut16_t
*
tmp
 = 
Da
 >> 16;

834 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

837 
FLASH
->
CR
 &
CR_PG_Ret
;

842 
FLASH
->
CR
 &
CR_PG_Ret
;

848  
us
;

849 
	}
}

859 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

861 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

863 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

865 #ifde
STM32F10X_XL


867 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

869 if(
Addss
 < 
FLASH_BANK1_END_ADDRESS
)

871 if(
us
 =
FLASH_COMPLETE
)

874 
FLASH
->
CR
 |
CR_PG_S
;

876 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

878 
us
 = 
	`FLASH_WaFLaBk1Oti
(
ProgmTimeout
);

881 
FLASH
->
CR
 &
CR_PG_Ret
;

886 if(
us
 =
FLASH_COMPLETE
)

889 
FLASH
->
CR2
 |
CR_PG_S
;

891 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

893 
us
 = 
	`FLASH_WaFLaBk2Oti
(
ProgmTimeout
);

896 
FLASH
->
CR2
 &
CR_PG_Ret
;

901 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

903 if(
us
 =
FLASH_COMPLETE
)

906 
FLASH
->
CR
 |
CR_PG_S
;

908 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

910 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

913 
FLASH
->
CR
 &
CR_PG_Ret
;

918  
us
;

919 
	}
}

930 
FLASH_Stus
 
	$FLASH_ProgmOiByDa
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

932 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

934 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

935 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

937 if(
us
 =
FLASH_COMPLETE
)

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

941 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

943 
FLASH
->
CR
 |
CR_OPTPG_S
;

944 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

947 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

948 if(
us
 !
FLASH_TIMEOUT
)

951 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

955  
us
;

956 
	}
}

976 
FLASH_Stus
 
	$FLASH_EbWrePrei
(
ut32_t
 
FLASH_Pages
)

978 
ut16_t
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

980 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

983 
	`as_m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

985 
FLASH_Pages
 = (
ut32_t
)(~FLASH_Pages);

986 
WRP0_Da
 = (
ut16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

987 
WRP1_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

988 
WRP2_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

989 
WRP3_Da
 = (
ut16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

992 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

994 if(
us
 =
FLASH_COMPLETE
)

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

998 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

999 
FLASH
->
CR
 |
CR_OPTPG_S
;

1000 if(
WRP0_Da
 != 0xFF)

1002 
OB
->
WRP0
 = 
WRP0_Da
;

1005 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1007 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

1009 
OB
->
WRP1
 = 
WRP1_Da
;

1012 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1014 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

1016 
OB
->
WRP2
 = 
WRP2_Da
;

1019 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1022 if((
us
 =
FLASH_COMPLETE
)&& (
WRP3_Da
 != 0xFF))

1024 
OB
->
WRP3
 = 
WRP3_Da
;

1027 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1030 if(
us
 !
FLASH_TIMEOUT
)

1033 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1037  
us
;

1038 
	}
}

1050 
FLASH_Stus
 
	$FLASH_RdOutPrei
(
FuniڮS
 
NewS
)

1052 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1054 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1055 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1056 if(
us
 =
FLASH_COMPLETE
)

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1060 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1061 
FLASH
->
CR
 |
CR_OPTER_S
;

1062 
FLASH
->
CR
 |
CR_STRT_S
;

1064 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1065 if(
us
 =
FLASH_COMPLETE
)

1068 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1070 
FLASH
->
CR
 |
CR_OPTPG_S
;

1071 if(
NewS
 !
DISABLE
)

1073 
OB
->
RDP
 = 0x00;

1077 
OB
->
RDP
 = 
RDP_Key
;

1080 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

1082 if(
us
 !
FLASH_TIMEOUT
)

1085 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1090 if(
us
 !
FLASH_TIMEOUT
)

1093 
FLASH
->
CR
 &
CR_OPTER_Ret
;

1098  
us
;

1099 
	}
}

1119 
FLASH_Stus
 
	$FLASH_UrOiByCfig
(
ut16_t
 
OB_IWDG
, ut16_
OB_STOP
, ut16_
OB_STDBY
)

1121 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1124 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1125 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1126 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1130 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1133 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1135 if(
us
 =
FLASH_COMPLETE
)

1138 
FLASH
->
CR
 |
CR_OPTPG_S
;

1140 
OB
->
USER
 = 
OB_IWDG
 | (
ut16_t
)(
OB_STOP
 | (ut16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1143 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1144 if(
us
 !
FLASH_TIMEOUT
)

1147 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1151  
us
;

1152 
	}
}

1154 #ifde
STM32F10X_XL


1173 
FLASH_Stus
 
	$FLASH_BoCfig
(
ut16_t
 
FLASH_BOOT
)

1175 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1176 
	`as_m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1179 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1182 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1184 if(
us
 =
FLASH_COMPLETE
)

1187 
FLASH
->
CR
 |
CR_OPTPG_S
;

1189 if(
FLASH_BOOT
 =
FLASH_BOOT_Bk1
)

1191 
OB
->
USER
 |
OB_USER_BFB2
;

1195 
OB
->
USER
 &(
ut16_t
)(~(ut16_t)(
OB_USER_BFB2
));

1198 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

1199 if(
us
 !
FLASH_TIMEOUT
)

1202 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

1206  
us
;

1207 
	}
}

1217 
ut32_t
 
	$FLASH_GUrOiBy
()

1220  (
ut32_t
)(
FLASH
->
OBR
 >> 2);

1221 
	}
}

1229 
ut32_t
 
	$FLASH_GWrePreiOiBy
()

1232  (
ut32_t
)(
FLASH
->
WRPR
);

1233 
	}
}

1241 
FgStus
 
	$FLASH_GRdOutPreiStus
()

1243 
FgStus
 
adoutus
 = 
RESET
;

1244 i((
FLASH
->
OBR
 & 
RDPRT_Mask
!(
ut32_t
)
RESET
)

1246 
adoutus
 = 
SET
;

1250 
adoutus
 = 
RESET
;

1252  
adoutus
;

1253 
	}
}

1261 
FgStus
 
	$FLASH_GPtchBufrStus
()

1263 
FgStus
 
bus
 = 
RESET
;

1265 i((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
!(
ut32_t
)
RESET
)

1267 
bus
 = 
SET
;

1271 
bus
 = 
RESET
;

1274  
bus
;

1275 
	}
}

1291 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1293 #ifde
STM32F10X_XL


1295 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1296 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1298 if((
FLASH_IT
 & 0x80000000) != 0x0)

1300 if(
NewS
 !
DISABLE
)

1303 
FLASH
->
CR2
 |(
FLASH_IT
 & 0x7FFFFFFF);

1308 
FLASH
->
CR2
 &~(
ut32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1313 if(
NewS
 !
DISABLE
)

1316 
FLASH
->
CR
 |
FLASH_IT
;

1321 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1326 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1327 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1329 if(
NewS
 !
DISABLE
)

1332 
FLASH
->
CR
 |
FLASH_IT
;

1337 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1340 
	}
}

1358 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1360 
FgStus
 
bus
 = 
RESET
;

1362 #ifde
STM32F10X_XL


1364 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1365 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1367 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1369 
bus
 = 
SET
;

1373 
bus
 = 
RESET
;

1378 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1380 if((
FLASH
->
SR2
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1382 
bus
 = 
SET
;

1386 
bus
 = 
RESET
;

1391 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1393 
bus
 = 
SET
;

1397 
bus
 = 
RESET
;

1403 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1404 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1406 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
ut32_t
)
RESET
)

1408 
bus
 = 
SET
;

1412 
bus
 = 
RESET
;

1417 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1419 
bus
 = 
SET
;

1423 
bus
 = 
RESET
;

1429  
bus
;

1430 
	}
}

1444 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1446 #ifde
STM32F10X_XL


1448 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1450 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1453 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1458 
FLASH
->
SR
 = 
FLASH_FLAG
;

1463 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1466 
FLASH
->
SR
 = 
FLASH_FLAG
;

1468 
	}
}

1478 
FLASH_Stus
 
	$FLASH_GStus
()

1480 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1482 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1484 
ashus
 = 
FLASH_BUSY
;

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1490 
ashus
 = 
FLASH_ERROR_PG
;

1494 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1496 
ashus
 = 
FLASH_ERROR_WRP
;

1500 
ashus
 = 
FLASH_COMPLETE
;

1505  
ashus
;

1506 
	}
}

1516 
FLASH_Stus
 
	$FLASH_GBk1Stus
()

1518 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1520 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
=
FLASH_FLAG_BSY
)

1522 
ashus
 = 
FLASH_BUSY
;

1526 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1528 
ashus
 = 
FLASH_ERROR_PG
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1534 
ashus
 = 
FLASH_ERROR_WRP
;

1538 
ashus
 = 
FLASH_COMPLETE
;

1543  
ashus
;

1544 
	}
}

1546 #ifde
STM32F10X_XL


1554 
FLASH_Stus
 
	$FLASH_GBk2Stus
()

1556 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1558 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1560 
ashus
 = 
FLASH_BUSY
;

1564 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1566 
ashus
 = 
FLASH_ERROR_PG
;

1570 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1572 
ashus
 = 
FLASH_ERROR_WRP
;

1576 
ashus
 = 
FLASH_COMPLETE
;

1581  
ashus
;

1582 
	}
}

1596 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
ut32_t
 
Timeout
)

1598 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1601 
us
 = 
	`FLASH_GBk1Stus
();

1603 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

1605 
us
 = 
	`FLASH_GBk1Stus
();

1606 
Timeout
--;

1608 if(
Timeout
 == 0x00 )

1610 
us
 = 
FLASH_TIMEOUT
;

1613  
us
;

1614 
	}
}

1624 
FLASH_Stus
 
	$FLASH_WaFLaBk1Oti
(
ut32_t
 
Timeout
)

1626 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1629 
us
 = 
	`FLASH_GBk1Stus
();

1631 (
us
 =
FLASH_FLAG_BANK1_BSY
&& (
Timeout
 != 0x00))

1633 
us
 = 
	`FLASH_GBk1Stus
();

1634 
Timeout
--;

1636 if(
Timeout
 == 0x00 )

1638 
us
 = 
FLASH_TIMEOUT
;

1641  
us
;

1642 
	}
}

1644 #ifde
STM32F10X_XL


1652 
FLASH_Stus
 
	$FLASH_WaFLaBk2Oti
(
ut32_t
 
Timeout
)

1654 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1657 
us
 = 
	`FLASH_GBk2Stus
();

1659 (
us
 =(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)&& (
Timeout
 != 0x00))

1661 
us
 = 
	`FLASH_GBk2Stus
();

1662 
Timeout
--;

1664 if(
Timeout
 == 0x00 )

1666 
us
 = 
FLASH_TIMEOUT
;

1669  
us
;

1670 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST866E~1.C

29 
	~"m32f10x_u.h
"

30 
	~"m32f10x_rcc.h
"

53 
	#CR1_UE_S
 ((
ut16_t
)0x2000

	)

54 
	#CR1_UE_Ret
 ((
ut16_t
)0xDFFF

	)

56 
	#CR1_WAKE_Mask
 ((
ut16_t
)0xF7FF

	)

58 
	#CR1_RWU_S
 ((
ut16_t
)0x0002

	)

59 
	#CR1_RWU_Ret
 ((
ut16_t
)0xFFFD

	)

60 
	#CR1_SBK_S
 ((
ut16_t
)0x0001

	)

61 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xE9F3

	)

62 
	#CR2_Addss_Mask
 ((
ut16_t
)0xFFF0

	)

64 
	#CR2_LINEN_S
 ((
ut16_t
)0x4000

	)

65 
	#CR2_LINEN_Ret
 ((
ut16_t
)0xBFFF

	)

67 
	#CR2_LBDL_Mask
 ((
ut16_t
)0xFFDF

	)

68 
	#CR2_STOP_CLEAR_Mask
 ((
ut16_t
)0xCFFF

	)

69 
	#CR2_CLOCK_CLEAR_Mask
 ((
ut16_t
)0xF0FF

	)

71 
	#CR3_SCEN_S
 ((
ut16_t
)0x0020

	)

72 
	#CR3_SCEN_Ret
 ((
ut16_t
)0xFFDF

	)

74 
	#CR3_NACK_S
 ((
ut16_t
)0x0010

	)

75 
	#CR3_NACK_Ret
 ((
ut16_t
)0xFFEF

	)

77 
	#CR3_HDSEL_S
 ((
ut16_t
)0x0008

	)

78 
	#CR3_HDSEL_Ret
 ((
ut16_t
)0xFFF7

	)

80 
	#CR3_IRLP_Mask
 ((
ut16_t
)0xFFFB

	)

81 
	#CR3_CLEAR_Mask
 ((
ut16_t
)0xFCFF

	)

83 
	#CR3_IREN_S
 ((
ut16_t
)0x0002

	)

84 
	#CR3_IREN_Ret
 ((
ut16_t
)0xFFFD

	)

85 
	#GTPR_LSB_Mask
 ((
ut16_t
)0x00FF

	)

86 
	#GTPR_MSB_Mask
 ((
ut16_t
)0xFF00

	)

87 
	#IT_Mask
 ((
ut16_t
)0x001F

	)

90 
	#CR1_OVER8_S
 ((
u16
)0x8000

	)

91 
	#CR1_OVER8_Ret
 ((
u16
)0x7FFF

	)

94 
	#CR3_ONEBITE_S
 ((
u16
)0x0800

	)

95 
	#CR3_ONEBITE_Ret
 ((
u16
)0xF7FF

	)

136 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

139 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

141 i(
USARTx
 =
USART1
)

143 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

144 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

146 i(
USARTx
 =
USART2
)

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

151 i(
USARTx
 =
USART3
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

156 i(
USARTx
 =
UART4
)

158 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

159 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

163 i(
USARTx
 =
UART5
)

165 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

166 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

169 
	}
}

182 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

184 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

185 
ut32_t
 
gdivid
 = 0x00;

186 
ut32_t
 
aiڮdivid
 = 0x00;

187 
ut32_t
 
uxba
 = 0;

188 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

190 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

191 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

192 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

193 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

194 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

195 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

196 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

198 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

200 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

203 
uxba
 = (
ut32_t
)
USARTx
;

206 
tmeg
 = 
USARTx
->
CR2
;

208 
tmeg
 &
CR2_STOP_CLEAR_Mask
;

211 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

214 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

217 
tmeg
 = 
USARTx
->
CR1
;

219 
tmeg
 &
CR1_CLEAR_Mask
;

224 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

225 
USART_InSu
->
USART_Mode
;

227 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

230 
tmeg
 = 
USARTx
->
CR3
;

232 
tmeg
 &
CR3_CLEAR_Mask
;

235 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

237 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

241 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

242 i(
uxba
 =
USART1_BASE
)

244 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

248 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

252 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

255 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

260 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

262 
tmeg
 = (
gdivid
 / 100) << 4;

265 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

268 i((
USARTx
->
CR1
 & 
CR1_OVER8_S
) != 0)

270 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

274 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

278 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

279 
	}
}

287 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

290 
USART_InSu
->
USART_BaudRe
 = 9600;

291 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

292 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

293 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

294 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

295 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

296 
	}
}

308 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

310 
ut32_t
 
tmeg
 = 0x00;

312 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

313 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

314 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

315 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

316 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

319 
tmeg
 = 
USARTx
->
CR2
;

321 
tmeg
 &
CR2_CLOCK_CLEAR_Mask
;

327 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

328 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

330 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

331 
	}
}

339 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

342 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

343 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

344 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

345 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

346 
	}
}

357 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

360 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

361 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

363 i(
NewS
 !
DISABLE
)

366 
USARTx
->
CR1
 |
CR1_UE_S
;

371 
USARTx
->
CR1
 &
CR1_UE_Ret
;

373 
	}
}

394 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

396 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

397 
ut32_t
 
uxba
 = 0x00;

399 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

400 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

401 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

403 i(
USART_IT
 =
USART_IT_CTS
)

405 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

408 
uxba
 = (
ut32_t
)
USARTx
;

411 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

414 
pos
 = 
USART_IT
 & 
IT_Mask
;

415 
mask
 = (((
ut32_t
)0x01<< 
pos
);

417 i(
ug
 == 0x01)

419 
uxba
 += 0x0C;

421 i(
ug
 == 0x02)

423 
uxba
 += 0x10;

427 
uxba
 += 0x14;

429 i(
NewS
 !
DISABLE
)

431 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

435 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

437 
	}
}

454 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

457 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

458 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

459 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

460 i(
NewS
 !
DISABLE
)

464 
USARTx
->
CR3
 |
USART_DMAReq
;

470 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

472 
	}
}

482 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

485 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

486 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

489 
USARTx
->
CR2
 &
CR2_Addss_Mask
;

491 
USARTx
->
CR2
 |
USART_Addss
;

492 
	}
}

505 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

508 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

509 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

511 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

512 
USARTx
->
CR1
 |
USART_WakeUp
;

513 
	}
}

524 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

527 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
USARTx
->
CR1
 |
CR1_RWU_S
;

538 
USARTx
->
CR1
 &
CR1_RWU_Ret
;

540 
	}
}

553 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

556 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

557 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

559 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

560 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

561 
	}
}

572 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

575 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

576 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

578 i(
NewS
 !
DISABLE
)

581 
USARTx
->
CR2
 |
CR2_LINEN_S
;

586 
USARTx
->
CR2
 &
CR2_LINEN_Ret
;

588 
	}
}

598 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

601 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

602 
	`as_m
(
	`IS_USART_DATA
(
Da
));

605 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

606 
	}
}

615 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

618 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

621  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

622 
	}
}

631 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

634 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

637 
USARTx
->
CR1
 |
CR1_SBK_S
;

638 
	}
}

647 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

650 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

653 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

655 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

656 
	}
}

667 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

670 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

673 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

675 
USARTx
->
GTPR
 |
USART_Psr
;

676 
	}
}

686 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

689 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

690 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

691 i(
NewS
 !
DISABLE
)

694 
USARTx
->
CR3
 |
CR3_SCEN_S
;

699 
USARTx
->
CR3
 &
CR3_SCEN_Ret
;

701 
	}
}

711 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

714 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

715 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 i(
NewS
 !
DISABLE
)

719 
USARTx
->
CR3
 |
CR3_NACK_S
;

724 
USARTx
->
CR3
 &
CR3_NACK_Ret
;

726 
	}
}

737 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

741 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

743 i(
NewS
 !
DISABLE
)

746 
USARTx
->
CR3
 |
CR3_HDSEL_S
;

751 
USARTx
->
CR3
 &
CR3_HDSEL_Ret
;

753 
	}
}

768 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

771 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 i(
NewS
 !
DISABLE
)

777 
USARTx
->
CR1
 |
CR1_OVER8_S
;

782 
USARTx
->
CR1
 &
CR1_OVER8_Ret
;

784 
	}
}

795 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

798 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

799 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

801 i(
NewS
 !
DISABLE
)

804 
USARTx
->
CR3
 |
CR3_ONEBITE_S
;

809 
USARTx
->
CR3
 &
CR3_ONEBITE_Ret
;

811 
	}
}

824 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

827 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

828 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

830 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

831 
USARTx
->
CR3
 |
USART_IrDAMode
;

832 
	}
}

843 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

846 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

847 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

849 i(
NewS
 !
DISABLE
)

852 
USARTx
->
CR3
 |
CR3_IREN_S
;

857 
USARTx
->
CR3
 &
CR3_IREN_Ret
;

859 
	}
}

880 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

882 
FgStus
 
bus
 = 
RESET
;

884 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

885 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

887 i(
USART_FLAG
 =
USART_FLAG_CTS
)

889 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

892 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

894 
bus
 = 
SET
;

898 
bus
 = 
RESET
;

900  
bus
;

901 
	}
}

929 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

932 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

933 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

935 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

937 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

940 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

941 
	}
}

963 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

965 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

966 
ITStus
 
bus
 = 
RESET
;

968 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

969 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

971 i(
USART_IT
 =
USART_IT_CTS
)

973 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

977 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

979 
mask
 = 
USART_IT
 & 
IT_Mask
;

980 
mask
 = (
ut32_t
)0x01 << itmask;

982 i(
ug
 == 0x01)

984 
mask
 &
USARTx
->
CR1
;

986 i(
ug
 == 0x02)

988 
mask
 &
USARTx
->
CR2
;

992 
mask
 &
USARTx
->
CR3
;

995 
bpos
 = 
USART_IT
 >> 0x08;

996 
bpos
 = (
ut32_t
)0x01 << bitpos;

997 
bpos
 &
USARTx
->
SR
;

998 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1000 
bus
 = 
SET
;

1004 
bus
 = 
RESET
;

1007  
bus
;

1008 
	}
}

1037 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1039 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1041 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1042 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1044 i(
USART_IT
 =
USART_IT_CTS
)

1046 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1049 
bpos
 = 
USART_IT
 >> 0x08;

1050 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1051 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1052 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST92BF~1.C

29 
	~"m32f10x_sdio.h
"

30 
	~"m32f10x_rcc.h
"

46 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

52 
	#CLKEN_BNumb
 0x08

	)

53 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

58 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

59 
	#SDIOSUSPEND_BNumb
 0x0B

	)

60 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

63 
	#ENCMDCOMPL_BNumb
 0x0C

	)

64 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

67 
	#NIEN_BNumb
 0x0D

	)

68 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

71 
	#ATACMD_BNumb
 0x0E

	)

72 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

77 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

78 
	#DMAEN_BNumb
 0x03

	)

79 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

82 
	#RWSTART_BNumb
 0x08

	)

83 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

86 
	#RWSTOP_BNumb
 0x09

	)

87 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

90 
	#RWMOD_BNumb
 0x0A

	)

91 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

94 
	#SDIOEN_BNumb
 0x0B

	)

95 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

102 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

107 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

112 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

117 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

120 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

167 
	$SDIO_DeIn
()

169 
SDIO
->
POWER
 = 0x00000000;

170 
SDIO
->
CLKCR
 = 0x00000000;

171 
SDIO
->
ARG
 = 0x00000000;

172 
SDIO
->
CMD
 = 0x00000000;

173 
SDIO
->
DTIMER
 = 0x00000000;

174 
SDIO
->
DLEN
 = 0x00000000;

175 
SDIO
->
DCTRL
 = 0x00000000;

176 
SDIO
->
ICR
 = 0x00C007FF;

177 
SDIO
->
MASK
 = 0x00000000;

178 
	}
}

187 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

189 
ut32_t
 
tmeg
 = 0;

192 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

193 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

194 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

195 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

196 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

200 
tmeg
 = 
SDIO
->
CLKCR
;

203 
tmeg
 &
CLKCR_CLEAR_MASK
;

211 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

212 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

213 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

216 
SDIO
->
CLKCR
 = 
tmeg
;

217 
	}
}

225 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

228 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

229 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

230 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

231 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

232 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

233 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

234 
	}
}

241 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

244 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

246 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

247 
	}
}

257 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

260 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

262 
SDIO
->
POWER
 = 
SDIO_PowS
;

263 
	}
}

274 
ut32_t
 
	$SDIO_GPowS
()

276  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

277 
	}
}

312 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

315 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

316 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
SDIO
->
MASK
 |
SDIO_IT
;

326 
SDIO
->
MASK
 &~
SDIO_IT
;

328 
	}
}

336 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

339 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

341 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

342 
	}
}

351 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

353 
ut32_t
 
tmeg
 = 0;

356 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

357 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

358 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

359 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

363 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

367 
tmeg
 = 
SDIO
->
CMD
;

369 
tmeg
 &
CMD_CLEAR_MASK
;

374 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


375 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

378 
SDIO
->
CMD
 = 
tmeg
;

379 
	}
}

387 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

390 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

391 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

392 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

393 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

394 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

395 
	}
}

402 
ut8_t
 
	$SDIO_GCommdReڣ
()

404  (
ut8_t
)(
SDIO
->
RESPCMD
);

405 
	}
}

417 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

419 
__IO
 
ut32_t
 
tmp
 = 0;

422 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

424 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

426  (*(
__IO
 
ut32_t
 *
tmp
);

427 
	}
}

436 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

438 
ut32_t
 
tmeg
 = 0;

441 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

442 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

443 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

444 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

445 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

449 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

453 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

457 
tmeg
 = 
SDIO
->
DCTRL
;

459 
tmeg
 &
DCTRL_CLEAR_MASK
;

464 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


465 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

468 
SDIO
->
DCTRL
 = 
tmeg
;

469 
	}
}

477 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

480 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

481 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

482 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

483 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

484 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

485 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

486 
	}
}

493 
ut32_t
 
	$SDIO_GDaCou
()

495  
SDIO
->
DCOUNT
;

496 
	}
}

503 
ut32_t
 
	$SDIO_RdDa
()

505  
SDIO
->
FIFO
;

506 
	}
}

513 
	$SDIO_WreDa
(
ut32_t
 
Da
)

515 
SDIO
->
FIFO
 = 
Da
;

516 
	}
}

523 
ut32_t
 
	$SDIO_GFIFOCou
()

525  
SDIO
->
FIFOCNT
;

526 
	}
}

534 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

537 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

539 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

540 
	}
}

548 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

551 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

553 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

554 
	}
}

564 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

567 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

569 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

570 
	}
}

578 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

584 
	}
}

592 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

597 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

598 
	}
}

606 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

611 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

612 
	}
}

619 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

625 
	}
}

632 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

637 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

638 
	}
}

671 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

673 
FgStus
 
bus
 = 
RESET
;

676 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

678 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

680 
bus
 = 
SET
;

684 
bus
 = 
RESET
;

686  
bus
;

687 
	}
}

709 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

712 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

714 
SDIO
->
ICR
 = 
SDIO_FLAG
;

715 
	}
}

748 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

750 
ITStus
 
bus
 = 
RESET
;

753 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

754 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

756 
bus
 = 
SET
;

760 
bus
 = 
RESET
;

762  
bus
;

763 
	}
}

784 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

787 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

789 
SDIO
->
ICR
 = 
SDIO_IT
;

790 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STA2D5~1.C

29 
	~"m32f10x_exti.h
"

52 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

91 
	$EXTI_DeIn
()

93 
EXTI
->
IMR
 = 0x00000000;

94 
EXTI
->
EMR
 = 0x00000000;

95 
EXTI
->
RTSR
 = 0x00000000;

96 
EXTI
->
FTSR
 = 0x00000000;

97 
EXTI
->
PR
 = 0x000FFFFF;

98 
	}
}

107 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

109 
ut32_t
 
tmp
 = 0;

112 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

113 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

114 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

115 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

117 
tmp
 = (
ut32_t
)
EXTI_BASE
;

119 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

122 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

123 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

125 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

127 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

130 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

131 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

134 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

137 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

138 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

142 
tmp
 = (
ut32_t
)
EXTI_BASE
;

143 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

145 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

150 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

153 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

155 
	}
}

163 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

165 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

166 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

167 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

168 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

169 
	}
}

177 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

180 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

182 
EXTI
->
SWIER
 |
EXTI_Le
;

183 
	}
}

192 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

194 
FgStus
 
bus
 = 
RESET
;

196 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

198 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

200 
bus
 = 
SET
;

204 
bus
 = 
RESET
;

206  
bus
;

207 
	}
}

215 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

218 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

220 
EXTI
->
PR
 = 
EXTI_Le
;

221 
	}
}

230 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

232 
ITStus
 
bus
 = 
RESET
;

233 
ut32_t
 
abˡus
 = 0;

235 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

237 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

238 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

246  
bus
;

247 
	}
}

255 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

258 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

260 
EXTI
->
PR
 = 
EXTI_Le
;

261 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STB65C~1.C

29 
	~"m32f10x_dma.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#DMA1_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

55 
	#DMA1_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

56 
	#DMA1_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

57 
	#DMA1_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

58 
	#DMA1_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

59 
	#DMA1_Chl6_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

60 
	#DMA1_Chl7_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

63 
	#DMA2_Chl1_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

64 
	#DMA2_Chl2_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

65 
	#DMA2_Chl3_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

66 
	#DMA2_Chl4_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

67 
	#DMA2_Chl5_IT_Mask
 ((
ut32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

70 
	#FLAG_Mask
 ((
ut32_t
)0x10000000)

	)

73 
	#CCR_CLEAR_Mask
 ((
ut32_t
)0xFFFF800F)

	)

114 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

117 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

120 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

123 
DMAy_Chlx
->
CCR
 = 0;

126 
DMAy_Chlx
->
CNDTR
 = 0;

129 
DMAy_Chlx
->
CPAR
 = 0;

132 
DMAy_Chlx
->
CMAR
 = 0;

134 i(
DMAy_Chlx
 =
DMA1_Chl1
)

137 
DMA1
->
IFCR
 |
DMA1_Chl1_IT_Mask
;

139 i(
DMAy_Chlx
 =
DMA1_Chl2
)

142 
DMA1
->
IFCR
 |
DMA1_Chl2_IT_Mask
;

144 i(
DMAy_Chlx
 =
DMA1_Chl3
)

147 
DMA1
->
IFCR
 |
DMA1_Chl3_IT_Mask
;

149 i(
DMAy_Chlx
 =
DMA1_Chl4
)

152 
DMA1
->
IFCR
 |
DMA1_Chl4_IT_Mask
;

154 i(
DMAy_Chlx
 =
DMA1_Chl5
)

157 
DMA1
->
IFCR
 |
DMA1_Chl5_IT_Mask
;

159 i(
DMAy_Chlx
 =
DMA1_Chl6
)

162 
DMA1
->
IFCR
 |
DMA1_Chl6_IT_Mask
;

164 i(
DMAy_Chlx
 =
DMA1_Chl7
)

167 
DMA1
->
IFCR
 |
DMA1_Chl7_IT_Mask
;

169 i(
DMAy_Chlx
 =
DMA2_Chl1
)

172 
DMA2
->
IFCR
 |
DMA2_Chl1_IT_Mask
;

174 i(
DMAy_Chlx
 =
DMA2_Chl2
)

177 
DMA2
->
IFCR
 |
DMA2_Chl2_IT_Mask
;

179 i(
DMAy_Chlx
 =
DMA2_Chl3
)

182 
DMA2
->
IFCR
 |
DMA2_Chl3_IT_Mask
;

184 i(
DMAy_Chlx
 =
DMA2_Chl4
)

187 
DMA2
->
IFCR
 |
DMA2_Chl4_IT_Mask
;

191 i(
DMAy_Chlx
 =
DMA2_Chl5
)

194 
DMA2
->
IFCR
 |
DMA2_Chl5_IT_Mask
;

197 
	}
}

208 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

210 
ut32_t
 
tmeg
 = 0;

213 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

214 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

215 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

216 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

217 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

218 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

219 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

220 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

221 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

222 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

226 
tmeg
 = 
DMAy_Chlx
->
CCR
;

228 
tmeg
 &
CCR_CLEAR_Mask
;

238 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

239 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

240 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

241 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

244 
DMAy_Chlx
->
CCR
 = 
tmeg
;

248 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

252 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

256 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

257 
	}
}

265 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

269 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

271 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

273 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

275 
DMA_InSu
->
DMA_BufrSize
 = 0;

277 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

279 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

281 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

283 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

285 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

287 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

289 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

290 
	}
}

300 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

303 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

304 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

306 i(
NewS
 !
DISABLE
)

309 
DMAy_Chlx
->
CCR
 |
DMA_CCR1_EN
;

314 
DMAy_Chlx
->
CCR
 &(
ut16_t
)(~
DMA_CCR1_EN
);

316 
	}
}

332 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

335 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

336 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

338 i(
NewS
 !
DISABLE
)

341 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

346 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

348 
	}
}

359 
	$DMA_SCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
ut16_t
 
DaNumb
)

362 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

366 
DMAy_Chlx
->
CNDTR
 = 
DaNumb
;

367 
	}
}

377 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

380 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

382  ((
ut16_t
)(
DMAy_Chlx
->
CNDTR
));

383 
	}
}

439 
FgStus
 
	$DMA_GFgStus
(
ut32_t
 
DMAy_FLAG
)

441 
FgStus
 
bus
 = 
RESET
;

442 
ut32_t
 
tmeg
 = 0;

445 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

448 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

451 
tmeg
 = 
DMA2
->
ISR
 ;

456 
tmeg
 = 
DMA1
->
ISR
 ;

460 i((
tmeg
 & 
DMAy_FLAG
!(
ut32_t
)
RESET
)

463 
bus
 = 
SET
;

468 
bus
 = 
RESET
;

472  
bus
;

473 
	}
}

529 
	$DMA_CˬFg
(
ut32_t
 
DMAy_FLAG
)

532 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

535 i((
DMAy_FLAG
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

538 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

543 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

545 
	}
}

601 
ITStus
 
	$DMA_GITStus
(
ut32_t
 
DMAy_IT
)

603 
ITStus
 
bus
 = 
RESET
;

604 
ut32_t
 
tmeg
 = 0;

607 
	`as_m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

610 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

613 
tmeg
 = 
DMA2
->
ISR
;

618 
tmeg
 = 
DMA1
->
ISR
;

622 i((
tmeg
 & 
DMAy_IT
!(
ut32_t
)
RESET
)

625 
bus
 = 
SET
;

630 
bus
 = 
RESET
;

633  
bus
;

634 
	}
}

690 
	$DMA_CˬITPdgB
(
ut32_t
 
DMAy_IT
)

693 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

696 i((
DMAy_IT
 & 
FLAG_Mask
!(
ut32_t
)
RESET
)

699 
DMA2
->
IFCR
 = 
DMAy_IT
;

704 
DMA1
->
IFCR
 = 
DMAy_IT
;

706 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STC0DE~1.C

29 
	~"m32f10x_i2c.h
"

30 
	~"m32f10x_rcc.h
"

55 
	#CR1_PE_S
 ((
ut16_t
)0x0001)

	)

56 
	#CR1_PE_Ret
 ((
ut16_t
)0xFFFE)

	)

59 
	#CR1_START_S
 ((
ut16_t
)0x0100)

	)

60 
	#CR1_START_Ret
 ((
ut16_t
)0xFEFF)

	)

63 
	#CR1_STOP_S
 ((
ut16_t
)0x0200)

	)

64 
	#CR1_STOP_Ret
 ((
ut16_t
)0xFDFF)

	)

67 
	#CR1_ACK_S
 ((
ut16_t
)0x0400)

	)

68 
	#CR1_ACK_Ret
 ((
ut16_t
)0xFBFF)

	)

71 
	#CR1_ENGC_S
 ((
ut16_t
)0x0040)

	)

72 
	#CR1_ENGC_Ret
 ((
ut16_t
)0xFFBF)

	)

75 
	#CR1_SWRST_S
 ((
ut16_t
)0x8000)

	)

76 
	#CR1_SWRST_Ret
 ((
ut16_t
)0x7FFF)

	)

79 
	#CR1_PEC_S
 ((
ut16_t
)0x1000)

	)

80 
	#CR1_PEC_Ret
 ((
ut16_t
)0xEFFF)

	)

83 
	#CR1_ENPEC_S
 ((
ut16_t
)0x0020)

	)

84 
	#CR1_ENPEC_Ret
 ((
ut16_t
)0xFFDF)

	)

87 
	#CR1_ENARP_S
 ((
ut16_t
)0x0010)

	)

88 
	#CR1_ENARP_Ret
 ((
ut16_t
)0xFFEF)

	)

91 
	#CR1_NOSTRETCH_S
 ((
ut16_t
)0x0080)

	)

92 
	#CR1_NOSTRETCH_Ret
 ((
ut16_t
)0xFF7F)

	)

95 
	#CR1_CLEAR_Mask
 ((
ut16_t
)0xFBF5)

	)

98 
	#CR2_DMAEN_S
 ((
ut16_t
)0x0800)

	)

99 
	#CR2_DMAEN_Ret
 ((
ut16_t
)0xF7FF)

	)

102 
	#CR2_LAST_S
 ((
ut16_t
)0x1000)

	)

103 
	#CR2_LAST_Ret
 ((
ut16_t
)0xEFFF)

	)

106 
	#CR2_FREQ_Ret
 ((
ut16_t
)0xFFC0)

	)

109 
	#OAR1_ADD0_S
 ((
ut16_t
)0x0001)

	)

110 
	#OAR1_ADD0_Ret
 ((
ut16_t
)0xFFFE)

	)

113 
	#OAR2_ENDUAL_S
 ((
ut16_t
)0x0001)

	)

114 
	#OAR2_ENDUAL_Ret
 ((
ut16_t
)0xFFFE)

	)

117 
	#OAR2_ADD2_Ret
 ((
ut16_t
)0xFF01)

	)

120 
	#CCR_FS_S
 ((
ut16_t
)0x8000)

	)

123 
	#CCR_CCR_S
 ((
ut16_t
)0x0FFF)

	)

126 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF)

	)

129 
	#ITEN_Mask
 ((
ut32_t
)0x07000000)

	)

168 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

171 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

173 i(
I2Cx
 =
I2C1
)

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

178 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

185 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

187 
	}
}

197 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

199 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

200 
ut16_t
 
su
 = 0x04;

201 
ut32_t
 
pk1
 = 8000000;

202 
RCC_ClocksTyDef
 
rcc_ocks
;

204 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

205 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

206 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

207 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

208 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

209 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

210 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

214 
tmeg
 = 
I2Cx
->
CR2
;

216 
tmeg
 &
CR2_FREQ_Ret
;

218 
	`RCC_GClocksFq
(&
rcc_ocks
);

219 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

221 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

222 
tmeg
 |
eqnge
;

224 
I2Cx
->
CR2
 = 
tmeg
;

228 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

231 
tmeg
 = 0;

234 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

237 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

239 i(
su
 < 0x04)

242 
su
 = 0x04;

245 
tmeg
 |
su
;

247 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

252 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

255 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

260 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

262 
su
 |
I2C_DutyCye_16_9
;

266 i((
su
 & 
CCR_CCR_S
) == 0)

269 
su
 |(
ut16_t
)0x0001;

272 
tmeg
 |(
ut16_t
)(
su
 | 
CCR_FS_S
);

274 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

278 
I2Cx
->
CCR
 = 
tmeg
;

280 
I2Cx
->
CR1
 |
CR1_PE_S
;

284 
tmeg
 = 
I2Cx
->
CR1
;

286 
tmeg
 &
CR1_CLEAR_Mask
;

290 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

292 
I2Cx
->
CR1
 = 
tmeg
;

296 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

297 
	}
}

304 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

308 
I2C_InSu
->
I2C_ClockSed
 = 5000;

310 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

312 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

314 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

316 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

318 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

319 
	}
}

328 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

331 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

332 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

333 i(
NewS
 !
DISABLE
)

336 
I2Cx
->
CR1
 |
CR1_PE_S
;

341 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

343 
	}
}

352 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

355 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

356 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

357 i(
NewS
 !
DISABLE
)

360 
I2Cx
->
CR2
 |
CR2_DMAEN_S
;

365 
I2Cx
->
CR2
 &
CR2_DMAEN_Ret
;

367 
	}
}

376 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

379 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

380 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

381 i(
NewS
 !
DISABLE
)

384 
I2Cx
->
CR2
 |
CR2_LAST_S
;

389 
I2Cx
->
CR2
 &
CR2_LAST_Ret
;

391 
	}
}

400 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

403 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

404 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

405 i(
NewS
 !
DISABLE
)

408 
I2Cx
->
CR1
 |
CR1_START_S
;

413 
I2Cx
->
CR1
 &
CR1_START_Ret
;

415 
	}
}

424 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

427 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

428 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

429 i(
NewS
 !
DISABLE
)

432 
I2Cx
->
CR1
 |
CR1_STOP_S
;

437 
I2Cx
->
CR1
 &
CR1_STOP_Ret
;

439 
	}
}

448 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

451 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

452 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

453 i(
NewS
 !
DISABLE
)

456 
I2Cx
->
CR1
 |
CR1_ACK_S
;

461 
I2Cx
->
CR1
 &
CR1_ACK_Ret
;

463 
	}
}

471 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

473 
ut16_t
 
tmeg
 = 0;

476 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

479 
tmeg
 = 
I2Cx
->
OAR2
;

482 
tmeg
 &
OAR2_ADD2_Ret
;

485 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

488 
I2Cx
->
OAR2
 = 
tmeg
;

489 
	}
}

498 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

501 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

502 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

503 i(
NewS
 !
DISABLE
)

506 
I2Cx
->
OAR2
 |
OAR2_ENDUAL_S
;

511 
I2Cx
->
OAR2
 &
OAR2_ENDUAL_Ret
;

513 
	}
}

522 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
I2Cx
->
CR1
 |
CR1_ENGC_S
;

535 
I2Cx
->
CR1
 &
CR1_ENGC_Ret
;

537 
	}
}

551 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

554 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

556 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

558 i(
NewS
 !
DISABLE
)

561 
I2Cx
->
CR2
 |
I2C_IT
;

566 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

568 
	}
}

576 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

579 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

581 
I2Cx
->
DR
 = 
Da
;

582 
	}
}

589 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

592 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

594  (
ut8_t
)
I2Cx
->
DR
;

595 
	}
}

607 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

610 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

611 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

613 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

616 
Addss
 |
OAR1_ADD0_S
;

621 
Addss
 &
OAR1_ADD0_Ret
;

624 
I2Cx
->
DR
 = 
Addss
;

625 
	}
}

642 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

644 
__IO
 
ut32_t
 
tmp
 = 0;

647 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

648 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

650 
tmp
 = (
ut32_t

I2Cx
;

651 
tmp
 +
I2C_Regi
;

654  (*(
__IO
 
ut16_t
 *
tmp
);

655 
	}
}

664 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

667 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

668 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

669 i(
NewS
 !
DISABLE
)

672 
I2Cx
->
CR1
 |
CR1_SWRST_S
;

677 
I2Cx
->
CR1
 &
CR1_SWRST_Ret
;

679 
	}
}

702 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

705 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

706 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

709 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

712 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

717 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

719 
	}
}

730 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

733 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

734 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

735 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

738 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

743 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

745 
	}
}

754 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

757 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

758 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

759 i(
NewS
 !
DISABLE
)

762 
I2Cx
->
CR1
 |
CR1_PEC_S
;

767 
I2Cx
->
CR1
 &
CR1_PEC_Ret
;

769 
	}
}

785 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

788 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

789 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

790 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

793 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

798 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

800 
	}
}

809 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

812 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

813 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

814 i(
NewS
 !
DISABLE
)

817 
I2Cx
->
CR1
 |
CR1_ENPEC_S
;

822 
I2Cx
->
CR1
 &
CR1_ENPEC_Ret
;

824 
	}
}

831 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

836  ((
I2Cx
->
SR2
) >> 8);

837 
	}
}

846 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

849 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

850 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

851 i(
NewS
 !
DISABLE
)

854 
I2Cx
->
CR1
 |
CR1_ENARP_S
;

859 
I2Cx
->
CR1
 &
CR1_ENARP_Ret
;

861 
	}
}

870 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

873 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

874 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

875 i(
NewS
 =
DISABLE
)

878 
I2Cx
->
CR1
 |
CR1_NOSTRETCH_S
;

883 
I2Cx
->
CR1
 &
CR1_NOSTRETCH_Ret
;

885 
	}
}

896 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

899 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

900 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

901 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

904 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

909 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

911 
	}
}

1036 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1038 
ut32_t
 
ϡevt
 = 0;

1039 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1040 
EStus
 
us
 = 
ERROR
;

1043 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1044 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1047 
ag1
 = 
I2Cx
->
SR1
;

1048 
ag2
 = 
I2Cx
->
SR2
;

1049 
ag2
 = flag2 << 16;

1052 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1055 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1058 
us
 = 
SUCCESS
;

1063 
us
 = 
ERROR
;

1066  
us
;

1067 
	}
}

1084 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1086 
ut32_t
 
ϡevt
 = 0;

1087 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1090 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1093 
ag1
 = 
I2Cx
->
SR1
;

1094 
ag2
 = 
I2Cx
->
SR2
;

1095 
ag2
 = flag2 << 16;

1098 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

1101  
ϡevt
;

1102 
	}
}

1139 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1141 
FgStus
 
bus
 = 
RESET
;

1142 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1145 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1146 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1149 
i2cxba
 = (
ut32_t
)
I2Cx
;

1152 
i2eg
 = 
I2C_FLAG
 >> 28;

1155 
I2C_FLAG
 &
FLAG_Mask
;

1157 if(
i2eg
 != 0)

1160 
i2cxba
 += 0x14;

1165 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1167 
i2cxba
 += 0x18;

1170 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1173 
bus
 = 
SET
;

1178 
bus
 = 
RESET
;

1182  
bus
;

1183 
	}
}

1218 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1220 
ut32_t
 
agpos
 = 0;

1222 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1223 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1225 
agpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1227 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1228 
	}
}

1252 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1254 
ITStus
 
bus
 = 
RESET
;

1255 
ut32_t
 
abˡus
 = 0;

1258 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1259 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1262 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_Mask
>> 16& (
I2Cx
->
CR2
)) ;

1265 
I2C_IT
 &
FLAG_Mask
;

1268 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1271 
bus
 = 
SET
;

1276 
bus
 = 
RESET
;

1279  
bus
;

1280 
	}
}

1313 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1315 
ut32_t
 
agpos
 = 0;

1317 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1318 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1320 
agpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1322 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1323 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STCCCA~1.C

29 
	~"m32f10x_wwdg.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

57 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

58 
	#EWI_BNumb
 0x09

	)

59 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

64 
	#CR_WDGA_S
 ((
ut32_t
)0x00000080)

	)

67 
	#CFR_WDGTB_Mask
 ((
ut32_t
)0xFFFFFE7F)

	)

68 
	#CFR_W_Mask
 ((
ut32_t
)0xFFFFFF80)

	)

69 
	#BIT_Mask
 ((
ut8_t
)0x7F)

	)

108 
	$WWDG_DeIn
()

110 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

111 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

112 
	}
}

124 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

126 
ut32_t
 
tmeg
 = 0;

128 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

130 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

132 
tmeg
 |
WWDG_Psr
;

134 
WWDG
->
CFR
 = 
tmeg
;

135 
	}
}

143 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

145 
__IO
 
ut32_t
 
tmeg
 = 0;

148 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

151 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

154 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_Mask
;

157 
WWDG
->
CFR
 = 
tmeg
;

158 
	}
}

165 
	$WWDG_EbIT
()

167 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

168 
	}
}

176 
	$WWDG_SCou
(
ut8_t
 
Cou
)

179 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

182 
WWDG
->
CR
 = 
Cou
 & 
BIT_Mask
;

183 
	}
}

191 
	$WWDG_Eb
(
ut8_t
 
Cou
)

194 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

195 
WWDG
->
CR
 = 
CR_WDGA_S
 | 
Cou
;

196 
	}
}

203 
FgStus
 
	$WWDG_GFgStus
()

205  (
FgStus
)(
WWDG
->
SR
);

206 
	}
}

213 
	$WWDG_CˬFg
()

215 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

216 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STF68C~1.C

29 
	~"m32f10x_dbgmcu.h
"

52 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

90 
ut32_t
 
	$DBGMCU_GREVID
()

92 (
DBGMCU
->
IDCODE
 >> 16);

93 
	}
}

100 
ut32_t
 
	$DBGMCU_GDEVID
()

102 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

103 
	}
}

140 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

143 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

144 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

146 i(
NewS
 !
DISABLE
)

148 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

152 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

154 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STF6A9~1.C

29 
	~"m32f10x_tim.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#SMCR_ETR_Mask
 ((
ut16_t
)0x00FF)

	)

55 
	#CCMR_Offt
 ((
ut16_t
)0x0018)

	)

56 
	#CCER_CCE_S
 ((
ut16_t
)0x0001)

	)

57 
	#CCER_CCNE_S
 ((
ut16_t
)0x0004)

	)

83 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

84 
ut16_t
 
TIM_ICFr
);

85 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

86 
ut16_t
 
TIM_ICFr
);

87 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

88 
ut16_t
 
TIM_ICFr
);

89 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

90 
ut16_t
 
TIM_ICFr
);

128 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

131 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

133 i(
TIMx
 =
TIM1
)

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

136 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

138 i(
TIMx
 =
TIM2
)

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

143 i(
TIMx
 =
TIM3
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

146 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

148 i(
TIMx
 =
TIM4
)

150 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

151 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

153 i(
TIMx
 =
TIM5
)

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

156 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

158 i(
TIMx
 =
TIM6
)

160 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

163 i(
TIMx
 =
TIM7
)

165 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

166 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

168 i(
TIMx
 =
TIM8
)

170 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

171 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

173 i(
TIMx
 =
TIM9
)

175 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

176 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

178 i(
TIMx
 =
TIM10
)

180 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

181 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

183 i(
TIMx
 =
TIM11
)

185 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

186 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

188 i(
TIMx
 =
TIM12
)

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

193 i(
TIMx
 =
TIM13
)

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

196 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

198 i(
TIMx
 =
TIM14
)

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

201 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

203 i(
TIMx
 =
TIM15
)

205 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
ENABLE
);

206 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM15
, 
DISABLE
);

208 i(
TIMx
 =
TIM16
)

210 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
ENABLE
);

211 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM16
, 
DISABLE
);

215 i(
TIMx
 =
TIM17
)

217 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
ENABLE
);

218 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM17
, 
DISABLE
);

221 
	}
}

232 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

234 
ut16_t
 
tmp1
 = 0;

237 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

238 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

239 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

241 
tmp1
 = 
TIMx
->
CR1
;

243 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM2
|| (TIMx =
TIM3
)||

244 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

247 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

248 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

251 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

254 
tmp1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CKD
));

255 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

258 
TIMx
->
CR1
 = 
tmp1
;

261 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

264 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

266 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)|| (TIMx =
TIM16
|| (TIMx =
TIM17
))

269 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

274 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

275 
	}
}

285 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

287 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

290 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

291 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

292 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

293 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

295 
TIMx
->
CCER
 &(
ut16_t
)(~(ut16_t)
TIM_CCER_CC1E
);

297 
tmpcr
 = 
TIMx
->
CCER
;

299 
tmp2
 = 
TIMx
->
CR2
;

302 
tmpccmrx
 = 
TIMx
->
CCMR1
;

305 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC1M
));

306 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC1S
));

309 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

312 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1P
));

314 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

317 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

319 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)||

320 (
TIMx
 =
TIM16
)|| (TIMx =
TIM17
))

322 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

323 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

324 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

325 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

328 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NP
));

330 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

333 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC1NE
));

335 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

338 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1
));

339 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS1N
));

342 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

344 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

347 
TIMx
->
CR2
 = 
tmp2
;

350 
TIMx
->
CCMR1
 = 
tmpccmrx
;

353 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

356 
TIMx
->
CCER
 = 
tmpcr
;

357 
	}
}

368 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

370 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

373 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

374 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

375 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

376 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

378 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2E
));

381 
tmpcr
 = 
TIMx
->
CCER
;

383 
tmp2
 = 
TIMx
->
CR2
;

386 
tmpccmrx
 = 
TIMx
->
CCMR1
;

389 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_OC2M
));

390 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR1_CC2S
));

393 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

396 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2P
));

398 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

401 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

403 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

405 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

406 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

407 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

408 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

411 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NP
));

413 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

416 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC2NE
));

418 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

421 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2
));

422 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS2N
));

425 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

427 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

430 
TIMx
->
CR2
 = 
tmp2
;

433 
TIMx
->
CCMR1
 = 
tmpccmrx
;

436 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

439 
TIMx
->
CCER
 = 
tmpcr
;

440 
	}
}

450 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

452 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

455 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

456 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

457 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

458 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

460 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3E
));

463 
tmpcr
 = 
TIMx
->
CCER
;

465 
tmp2
 = 
TIMx
->
CR2
;

468 
tmpccmrx
 = 
TIMx
->
CCMR2
;

471 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC3M
));

472 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC3S
));

474 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

477 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3P
));

479 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

482 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

484 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

486 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

487 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

488 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

489 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

492 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NP
));

494 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

496 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC3NE
));

499 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

501 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3
));

502 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS3N
));

504 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

506 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

509 
TIMx
->
CR2
 = 
tmp2
;

512 
TIMx
->
CCMR2
 = 
tmpccmrx
;

515 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

518 
TIMx
->
CCER
 = 
tmpcr
;

519 
	}
}

529 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

531 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

534 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

535 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

536 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

537 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

539 
TIMx
->
CCER
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4E
));

542 
tmpcr
 = 
TIMx
->
CCER
;

544 
tmp2
 = 
TIMx
->
CR2
;

547 
tmpccmrx
 = 
TIMx
->
CCMR2
;

550 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_OC4M
));

551 
tmpccmrx
 &(
ut16_t
)(~((ut16_t)
TIM_CCMR2_CC4S
));

554 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

557 
tmpcr
 &(
ut16_t
)(~((ut16_t)
TIM_CCER_CC4P
));

559 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

562 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

564 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

566 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

568 
tmp2
 &(
ut16_t
)(~((ut16_t)
TIM_CR2_OIS4
));

570 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

573 
TIMx
->
CR2
 = 
tmp2
;

576 
TIMx
->
CCMR2
 = 
tmpccmrx
;

579 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

582 
TIMx
->
CCER
 = 
tmpcr
;

583 
	}
}

593 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

596 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

597 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

598 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

599 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

601 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

602 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

604 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

608 
	`as_m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICInSu
->
TIM_ICPެy
));

610 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

612 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

614 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

615 
TIM_ICInSu
->
TIM_ICSei
,

616 
TIM_ICInSu
->
TIM_ICFr
);

618 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

620 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

622 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

624 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

625 
TIM_ICInSu
->
TIM_ICSei
,

626 
TIM_ICInSu
->
TIM_ICFr
);

628 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

630 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

632 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

634 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

635 
TIM_ICInSu
->
TIM_ICSei
,

636 
TIM_ICInSu
->
TIM_ICFr
);

638 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

642 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

644 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

645 
TIM_ICInSu
->
TIM_ICSei
,

646 
TIM_ICInSu
->
TIM_ICFr
);

648 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

650 
	}
}

660 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

662 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

663 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

665 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

667 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

669 
icposެy
 = 
TIM_ICPެy_Flg
;

673 
icposެy
 = 
TIM_ICPެy_Risg
;

676 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

678 
icposei
 = 
TIM_ICSei_IndeTI
;

682 
icposei
 = 
TIM_ICSei_DeTI
;

684 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

687 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

688 
TIM_ICInSu
->
TIM_ICFr
);

690 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

692 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

694 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

699 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

700 
TIM_ICInSu
->
TIM_ICFr
);

702 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

704 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

706 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

708 
	}
}

718 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

721 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

722 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

723 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

724 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

725 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

726 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

727 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

730 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

731 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

732 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

733 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

734 
	}
}

742 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

745 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFF;

746 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

747 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

748 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

749 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

750 
	}
}

758 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

761 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

762 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

763 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

764 
TIM_OCInSu
->
TIM_Pul
 = 0x0000;

765 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

766 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

767 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

768 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

769 
	}
}

777 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

780 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

781 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

782 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

783 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

784 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

785 
	}
}

793 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

796 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

797 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

798 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

799 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

800 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

801 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

802 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

803 
	}
}

812 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

815 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

816 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

818 i(
NewS
 !
DISABLE
)

821 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

826 
TIMx
->
CR1
 &(
ut16_t
)(~((ut16_t)
TIM_CR1_CEN
));

828 
	}
}

837 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

840 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

842 i(
NewS
 !
DISABLE
)

845 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

850 
TIMx
->
BDTR
 &(
ut16_t
)(~((ut16_t)
TIM_BDTR_MOE
));

852 
	}
}

878 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

881 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

882 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
TIMx
->
DIER
 |
TIM_IT
;

893 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

895 
	}
}

915 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

918 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

919 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

922 
TIMx
->
EGR
 = 
TIM_EvtSour
;

923 
	}
}

943 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

946 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

947 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

948 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

950 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

951 
	}
}

970 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

973 
	`as_m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

974 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

975 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

977 i(
NewS
 !
DISABLE
)

980 
TIMx
->
DIER
 |
TIM_DMASour
;

985 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

987 
	}
}

995 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

998 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1000 
TIMx
->
SMCR
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1001 
	}
}

1014 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1017 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1018 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1020 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

1022 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1023 
	}
}

1041 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1042 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

1045 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1046 
	`as_m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExCLKSour
));

1047 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

1048 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

1050 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

1052 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1056 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1059 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

1061 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1062 
	}
}

1081 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1082 
ut16_t
 
ExtTRGFr
)

1084 
ut16_t
 
tmpsm
 = 0;

1086 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1087 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1088 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1089 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1091 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1094 
tmpsm
 = 
TIMx
->
SMCR
;

1096 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1098 
tmpsm
 |
TIM_SveMode_Ex1
;

1100 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1101 
tmpsm
 |
TIM_TS_ETRF
;

1103 
TIMx
->
SMCR
 = 
tmpsm
;

1104 
	}
}

1123 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1124 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

1127 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1128 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1129 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1130 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1132 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1134 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

1135 
	}
}

1154 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1155 
ut16_t
 
ExtTRGFr
)

1157 
ut16_t
 
tmpsm
 = 0;

1159 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1160 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1161 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1162 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1163 
tmpsm
 = 
TIMx
->
SMCR
;

1165 
tmpsm
 &
SMCR_ETR_Mask
;

1167 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

1169 
TIMx
->
SMCR
 = 
tmpsm
;

1170 
	}
}

1182 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

1185 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1186 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

1188 
TIMx
->
PSC
 = 
Psr
;

1190 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

1191 
	}
}

1205 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

1207 
ut16_t
 
tmp1
 = 0;

1209 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1210 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

1211 
tmp1
 = 
TIMx
->
CR1
;

1213 
tmp1
 &(
ut16_t
)(~((ut16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1215 
tmp1
 |
TIM_CouMode
;

1217 
TIMx
->
CR1
 = 
tmp1
;

1218 
	}
}

1235 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

1237 
ut16_t
 
tmpsm
 = 0;

1239 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1240 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1242 
tmpsm
 = 
TIMx
->
SMCR
;

1244 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_TS
));

1246 
tmpsm
 |
TIM_IutTriggSour
;

1248 
TIMx
->
SMCR
 = 
tmpsm
;

1249 
	}
}

1270 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1271 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

1273 
ut16_t
 
tmpsm
 = 0;

1274 
ut16_t
 
tmpccmr1
 = 0;

1275 
ut16_t
 
tmpcr
 = 0;

1278 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1279 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

1280 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

1281 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

1284 
tmpsm
 = 
TIMx
->
SMCR
;

1287 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1290 
tmpcr
 = 
TIMx
->
CCER
;

1293 
tmpsm
 &(
ut16_t
)(~((ut16_t)
TIM_SMCR_SMS
));

1294 
tmpsm
 |
TIM_EncodMode
;

1297 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& (ut16_t)(~((ut16_t)
TIM_CCMR1_CC2S
)));

1298 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1301 
tmpcr
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCER_CC1P
)& ((ut16_t)~((ut16_t)
TIM_CCER_CC2P
)));

1302 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

1305 
TIMx
->
SMCR
 = 
tmpsm
;

1307 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1309 
TIMx
->
CCER
 = 
tmpcr
;

1310 
	}
}

1321 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1323 
ut16_t
 
tmpccmr1
 = 0;

1325 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1326 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1327 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1329 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1M
);

1331 
tmpccmr1
 |
TIM_FdAi
;

1333 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1334 
	}
}

1345 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1347 
ut16_t
 
tmpccmr1
 = 0;

1349 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1350 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1351 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1353 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2M
);

1355 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1357 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1358 
	}
}

1369 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1371 
ut16_t
 
tmpccmr2
 = 0;

1373 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1374 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1375 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1377 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3M
);

1379 
tmpccmr2
 |
TIM_FdAi
;

1381 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1382 
	}
}

1393 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1395 
ut16_t
 
tmpccmr2
 = 0;

1397 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1398 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1399 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1401 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4M
);

1403 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1405 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1406 
	}
}

1415 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1418 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1419 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1420 i(
NewS
 !
DISABLE
)

1423 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

1428 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_ARPE
);

1430 
	}
}

1439 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1442 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1443 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1444 i(
NewS
 !
DISABLE
)

1447 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1452 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCUS
);

1454 
	}
}

1464 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1467 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1469 i(
NewS
 !
DISABLE
)

1472 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

1477 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCDS
);

1479 
	}
}

1489 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1492 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1493 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1494 i(
NewS
 !
DISABLE
)

1497 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1502 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_CCPC
);

1504 
	}
}

1515 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1517 
ut16_t
 
tmpccmr1
 = 0;

1519 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1520 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1521 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1523 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1PE
);

1525 
tmpccmr1
 |
TIM_OCPld
;

1527 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1528 
	}
}

1540 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1542 
ut16_t
 
tmpccmr1
 = 0;

1544 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1545 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1546 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1548 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2PE
);

1550 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1552 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1553 
	}
}

1564 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1568 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1569 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1570 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1572 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3PE
);

1574 
tmpccmr2
 |
TIM_OCPld
;

1576 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1577 
	}
}

1588 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1590 
ut16_t
 
tmpccmr2
 = 0;

1592 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1593 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1594 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1596 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4PE
);

1598 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1600 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1601 
	}
}

1612 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1614 
ut16_t
 
tmpccmr1
 = 0;

1616 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1617 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1619 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1621 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1FE
);

1623 
tmpccmr1
 |
TIM_OCFa
;

1625 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1626 
	}
}

1638 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1640 
ut16_t
 
tmpccmr1
 = 0;

1642 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1643 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1645 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1647 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2FE
);

1649 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1651 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1652 
	}
}

1663 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1665 
ut16_t
 
tmpccmr2
 = 0;

1667 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1668 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1670 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1672 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3FE
);

1674 
tmpccmr2
 |
TIM_OCFa
;

1676 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1677 
	}
}

1688 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1690 
ut16_t
 
tmpccmr2
 = 0;

1692 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1693 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1695 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1697 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4FE
);

1699 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1701 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1702 
	}
}

1713 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1715 
ut16_t
 
tmpccmr1
 = 0;

1717 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1718 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1720 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1723 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC1CE
);

1725 
tmpccmr1
 |
TIM_OCCˬ
;

1727 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1728 
	}
}

1739 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1741 
ut16_t
 
tmpccmr1
 = 0;

1743 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1744 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1745 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1747 
tmpccmr1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_OC2CE
);

1749 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1751 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1752 
	}
}

1763 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1765 
ut16_t
 
tmpccmr2
 = 0;

1767 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1768 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1769 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1771 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC3CE
);

1773 
tmpccmr2
 |
TIM_OCCˬ
;

1775 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1776 
	}
}

1787 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1789 
ut16_t
 
tmpccmr2
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1793 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1795 
tmpccmr2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_OC4CE
);

1797 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1799 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1800 
	}
}

1811 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1813 
ut16_t
 
tmpcr
 = 0;

1815 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1816 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1817 
tmpcr
 = 
TIMx
->
CCER
;

1819 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1P
);

1820 
tmpcr
 |
TIM_OCPެy
;

1822 
TIMx
->
CCER
 = 
tmpcr
;

1823 
	}
}

1834 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1836 
ut16_t
 
tmpcr
 = 0;

1838 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1839 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1841 
tmpcr
 = 
TIMx
->
CCER
;

1843 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1NP
);

1844 
tmpcr
 |
TIM_OCNPެy
;

1846 
TIMx
->
CCER
 = 
tmpcr
;

1847 
	}
}

1858 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1860 
ut16_t
 
tmpcr
 = 0;

1862 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1863 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1864 
tmpcr
 = 
TIMx
->
CCER
;

1866 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2P
);

1867 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1869 
TIMx
->
CCER
 = 
tmpcr
;

1870 
	}
}

1881 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1883 
ut16_t
 
tmpcr
 = 0;

1885 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1886 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1888 
tmpcr
 = 
TIMx
->
CCER
;

1890 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2NP
);

1891 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1893 
TIMx
->
CCER
 = 
tmpcr
;

1894 
	}
}

1905 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1907 
ut16_t
 
tmpcr
 = 0;

1909 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1910 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1911 
tmpcr
 = 
TIMx
->
CCER
;

1913 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3P
);

1914 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1916 
TIMx
->
CCER
 = 
tmpcr
;

1917 
	}
}

1928 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1930 
ut16_t
 
tmpcr
 = 0;

1933 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1934 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1936 
tmpcr
 = 
TIMx
->
CCER
;

1938 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3NP
);

1939 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1941 
TIMx
->
CCER
 = 
tmpcr
;

1942 
	}
}

1953 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1955 
ut16_t
 
tmpcr
 = 0;

1957 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1958 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1959 
tmpcr
 = 
TIMx
->
CCER
;

1961 
tmpcr
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4P
);

1962 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1964 
TIMx
->
CCER
 = 
tmpcr
;

1965 
	}
}

1980 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1982 
ut16_t
 
tmp
 = 0;

1985 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1986 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1987 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1989 
tmp
 = 
CCER_CCE_S
 << 
TIM_Chl
;

1992 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1995 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1996 
	}
}

2010 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

2012 
ut16_t
 
tmp
 = 0;

2015 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2016 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

2017 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2019 
tmp
 = 
CCER_CCNE_S
 << 
TIM_Chl
;

2022 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

2025 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

2026 
	}
}

2051 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

2053 
ut32_t
 
tmp
 = 0;

2054 
ut16_t
 
tmp1
 = 0;

2057 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2058 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2059 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2061 
tmp
 = (
ut32_t

TIMx
;

2062 
tmp
 +
CCMR_Offt
;

2064 
tmp1
 = 
CCER_CCE_S
 << (
ut16_t
)
TIM_Chl
;

2067 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

2069 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

2071 
tmp
 +(
TIM_Chl
>>1);

2074 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC1M
);

2077 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

2081 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

2084 *(
__IO
 
ut32_t
 *
tmp
 &(ut32_t)~((ut32_t)
TIM_CCMR1_OC2M
);

2087 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

2089 
	}
}

2098 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2101 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2102 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2103 i(
NewS
 !
DISABLE
)

2106 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

2111 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_UDIS
);

2113 
	}
}

2126 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

2129 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2130 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

2131 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

2134 
TIMx
->
CR1
 |
TIM_CR1_URS
;

2139 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_URS
);

2141 
	}
}

2150 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2153 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2154 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2155 i(
NewS
 !
DISABLE
)

2158 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

2163 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_TI1S
);

2165 
	}
}

2176 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

2179 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2180 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2182 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_OPM
);

2184 
TIMx
->
CR1
 |
TIM_OPMode
;

2185 
	}
}

2208 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2211 
	`as_m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2212 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2214 
TIMx
->
CR2
 &(
ut16_t
)~((ut16_t)
TIM_CR2_MMS
);

2216 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2217 
	}
}

2231 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2234 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2235 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2237 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_SMS
);

2239 
TIMx
->
SMCR
 |
TIM_SveMode
;

2240 
	}
}

2252 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2255 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2256 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2258 
TIMx
->
SMCR
 &(
ut16_t
)~((ut16_t)
TIM_SMCR_MSM
);

2261 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2262 
	}
}

2270 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Cou
)

2273 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2275 
TIMx
->
CNT
 = 
Cou
;

2276 
	}
}

2284 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Autܖd
)

2287 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2289 
TIMx
->
ARR
 = 
Autܖd
;

2290 
	}
}

2298 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com1
)

2301 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2303 
TIMx
->
CCR1
 = 
Com1
;

2304 
	}
}

2312 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com2
)

2315 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2317 
TIMx
->
CCR2
 = 
Com2
;

2318 
	}
}

2326 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com3
)

2329 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2331 
TIMx
->
CCR3
 = 
Com3
;

2332 
	}
}

2340 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Com4
)

2343 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2345 
TIMx
->
CCR4
 = 
Com4
;

2346 
	}
}

2359 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2362 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2363 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2365 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC1PSC
);

2367 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2368 
	}
}

2381 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2384 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2385 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2387 
TIMx
->
CCMR1
 &(
ut16_t
)~((ut16_t)
TIM_CCMR1_IC2PSC
);

2389 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2390 
	}
}

2403 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2406 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2407 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2409 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC3PSC
);

2411 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2412 
	}
}

2425 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2428 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2429 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2431 
TIMx
->
CCMR2
 &(
ut16_t
)~((ut16_t)
TIM_CCMR2_IC4PSC
);

2433 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2434 
	}
}

2447 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

2450 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2451 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2453 
TIMx
->
CR1
 &(
ut16_t
)~((ut16_t)
TIM_CR1_CKD
);

2455 
TIMx
->
CR1
 |
TIM_CKD
;

2456 
	}
}

2463 
ut16_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2466 
	`as_m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2468  
TIMx
->
CCR1
;

2469 
	}
}

2476 
ut16_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2479 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2481  
TIMx
->
CCR2
;

2482 
	}
}

2489 
ut16_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2492 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2494  
TIMx
->
CCR3
;

2495 
	}
}

2502 
ut16_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2505 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2507  
TIMx
->
CCR4
;

2508 
	}
}

2515 
ut16_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2520  
TIMx
->
CNT
;

2521 
	}
}

2528 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

2531 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2533  
TIMx
->
PSC
;

2534 
	}
}

2562 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2564 
ITStus
 
bus
 = 
RESET
;

2566 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2567 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2569 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2571 
bus
 = 
SET
;

2575 
bus
 = 
RESET
;

2577  
bus
;

2578 
	}
}

2606 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2609 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2610 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2613 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2614 
	}
}

2638 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2640 
ITStus
 
bus
 = 
RESET
;

2641 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2643 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2644 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2646 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2648 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2649 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2651 
bus
 = 
SET
;

2655 
bus
 = 
RESET
;

2657  
bus
;

2658 
	}
}

2682 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2685 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2686 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2688 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2689 
	}
}

2707 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2708 
ut16_t
 
TIM_ICFr
)

2710 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

2712 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC1E
);

2713 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2714 
tmpcr
 = 
TIMx
->
CCER
;

2716 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC1S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC1F
)));

2717 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2719 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2720 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2723 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
));

2724 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2729 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2730 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

2734 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2735 
TIMx
->
CCER
 = 
tmpcr
;

2736 
	}
}

2754 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2755 
ut16_t
 
TIM_ICFr
)

2757 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2759 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC2E
);

2760 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2761 
tmpcr
 = 
TIMx
->
CCER
;

2762 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

2764 
tmpccmr1
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR1_CC2S
)& ((ut16_t)~((ut16_t)
TIM_CCMR1_IC2F
)));

2765 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2766 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2768 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2769 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2772 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
));

2773 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

2778 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2779 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC2E
);

2783 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2784 
TIMx
->
CCER
 = 
tmpcr
;

2785 
	}
}

2803 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2804 
ut16_t
 
TIM_ICFr
)

2806 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2808 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC3E
);

2809 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2810 
tmpcr
 = 
TIMx
->
CCER
;

2811 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

2813 
tmpccmr2
 &(
ut16_t
)(((ut16_t)~((ut16_t)
TIM_CCMR2_CC3S
)& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC3F
)));

2814 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

2816 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2817 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2820 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
));

2821 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

2826 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2827 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC3E
);

2831 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2832 
TIMx
->
CCER
 = 
tmpcr
;

2833 
	}
}

2851 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

2852 
ut16_t
 
TIM_ICFr
)

2854 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

2857 
TIMx
->
CCER
 &(
ut16_t
)~((ut16_t)
TIM_CCER_CC4E
);

2858 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2859 
tmpcr
 = 
TIMx
->
CCER
;

2860 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

2862 
tmpccmr2
 &(
ut16_t
)((ut16_t)(~(ut16_t)
TIM_CCMR2_CC4S
& ((ut16_t)~((ut16_t)
TIM_CCMR2_IC4F
)));

2863 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

2864 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

2866 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
|| (TIMx =
TIM2
|| (TIMx =
TIM3
) ||

2867 (
TIMx
 =
TIM4
||(TIMx =
TIM5
))

2870 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC4P
));

2871 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

2876 
tmpcr
 &(
ut16_t
)~((ut16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2877 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC4E
);

2880 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2881 
TIMx
->
CCER
 = 
tmpcr
;

2882 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STFD4F~1.C

29 
	~"m32f10x_pwr.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

59 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

60 
	#DBP_BNumb
 0x08

	)

61 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

64 
	#PVDE_BNumb
 0x04

	)

65 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

70 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

71 
	#EWUP_BNumb
 0x08

	)

72 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

77 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

78 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

118 
	$PWR_DeIn
()

120 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

121 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

122 
	}
}

130 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

133 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

134 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

135 
	}
}

143 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

146 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

147 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

148 
	}
}

164 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

166 
ut32_t
 
tmeg
 = 0;

168 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

169 
tmeg
 = 
PWR
->
CR
;

171 
tmeg
 &
CR_PLS_MASK
;

173 
tmeg
 |
PWR_PVDLev
;

175 
PWR
->
CR
 = 
tmeg
;

176 
	}
}

184 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

187 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

188 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

189 
	}
}

203 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

205 
ut32_t
 
tmeg
 = 0;

207 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

208 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

211 
tmeg
 = 
PWR
->
CR
;

213 
tmeg
 &
CR_DS_MASK
;

215 
tmeg
 |
PWR_Regut
;

217 
PWR
->
CR
 = 
tmeg
;

219 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

222 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

225 
	`__WFI
();

230 
	`__WFE
();

234 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP
);

235 
	}
}

242 
	$PWR_ESTANDBYMode
()

245 
PWR
->
CR
 |
PWR_CR_CWUF
;

247 
PWR
->
CR
 |
PWR_CR_PDDS
;

249 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

251 #i
	`defed
 ( 
__CC_ARM
 )

252 
	`__f_es
();

255 
	`__WFI
();

256 
	}
}

267 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

269 
FgStus
 
bus
 = 
RESET
;

271 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

273 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

275 
bus
 = 
SET
;

279 
bus
 = 
RESET
;

282  
bus
;

283 
	}
}

293 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

296 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

298 
PWR
->
CR
 |
PWR_FLAG
 << 2;

299 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~1.C

29 
	~"m32f10x_adc.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#CR1_DISCNUM_Ret
 ((
ut32_t
)0xFFFF1FFF)

	)

57 
	#CR1_DISCEN_S
 ((
ut32_t
)0x00000800)

	)

58 
	#CR1_DISCEN_Ret
 ((
ut32_t
)0xFFFFF7FF)

	)

61 
	#CR1_JAUTO_S
 ((
ut32_t
)0x00000400)

	)

62 
	#CR1_JAUTO_Ret
 ((
ut32_t
)0xFFFFFBFF)

	)

65 
	#CR1_JDISCEN_S
 ((
ut32_t
)0x00001000)

	)

66 
	#CR1_JDISCEN_Ret
 ((
ut32_t
)0xFFFFEFFF)

	)

69 
	#CR1_AWDCH_Ret
 ((
ut32_t
)0xFFFFFFE0)

	)

72 
	#CR1_AWDMode_Ret
 ((
ut32_t
)0xFF3FFDFF)

	)

75 
	#CR1_CLEAR_Mask
 ((
ut32_t
)0xFFF0FEFF)

	)

78 
	#CR2_ADON_S
 ((
ut32_t
)0x00000001)

	)

79 
	#CR2_ADON_Ret
 ((
ut32_t
)0xFFFFFFFE)

	)

82 
	#CR2_DMA_S
 ((
ut32_t
)0x00000100)

	)

83 
	#CR2_DMA_Ret
 ((
ut32_t
)0xFFFFFEFF)

	)

86 
	#CR2_RSTCAL_S
 ((
ut32_t
)0x00000008)

	)

89 
	#CR2_CAL_S
 ((
ut32_t
)0x00000004)

	)

92 
	#CR2_SWSTART_S
 ((
ut32_t
)0x00400000)

	)

95 
	#CR2_EXTTRIG_S
 ((
ut32_t
)0x00100000)

	)

96 
	#CR2_EXTTRIG_Ret
 ((
ut32_t
)0xFFEFFFFF)

	)

99 
	#CR2_EXTTRIG_SWSTART_S
 ((
ut32_t
)0x00500000)

	)

100 
	#CR2_EXTTRIG_SWSTART_Ret
 ((
ut32_t
)0xFFAFFFFF)

	)

103 
	#CR2_JEXTSEL_Ret
 ((
ut32_t
)0xFFFF8FFF)

	)

106 
	#CR2_JEXTTRIG_S
 ((
ut32_t
)0x00008000)

	)

107 
	#CR2_JEXTTRIG_Ret
 ((
ut32_t
)0xFFFF7FFF)

	)

110 
	#CR2_JSWSTART_S
 ((
ut32_t
)0x00200000)

	)

113 
	#CR2_JEXTTRIG_JSWSTART_S
 ((
ut32_t
)0x00208000)

	)

114 
	#CR2_JEXTTRIG_JSWSTART_Ret
 ((
ut32_t
)0xFFDF7FFF)

	)

117 
	#CR2_TSVREFE_S
 ((
ut32_t
)0x00800000)

	)

118 
	#CR2_TSVREFE_Ret
 ((
ut32_t
)0xFF7FFFFF)

	)

121 
	#CR2_CLEAR_Mask
 ((
ut32_t
)0xFFF1F7FD)

	)

124 
	#SQR3_SQ_S
 ((
ut32_t
)0x0000001F)

	)

125 
	#SQR2_SQ_S
 ((
ut32_t
)0x0000001F)

	)

126 
	#SQR1_SQ_S
 ((
ut32_t
)0x0000001F)

	)

129 
	#SQR1_CLEAR_Mask
 ((
ut32_t
)0xFF0FFFFF)

	)

132 
	#JSQR_JSQ_S
 ((
ut32_t
)0x0000001F)

	)

135 
	#JSQR_JL_S
 ((
ut32_t
)0x00300000)

	)

136 
	#JSQR_JL_Ret
 ((
ut32_t
)0xFFCFFFFF)

	)

139 
	#SMPR1_SMP_S
 ((
ut32_t
)0x00000007)

	)

140 
	#SMPR2_SMP_S
 ((
ut32_t
)0x00000007)

	)

143 
	#JDR_Offt
 ((
ut8_t
)0x28)

	)

146 
	#DR_ADDRESS
 ((
ut32_t
)0x4001244C)

	)

185 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

188 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

190 i(
ADCx
 =
ADC1
)

193 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

195 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

197 i(
ADCx
 =
ADC2
)

200 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
ENABLE
);

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
DISABLE
);

206 i(
ADCx
 =
ADC3
)

209 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
ENABLE
);

211 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
DISABLE
);

214 
	}
}

224 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

226 
ut32_t
 
tmeg1
 = 0;

227 
ut8_t
 
tmeg2
 = 0;

229 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

230 
	`as_m
(
	`IS_ADC_MODE
(
ADC_InSu
->
ADC_Mode
));

231 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

232 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

233 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

234 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

235 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfChl
));

239 
tmeg1
 = 
ADCx
->
CR1
;

241 
tmeg1
 &
CR1_CLEAR_Mask
;

245 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_Mode
 | ((ut32_t)ADC_InSu->
ADC_SnCvMode
 << 8));

247 
ADCx
->
CR1
 = 
tmeg1
;

251 
tmeg1
 = 
ADCx
->
CR2
;

253 
tmeg1
 &
CR2_CLEAR_Mask
;

258 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_ExTrigCv
 |

259 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

261 
ADCx
->
CR2
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
SQR1
;

267 
tmeg1
 &
SQR1_CLEAR_Mask
;

270 
tmeg2
 |(
ut8_t
(
ADC_InSu
->
ADC_NbrOfChl
 - (uint8_t)1);

271 
tmeg1
 |(
ut32_t
)
tmeg2
 << 20;

273 
ADCx
->
SQR1
 = 
tmeg1
;

274 
	}
}

281 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

285 
ADC_InSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

287 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

289 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

291 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

293 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

295 
ADC_InSu
->
ADC_NbrOfChl
 = 1;

296 
	}
}

305 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

308 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

309 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

310 i(
NewS
 !
DISABLE
)

313 
ADCx
->
CR2
 |
CR2_ADON_S
;

318 
ADCx
->
CR2
 &
CR2_ADON_Ret
;

320 
	}
}

330 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

333 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

334 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

335 i(
NewS
 !
DISABLE
)

338 
ADCx
->
CR2
 |
CR2_DMA_S
;

343 
ADCx
->
CR2
 &
CR2_DMA_Ret
;

345 
	}
}

359 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

361 
ut8_t
 
mask
 = 0;

363 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

364 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

365 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

367 
mask
 = (
ut8_t
)
ADC_IT
;

368 i(
NewS
 !
DISABLE
)

371 
ADCx
->
CR1
 |
mask
;

376 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

378 
	}
}

385 
	$ADC_RetCibti
(
ADC_TyDef
* 
ADCx
)

388 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

390 
ADCx
->
CR2
 |
CR2_RSTCAL_S
;

391 
	}
}

398 
FgStus
 
	$ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
)

400 
FgStus
 
bus
 = 
RESET
;

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

404 i((
ADCx
->
CR2
 & 
CR2_RSTCAL_S
!(
ut32_t
)
RESET
)

407 
bus
 = 
SET
;

412 
bus
 = 
RESET
;

415  
bus
;

416 
	}
}

423 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

428 
ADCx
->
CR2
 |
CR2_CAL_S
;

429 
	}
}

436 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

438 
FgStus
 
bus
 = 
RESET
;

440 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

442 i((
ADCx
->
CR2
 & 
CR2_CAL_S
!(
ut32_t
)
RESET
)

445 
bus
 = 
SET
;

450 
bus
 = 
RESET
;

453  
bus
;

454 
	}
}

463 
	$ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

467 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

472 
ADCx
->
CR2
 |
CR2_EXTTRIG_SWSTART_S
;

478 
ADCx
->
CR2
 &
CR2_EXTTRIG_SWSTART_Ret
;

480 
	}
}

487 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

489 
FgStus
 
bus
 = 
RESET
;

491 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

493 i((
ADCx
->
CR2
 & 
CR2_SWSTART_S
!(
ut32_t
)
RESET
)

496 
bus
 = 
SET
;

501 
bus
 = 
RESET
;

504  
bus
;

505 
	}
}

515 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

517 
ut32_t
 
tmeg1
 = 0;

518 
ut32_t
 
tmeg2
 = 0;

520 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

521 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

523 
tmeg1
 = 
ADCx
->
CR1
;

525 
tmeg1
 &
CR1_DISCNUM_Ret
;

527 
tmeg2
 = 
Numb
 - 1;

528 
tmeg1
 |
tmeg2
 << 13;

530 
ADCx
->
CR1
 = 
tmeg1
;

531 
	}
}

542 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

545 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

546 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

547 i(
NewS
 !
DISABLE
)

550 
ADCx
->
CR1
 |
CR1_DISCEN_S
;

555 
ADCx
->
CR1
 &
CR1_DISCEN_Ret
;

557 
	}
}

596 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

598 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

600 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

601 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

602 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

603 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

605 i(
ADC_Chl
 > 
ADC_Chl_9
)

608 
tmeg1
 = 
ADCx
->
SMPR1
;

610 
tmeg2
 = 
SMPR1_SMP_S
 << (3 * (
ADC_Chl
 - 10));

612 
tmeg1
 &~
tmeg2
;

614 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

616 
tmeg1
 |
tmeg2
;

618 
ADCx
->
SMPR1
 = 
tmeg1
;

623 
tmeg1
 = 
ADCx
->
SMPR2
;

625 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

627 
tmeg1
 &~
tmeg2
;

629 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

631 
tmeg1
 |
tmeg2
;

633 
ADCx
->
SMPR2
 = 
tmeg1
;

636 i(
Rk
 < 7)

639 
tmeg1
 = 
ADCx
->
SQR3
;

641 
tmeg2
 = 
SQR3_SQ_S
 << (5 * (
Rk
 - 1));

643 
tmeg1
 &~
tmeg2
;

645 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

647 
tmeg1
 |
tmeg2
;

649 
ADCx
->
SQR3
 = 
tmeg1
;

652 i(
Rk
 < 13)

655 
tmeg1
 = 
ADCx
->
SQR2
;

657 
tmeg2
 = 
SQR2_SQ_S
 << (5 * (
Rk
 - 7));

659 
tmeg1
 &~
tmeg2
;

661 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

663 
tmeg1
 |
tmeg2
;

665 
ADCx
->
SQR2
 = 
tmeg1
;

671 
tmeg1
 = 
ADCx
->
SQR1
;

673 
tmeg2
 = 
SQR1_SQ_S
 << (5 * (
Rk
 - 13));

675 
tmeg1
 &~
tmeg2
;

677 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

679 
tmeg1
 |
tmeg2
;

681 
ADCx
->
SQR1
 = 
tmeg1
;

683 
	}
}

692 
	$ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

695 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

696 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

697 i(
NewS
 !
DISABLE
)

700 
ADCx
->
CR2
 |
CR2_EXTTRIG_S
;

705 
ADCx
->
CR2
 &
CR2_EXTTRIG_Ret
;

707 
	}
}

714 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

717 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

719  (
ut16_t

ADCx
->
DR
;

720 
	}
}

726 
ut32_t
 
	$ADC_GDuModeCvsiVue
()

729  (*(
__IO
 
ut32_t
 *
DR_ADDRESS
);

730 
	}
}

740 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

743 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

744 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

745 i(
NewS
 !
DISABLE
)

748 
ADCx
->
CR1
 |
CR1_JAUTO_S
;

753 
ADCx
->
CR1
 &
CR1_JAUTO_Ret
;

755 
	}
}

766 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

769 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

770 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

771 i(
NewS
 !
DISABLE
)

774 
ADCx
->
CR1
 |
CR1_JDISCEN_S
;

779 
ADCx
->
CR1
 &
CR1_JDISCEN_Ret
;

781 
	}
}

805 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

807 
ut32_t
 
tmeg
 = 0;

809 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

810 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

812 
tmeg
 = 
ADCx
->
CR2
;

814 
tmeg
 &
CR2_JEXTSEL_Ret
;

816 
tmeg
 |
ADC_ExTrigInjecCv
;

818 
ADCx
->
CR2
 = 
tmeg
;

819 
	}
}

830 
	$ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

833 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

835 i(
NewS
 !
DISABLE
)

838 
ADCx
->
CR2
 |
CR2_JEXTTRIG_S
;

843 
ADCx
->
CR2
 &
CR2_JEXTTRIG_Ret
;

845 
	}
}

855 
	$ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

864 
ADCx
->
CR2
 |
CR2_JEXTTRIG_JSWSTART_S
;

870 
ADCx
->
CR2
 &
CR2_JEXTTRIG_JSWSTART_Ret
;

872 
	}
}

879 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

881 
FgStus
 
bus
 = 
RESET
;

883 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

885 i((
ADCx
->
CR2
 & 
CR2_JSWSTART_S
!(
ut32_t
)
RESET
)

888 
bus
 = 
SET
;

893 
bus
 = 
RESET
;

896  
bus
;

897 
	}
}

936 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

938 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

940 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

941 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

942 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

943 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

945 i(
ADC_Chl
 > 
ADC_Chl_9
)

948 
tmeg1
 = 
ADCx
->
SMPR1
;

950 
tmeg2
 = 
SMPR1_SMP_S
 << (3*(
ADC_Chl
 - 10));

952 
tmeg1
 &~
tmeg2
;

954 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

956 
tmeg1
 |
tmeg2
;

958 
ADCx
->
SMPR1
 = 
tmeg1
;

963 
tmeg1
 = 
ADCx
->
SMPR2
;

965 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

967 
tmeg1
 &~
tmeg2
;

969 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

971 
tmeg1
 |
tmeg2
;

973 
ADCx
->
SMPR2
 = 
tmeg1
;

977 
tmeg1
 = 
ADCx
->
JSQR
;

979 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_S
)>> 20;

981 
tmeg2
 = 
JSQR_JSQ_S
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

983 
tmeg1
 &~
tmeg2
;

985 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

987 
tmeg1
 |
tmeg2
;

989 
ADCx
->
JSQR
 = 
tmeg1
;

990 
	}
}

999 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1001 
ut32_t
 
tmeg1
 = 0;

1002 
ut32_t
 
tmeg2
 = 0;

1004 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1005 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1008 
tmeg1
 = 
ADCx
->
JSQR
;

1010 
tmeg1
 &
JSQR_JL_Ret
;

1012 
tmeg2
 = 
Lgth
 - 1;

1013 
tmeg1
 |
tmeg2
 << 20;

1015 
ADCx
->
JSQR
 = 
tmeg1
;

1016 
	}
}

1031 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1033 
__IO
 
ut32_t
 
tmp
 = 0;

1036 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1037 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1038 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1040 
tmp
 = (
ut32_t
)
ADCx
;

1041 
tmp
 +
ADC_InjeedChl
;

1044 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1045 
	}
}

1058 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1060 
__IO
 
ut32_t
 
tmp
 = 0;

1063 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1064 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1066 
tmp
 = (
ut32_t
)
ADCx
;

1067 
tmp
 +
ADC_InjeedChl
 + 
JDR_Offt
;

1070  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1071 
	}
}

1088 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

1090 
ut32_t
 
tmeg
 = 0;

1092 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1093 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

1095 
tmeg
 = 
ADCx
->
CR1
;

1097 
tmeg
 &
CR1_AWDMode_Ret
;

1099 
tmeg
 |
ADC_AlogWchdog
;

1101 
ADCx
->
CR1
 = 
tmeg
;

1102 
	}
}

1113 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

1114 
ut16_t
 
LowThshd
)

1117 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1118 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

1119 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

1121 
ADCx
->
HTR
 = 
HighThshd
;

1123 
ADCx
->
LTR
 = 
LowThshd
;

1124 
	}
}

1151 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

1153 
ut32_t
 
tmeg
 = 0;

1155 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1156 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1158 
tmeg
 = 
ADCx
->
CR1
;

1160 
tmeg
 &
CR1_AWDCH_Ret
;

1162 
tmeg
 |
ADC_Chl
;

1164 
ADCx
->
CR1
 = 
tmeg
;

1165 
	}
}

1173 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

1176 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1177 i(
NewS
 !
DISABLE
)

1180 
ADC1
->
CR2
 |
CR2_TSVREFE_S
;

1185 
ADC1
->
CR2
 &
CR2_TSVREFE_Ret
;

1187 
	}
}

1201 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1203 
FgStus
 
bus
 = 
RESET
;

1205 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1206 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1208 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1211 
bus
 = 
SET
;

1216 
bus
 = 
RESET
;

1219  
bus
;

1220 
	}
}

1234 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1237 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1238 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1240 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1241 
	}
}

1253 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1255 
ITStus
 
bus
 = 
RESET
;

1256 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1261 
mask
 = 
ADC_IT
 >> 8;

1263 
abˡus
 = (
ADCx
->
CR1
 & (
ut8_t
)
ADC_IT
) ;

1265 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1268 
bus
 = 
SET
;

1273 
bus
 = 
RESET
;

1276  
bus
;

1277 
	}
}

1289 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1291 
ut8_t
 
mask
 = 0;

1293 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1294 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1296 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1298 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1299 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~2.C

29 
	~"m32f10x_bkp.h
"

30 
	~"m32f10x_rcc.h
"

54 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

59 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

60 
	#TPAL_BNumb
 0x01

	)

61 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPAL_BNumb
 * 4))

	)

64 
	#TPE_BNumb
 0x00

	)

65 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPE_BNumb
 * 4))

	)

70 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

71 
	#TPIE_BNumb
 0x02

	)

72 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TPIE_BNumb
 * 4))

	)

75 
	#TIF_BNumb
 0x09

	)

76 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TIF_BNumb
 * 4))

	)

79 
	#TEF_BNumb
 0x08

	)

80 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEF_BNumb
 * 4))

	)

85 
	#RTCCR_CAL_MASK
 ((
ut16_t
)0xFF80)

	)

86 
	#RTCCR_MASK
 ((
ut16_t
)0xFC7F)

	)

126 
	$BKP_DeIn
()

128 
	`RCC_BackupRetCmd
(
ENABLE
);

129 
	`RCC_BackupRetCmd
(
DISABLE
);

130 
	}
}

140 
	$BKP_TamrPLevCfig
(
ut16_t
 
BKP_TamrPLev
)

143 
	`as_m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_TamrPLev
));

144 *(
__IO
 
ut32_t
 *
CR_TPAL_BB
 = 
BKP_TamrPLev
;

145 
	}
}

153 
	$BKP_TamrPCmd
(
FuniڮS
 
NewS
)

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

157 *(
__IO
 
ut32_t
 *
CR_TPE_BB
 = (ut32_t)
NewS
;

158 
	}
}

166 
	$BKP_ITCfig
(
FuniڮS
 
NewS
)

169 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

170 *(
__IO
 
ut32_t
 *
CSR_TPIE_BB
 = (ut32_t)
NewS
;

171 
	}
}

186 
	$BKP_RTCOuutCfig
(
ut16_t
 
BKP_RTCOuutSour
)

188 
ut16_t
 
tmeg
 = 0;

190 
	`as_m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSour
));

191 
tmeg
 = 
BKP
->
RTCCR
;

193 
tmeg
 &
RTCCR_MASK
;

196 
tmeg
 |
BKP_RTCOuutSour
;

198 
BKP
->
RTCCR
 = 
tmeg
;

199 
	}
}

207 
	$BKP_SRTCCibtiVue
(
ut8_t
 
CibtiVue
)

209 
ut16_t
 
tmeg
 = 0;

211 
	`as_m
(
	`IS_BKP_CALIBRATION_VALUE
(
CibtiVue
));

212 
tmeg
 = 
BKP
->
RTCCR
;

214 
tmeg
 &
RTCCR_CAL_MASK
;

216 
tmeg
 |
CibtiVue
;

218 
BKP
->
RTCCR
 = 
tmeg
;

219 
	}
}

228 
	$BKP_WreBackupRegi
(
ut16_t
 
BKP_DR
, ut16_
Da
)

230 
__IO
 
ut32_t
 
tmp
 = 0;

233 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

235 
tmp
 = (
ut32_t
)
BKP_BASE
;

236 
tmp
 +
BKP_DR
;

238 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

239 
	}
}

247 
ut16_t
 
	$BKP_RdBackupRegi
(
ut16_t
 
BKP_DR
)

249 
__IO
 
ut32_t
 
tmp
 = 0;

252 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

254 
tmp
 = (
ut32_t
)
BKP_BASE
;

255 
tmp
 +
BKP_DR
;

257  (*(
__IO
 
ut16_t
 *
tmp
);

258 
	}
}

265 
FgStus
 
	$BKP_GFgStus
()

267  (
FgStus
)(*(
__IO
 
ut32_t
 *
CSR_TEF_BB
);

268 
	}
}

275 
	$BKP_CˬFg
()

278 
BKP
->
CSR
 |
BKP_CSR_CTE
;

279 
	}
}

286 
ITStus
 
	$BKP_GITStus
()

288  (
ITStus
)(*(
__IO
 
ut32_t
 *
CSR_TIF_BB
);

289 
	}
}

296 
	$BKP_CˬITPdgB
()

299 
BKP
->
CSR
 |
BKP_CSR_CTI
;

300 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~3.C

29 
	~"m32f10x_n.h
"

30 
	~"m32f10x_rcc.h
"

55 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

58 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

61 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

64 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

66 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

71 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

73 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

75 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

77 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

79 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

82 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

83 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

84 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

88 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

113 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

128 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

131 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

133 i(
CANx
 =
CAN1
)

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

138 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

143 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

147 
	}
}

160 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

162 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

163 
ut32_t
 
wa_ack
 = 0x00000000;

165 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

166 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

167 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

168 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

169 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

170 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

172 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

173 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

174 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

175 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

176 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

179 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

182 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

185 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

187 
wa_ack
++;

191 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

193 
InStus
 = 
CAN_InStus_Faed
;

198 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

200 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

204 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

208 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

210 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

214 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

218 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

220 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

224 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

228 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

230 
CANx
->
MCR
 |
CAN_MCR_NART
;

234 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

238 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

240 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

244 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

248 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

250 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

254 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

258 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

259 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

260 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

261 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

262 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

265 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

268 
wa_ack
 = 0;

270 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

272 
wa_ack
++;

276 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

278 
InStus
 = 
CAN_InStus_Faed
;

282 
InStus
 = 
CAN_InStus_Sucss
 ;

287  
InStus
;

288 
	}
}

298 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

300 
ut32_t
 
fr_numb_b_pos
 = 0;

302 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

303 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

304 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

305 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

306 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

308 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

311 
CAN1
->
FMR
 |
FMR_FINIT
;

314 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

317 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

320 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

324 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

325 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

326 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

330 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

331 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

332 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

335 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

338 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

340 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

341 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

342 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

344 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

345 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

346 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

350 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

353 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

358 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

362 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

365 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

368 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

371 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

375 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

377 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

381 
CAN1
->
FMR
 &~
FMR_FINIT
;

382 
	}
}

390 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

395 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

398 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

401 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

404 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

407 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

410 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

413 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

416 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

419 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

422 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

425 
CAN_InSu
->
CAN_Psr
 = 1;

426 
	}
}

434 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

437 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

440 
CAN1
->
FMR
 |
FMR_FINIT
;

443 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

444 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

447 
CAN1
->
FMR
 &~
FMR_FINIT
;

448 
	}
}

457 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

460 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

461 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

463 i(
NewS
 !
DISABLE
)

466 
CANx
->
MCR
 |
MCR_DBF
;

471 
CANx
->
MCR
 &~
MCR_DBF
;

473 
	}
}

487 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

490 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

491 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

492 i(
NewS
 !
DISABLE
)

495 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

498 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

499 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

500 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

505 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

508 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

509 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

510 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

512 
	}
}

521 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

523 
ut8_t
 
sm_mabox
 = 0;

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

527 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

528 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

531 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

533 
sm_mabox
 = 0;

535 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

537 
sm_mabox
 = 1;

539 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

541 
sm_mabox
 = 2;

545 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

548 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

551 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

552 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

554 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

555 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

556 
TxMesge
->
RTR
);

560 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

561 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

562 
TxMesge
->
IDE
 | \

563 
TxMesge
->
RTR
);

567 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

568 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

569 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

572 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

573 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

574 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

575 ((
ut32_t
)
TxMesge
->
Da
[0]));

576 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

577 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

578 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

579 ((
ut32_t
)
TxMesge
->
Da
[4]));

581 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

583  
sm_mabox
;

584 
	}
}

595 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

597 
ut32_t
 
e
 = 0;

600 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

601 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

603 
TnsmMabox
)

605 (
CAN_TXMAILBOX_0
):

606 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

608 (
CAN_TXMAILBOX_1
):

609 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

611 (
CAN_TXMAILBOX_2
):

612 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

615 
e
 = 
CAN_TxStus_Faed
;

618 
e
)

621 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

624 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

626 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

628 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

631 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

633 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

635 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

637 : 
e
 = 
CAN_TxStus_Faed
;

640  (
ut8_t

e
;

641 
	}
}

649 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

652 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

653 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

655 
Mabox
)

657 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

659 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

661 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

666 
	}
}

677 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

680 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

681 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

683 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

684 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

686 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

690 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

693 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

695 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

697 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

699 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

700 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

701 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

702 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

703 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

704 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

705 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

706 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

709 i(
FIFONumb
 =
CAN_FIFO0
)

711 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

716 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

718 
	}
}

726 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

729 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

730 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

732 i(
FIFONumb
 =
CAN_FIFO0
)

734 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

739 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

741 
	}
}

749 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

751 
ut8_t
 
mesge_ndg
=0;

753 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

754 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 i(
FIFONumb
 =
CAN_FIFO0
)

757 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

759 i(
FIFONumb
 =
CAN_FIFO1
)

761 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

765 
mesge_ndg
 = 0;

767  
mesge_ndg
;

768 
	}
}

780 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

782 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

785 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

788 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

789 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

791 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

794 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

797 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

799 
timeout
--;

801 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

803 
us
 = 
CAN_ModeStus_Faed
;

807 
us
 = 
CAN_ModeStus_Sucss
;

810 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

813 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

816 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

818 
timeout
--;

820 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

822 
us
 = 
CAN_ModeStus_Faed
;

826 
us
 = 
CAN_ModeStus_Sucss
;

829 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

832 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

835 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

837 
timeout
--;

839 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

841 
us
 = 
CAN_ModeStus_Faed
;

845 
us
 = 
CAN_ModeStus_Sucss
;

850 
us
 = 
CAN_ModeStus_Faed
;

853  (
ut8_t

us
;

854 
	}
}

862 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

864 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

867 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

870 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

873 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

876 
pus
 = 
CAN_S˕_Ok
;

879  (
ut8_t
)
pus
;

880 
	}
}

888 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

890 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

891 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

894 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

897 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

900 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

902 
wa_ak
--;

904 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

907 
wakeupus
 = 
CAN_WakeUp_Ok
;

910  (
ut8_t
)
wakeupus
;

911 
	}
}

928 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

930 
ut8_t
 
rcode
=0;

933 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

936 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

939  
rcode
;

940 
	}
}

952 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
cou
=0;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

963  
cou
;

964 
	}
}

972 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

974 
ut8_t
 
cou
=0;

977 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

980 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

983  
cou
;

984 
	}
}

1009 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1012 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1013 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1014 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1016 i(
NewS
 !
DISABLE
)

1019 
CANx
->
IER
 |
CAN_IT
;

1024 
CANx
->
IER
 &~
CAN_IT
;

1026 
	}
}

1049 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1051 
FgStus
 
bus
 = 
RESET
;

1054 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1055 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1058 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1061 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1064 
bus
 = 
SET
;

1069 
bus
 = 
RESET
;

1072 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1075 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1078 
bus
 = 
SET
;

1083 
bus
 = 
RESET
;

1086 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1089 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1092 
bus
 = 
SET
;

1097 
bus
 = 
RESET
;

1100 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1103 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1106 
bus
 = 
SET
;

1111 
bus
 = 
RESET
;

1117 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1120 
bus
 = 
SET
;

1125 
bus
 = 
RESET
;

1129  
bus
;

1130 
	}
}

1149 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1151 
ut32_t
 
agtmp
=0;

1153 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1154 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1156 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1159 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1163 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1165 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1168 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1170 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1173 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1175 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1178 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1183 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1186 
	}
}

1209 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1211 
ITStus
 
us
 = 
RESET
;

1213 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1214 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1217 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1220 
CAN_IT
)

1222 
CAN_IT_TME
:

1224 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1226 
CAN_IT_FMP0
:

1228 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1230 
CAN_IT_FF0
:

1232 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1234 
CAN_IT_FOV0
:

1236 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1238 
CAN_IT_FMP1
:

1240 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1242 
CAN_IT_FF1
:

1244 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1246 
CAN_IT_FOV1
:

1248 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1250 
CAN_IT_WKU
:

1252 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1254 
CAN_IT_SLK
:

1256 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1258 
CAN_IT_EWG
:

1260 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1262 
CAN_IT_EPV
:

1264 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1266 
CAN_IT_BOF
:

1268 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1270 
CAN_IT_LEC
:

1272 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1274 
CAN_IT_ERR
:

1276 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1280 
us
 = 
RESET
;

1287 
us
 = 
RESET
;

1291  
us
;

1292 
	}
}

1312 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1315 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1316 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1318 
CAN_IT
)

1320 
CAN_IT_TME
:

1322 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1324 
CAN_IT_FF0
:

1326 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1328 
CAN_IT_FOV0
:

1330 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1332 
CAN_IT_FF1
:

1334 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1336 
CAN_IT_FOV1
:

1338 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1340 
CAN_IT_WKU
:

1342 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1344 
CAN_IT_SLK
:

1346 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1348 
CAN_IT_EWG
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_EPV
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_BOF
:

1362 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_LEC
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1372 
CAN_IT_ERR
:

1374 
CANx
->
ESR
 = 
RESET
;

1376 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1383 
	}
}

1391 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1393 
ITStus
 
ndgbus
 = 
RESET
;

1395 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1398 
ndgbus
 = 
SET
;

1403 
ndgbus
 = 
RESET
;

1405  
ndgbus
;

1406 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~4.C

29 
	~"m32f10x_c.h
"

30 
	~"m32f10x_rcc.h
"

55 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

60 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

61 
	#PE_BNumb
 0x00

	)

62 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
PE_BNumb
 * 4))

	)

65 
	#IE_BNumb
 0x01

	)

66 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
IE_BNumb
 * 4))

	)

71 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

72 
	#TSOM_BNumb
 0x00

	)

73 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TSOM_BNumb
 * 4))

	)

76 
	#TEOM_BNumb
 0x01

	)

77 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEOM_BNumb
 * 4))

	)

79 
	#CFGR_CLEAR_Mask
 (
ut8_t
)(0xF3

	)

80 
	#FLAG_Mask
 ((
ut32_t
)0x00FFFFFF

	)

124 
	$CEC_DeIn
()

127 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

129 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

130 
	}
}

141 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

143 
ut16_t
 
tmeg
 = 0;

146 
	`as_m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_InSu
->
CEC_BTimgMode
));

147 
	`as_m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_InSu
->
CEC_BPiodMode
));

151 
tmeg
 = 
CEC
->
CFGR
;

154 
tmeg
 &
CFGR_CLEAR_Mask
;

157 
tmeg
 |(
ut16_t
)(
CEC_InSu
->
CEC_BTimgMode
 | CEC_InSu->
CEC_BPiodMode
);

160 
CEC
->
CFGR
 = 
tmeg
;

162 
	}
}

170 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

173 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

175 *(
__IO
 
ut32_t
 *
CFGR_PE_BB
 = (ut32_t)
NewS
;

177 if(
NewS
 =
DISABLE
)

180 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
!(
ut32_t
)
RESET
)

184 
	}
}

192 
	$CEC_ITCfig
(
FuniڮS
 
NewS
)

195 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

197 *(
__IO
 
ut32_t
 *
CFGR_IE_BB
 = (ut32_t)
NewS
;

198 
	}
}

205 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

208 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

211 
CEC
->
OAR
 = 
CEC_OwnAddss
;

212 
	}
}

219 
	$CEC_SPsr
(
ut16_t
 
CEC_Psr
)

222 
	`as_m
(
	`IS_CEC_PRESCALER
(
CEC_Psr
));

225 
CEC
->
PRES
 = 
CEC_Psr
;

226 
	}
}

233 
	$CEC_SdDaBy
(
ut8_t
 
Da
)

236 
CEC
->
TXD
 = 
Da
 ;

237 
	}
}

245 
ut8_t
 
	$CEC_ReiveDaBy
()

248  (
ut8_t
)(
CEC
->
RXD
);

249 
	}
}

256 
	$CEC_SOfMesge
()

259 *(
__IO
 
ut32_t
 *
CSR_TSOM_BB
 = (uint32_t)0x1;

260 
	}
}

268 
	$CEC_EndOfMesgeCmd
(
FuniڮS
 
NewS
)

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

274 *(
__IO
 
ut32_t
 *
CSR_TEOM_BB
 = (ut32_t)
NewS
;

275 
	}
}

297 
FgStus
 
	$CEC_GFgStus
(
ut32_t
 
CEC_FLAG
)

299 
FgStus
 
bus
 = 
RESET
;

300 
ut32_t
 
eg
 = 0, 
cba
 = 0;

303 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

306 
cba
 = (
ut32_t
)(
CEC_BASE
);

309 
eg
 = 
CEC_FLAG
 >> 28;

312 
CEC_FLAG
 &
FLAG_Mask
;

314 if(
eg
 != 0)

317 
CEC_FLAG
 = (
ut32_t
)(CEC_FLAG >> 16);

320 
cba
 += 0xC;

325 
cba
 += 0x10;

328 if(((*(
__IO
 
ut32_t
 *)
cba
& 
CEC_FLAG
!(ut32_t)
RESET
)

331 
bus
 = 
SET
;

336 
bus
 = 
RESET
;

340  
bus
;

341 
	}
}

355 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

357 
ut32_t
 
tmp
 = 0x0;

360 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

362 
tmp
 = 
CEC
->
CSR
 & 0x2;

365 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_FLAG
& 0xFFFFFFFC| 
tmp
);

366 
	}
}

378 
ITStus
 
	$CEC_GITStus
(
ut8_t
 
CEC_IT
)

380 
ITStus
 
bus
 = 
RESET
;

381 
ut32_t
 
abˡus
 = 0;

384 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

387 
abˡus
 = (
CEC
->
CFGR
 & (
ut8_t
)
CEC_CFGR_IE
) ;

390 i(((
CEC
->
CSR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

393 
bus
 = 
SET
;

398 
bus
 = 
RESET
;

401  
bus
;

402 
	}
}

414 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

416 
ut32_t
 
tmp
 = 0x0;

419 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

421 
tmp
 = 
CEC
->
CSR
 & 0x2;

424 
CEC
->
CSR
 &(
ut32_t
)(((~(ut32_t)
CEC_IT
& 0xFFFFFFFC| 
tmp
);

425 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\misc.c

30 
	~"misc.h
"

53 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

102 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

105 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

108 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

109 
	}
}

118 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

120 
ut32_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

124 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

125 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

127 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

130 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

131 
tm
 = (0x4 - 
tmriܙy
);

132 
tmpsub
 =mpsub >> 
tmriܙy
;

134 
tmriܙy
 = (
ut32_t
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

135 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

136 
tmriܙy
 =mppriority << 0x04;

138 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

141 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

142 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

147 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

148 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

150 
	}
}

162 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

165 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

166 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

168 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

169 
	}
}

181 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

184 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

185 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

187 i(
NewS
 !
DISABLE
)

189 
SCB
->
SCR
 |
LowPowMode
;

193 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

195 
	}
}

205 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

208 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

209 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

211 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

215 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

217 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\STM32F~1.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
ROM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
ROM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
ROM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 *(.
ack
)

170 } > 
RAM


174 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

175 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

176 
PROVIDE
(
__ack
 = 
__SckT
);

179 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\STM32F~2.LD

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 20
K


42 
	}
}

72 
	gSECTIONS


74 .
	gxt
 :

76 
KEEP
(*(.
i_ve
))

77 *(.
xt
*)

79 
KEEP
(*(.

))

80 
KEEP
(*(.
fi
))

83 *
tbeg
.
o
(.
s
)

84 *
tbeg
?.
o
(.
s
)

85 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

86 *(
SORT
(.
s
.*))

87 *(.
s
)

90 *
tbeg
.
o
(.
dts
)

91 *
tbeg
?.
o
(.
dts
)

92 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

93 *(
SORT
(.
dts
.*))

94 *(.
dts
)

96 *(.
roda
*)

98 
KEEP
(*(.
eh_ame
*))

99 } > 
RAM


101 .
ARM
.
exb
 :

103 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

104 } > 
RAM


106 
__exidx_t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

110 } > 
RAM


111 
__exidx_d
 = .;

113 
	g__ext
 = .;

115 .
	gda
 : 
AT
 (
__ext
)

117 
__da_t__
 = .;

118 *(
	gvb
)

119 *(.
	gda
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

124 
KEEP
(*(.
e_y
))

125 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
___y_t
 = .);

130 
KEEP
(*(
SORT
(.
_y
.*)))

131 
KEEP
(*(.
_y
))

132 
PROVIDE_HIDDEN
 (
___y_d
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

138 
KEEP
(*(
SORT
(.
fi_y
.*)))

139 
KEEP
(*(.
fi_y
))

140 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

142 . = 
ALIGN
(4);

144 
	g__da_d__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_d__
 = .;

154 } > 
	gRAM


156 .
hp
 (
NOLOAD
):

158 
__d__
 = .;

159 
	gd
 = 
__d__
;

160 *(.
	ghp
*)

161 
	g__HpLim
 = .;

162 } > 
	gRAM


167 .
ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	gack
)

171 } > 
RAM


175 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\CORE_C~1.H

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

301 #i
defed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #i
defed
 ( 
__GNUC__
 )

315 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_q
()

317 
__ASM
 volatile ("cpsie i");

318 
	}
}

326 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_q
()

328 
__ASM
 volatile ("cpsid i");

329 
	}
}

338 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

340 
ut32_t
 
su
;

342 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

343 (
su
);

344 
	}
}

353 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

355 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

356 
	}
}

365 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

367 
ut32_t
 
su
;

369 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

370 (
su
);

371 
	}
}

380 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

382 
ut32_t
 
su
;

384 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

385 (
su
);

386 
	}
}

395 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

397 
ut32_t
 
su
;

399 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

400 (
su
);

401 
	}
}

410 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

412 
ut32_t
 
su
;

414 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

415 (
su
);

416 
	}
}

425 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

427 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

428 
	}
}

437 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

439 
ut32_t
 
su
;

441 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

442 (
su
);

443 
	}
}

452 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

454 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

455 
	}
}

464 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

466 
ut32_t
 
su
;

468 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

469 (
su
);

470 
	}
}

479 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

481 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

482 
	}
}

485 #i (
__CORTEX_M
 >= 0x03)

492 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_u_q
()

494 
__ASM
 volatile ("cpsie f");

495 
	}
}

503 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_u_q
()

505 
__ASM
 volatile ("cpsid f");

506 
	}
}

515 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

517 
ut32_t
 
su
;

519 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

520 (
su
);

521 
	}
}

530 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

532 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

533 
	}
}

542 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

544 
ut32_t
 
su
;

546 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

547 (
su
);

548 
	}
}

557 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

559 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

560 
	}
}

565 #i (
__CORTEX_M
 == 0x04)

573 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

575 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

576 
ut32_t
 
su
;

578 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

579 (
su
);

583 
	}
}

592 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

594 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

595 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

597 
	}
}

602 #i
defed
 ( 
__TASKING__
 )

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\CORE_C~2.H

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__ibu__
((
i
(".v16_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__ibu__
((
i
(".vsh_xt"))
__STATIC_INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

143 
	#__ROR
 
__r


	)

146 #i (
__CORTEX_M
 >= 0x03)

155 
	#__RBIT
 
__rb


	)

165 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

175 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

185 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

197 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

209 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

221 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

229 
	#__CLREX
 
__x


	)

240 
	#__SSAT
 
__st


	)

251 
	#__USAT
 
__ut


	)

261 
	#__CLZ
 
__z


	)

267 #i
defed
 ( 
__ICCARM__
 )

270 
	~<cmsis_r.h
>

273 #i
defed
 ( 
__TMS470__
 )

276 
	~<cmsis_ccs.h
>

279 #i
defed
 ( 
__GNUC__
 )

286 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

288 
__ASM
 volatile ("nop");

289 
	}
}

297 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

299 
__ASM
 volatile ("wfi");

300 
	}
}

308 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

310 
__ASM
 volatile ("wfe");

311 
	}
}

318 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

320 
__ASM
 volatile ("sev");

321 
	}
}

330 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

332 
__ASM
 volatile ("isb");

333 
	}
}

341 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

343 
__ASM
 volatile ("dsb");

344 
	}
}

352 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

354 
__ASM
 volatile ("dmb");

355 
	}
}

365 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

367 
ut32_t
 
su
;

369 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

370 (
su
);

371 
	}
}

381 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

383 
ut32_t
 
su
;

385 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

386 (
su
);

387 
	}
}

397 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

399 
ut32_t
 
su
;

401 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

402 (
su
);

403 
	}
}

414 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

417 
__ASM
 vީ("r %0, %0, %1" : "+r" (
1
: "r" (
2
) );

418 (
1
);

419 
	}
}

422 #i (
__CORTEX_M
 >= 0x03)

431 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

433 
ut32_t
 
su
;

435 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

436 (
su
);

437 
	}
}

447 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

449 
ut8_t
 
su
;

451 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

452 (
su
);

453 
	}
}

463 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

465 
ut16_t
 
su
;

467 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

468 (
su
);

469 
	}
}

479 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

481 
ut32_t
 
su
;

483 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

484 (
su
);

485 
	}
}

497 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

499 
ut32_t
 
su
;

501 
__ASM
 vީ("xb %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

502 (
su
);

503 
	}
}

515 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

517 
ut32_t
 
su
;

519 
__ASM
 vީ("xh %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

520 (
su
);

521 
	}
}

533 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

535 
ut32_t
 
su
;

537 
__ASM
 vީ("x %0, %2, [%1]" : "=&r" (
su
: "r" (
addr
), "r" (
vue
) );

538 (
su
);

539 
	}
}

547 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

549 
__ASM
 volatile ("clrex");

550 
	}
}

561 
	#__SSAT
(
ARG1
,
ARG2
) \

563 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

564 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

565 
__RES
; \

566 })

	)

577 
	#__USAT
(
ARG1
,
ARG2
) \

579 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

580 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

581 
__RES
; \

582 })

	)

592 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

594 
ut8_t
 
su
;

596 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

597 (
su
);

598 
	}
}

605 #i
defed
 ( 
__TASKING__
 )

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\core_cm3.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

56 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03

	)

57 
	#__CM3_CMSIS_VERSION_SUB
 (0x00

	)

58 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16) | \

59 
__CM3_CMSIS_VERSION_SUB
 )

	)

61 
	#__CORTEX_M
 (0x03

	)

64 #i 
defed
 ( 
__CC_ARM
 )

65 
	#__ASM
 
__asm


	)

66 
	#__INLINE
 
__le


	)

67 
	#__STATIC_INLINE
 
__le


	)

69 #i
defed
 ( 
__ICCARM__
 )

70 
	#__ASM
 
__asm


	)

71 
	#__INLINE
 
le


	)

72 
	#__STATIC_INLINE
 
le


	)

74 #i
defed
 ( 
__TMS470__
 )

75 
	#__ASM
 
__asm


	)

76 
	#__STATIC_INLINE
 
le


	)

78 #i
defed
 ( 
__GNUC__
 )

79 
	#__ASM
 
__asm


	)

80 
	#__INLINE
 
le


	)

81 
	#__STATIC_INLINE
 
le


	)

83 #i
defed
 ( 
__TASKING__
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
le


	)

86 
	#__STATIC_INLINE
 
le


	)

92 
	#__FPU_USED
 0

	)

94 #i
defed
 ( 
__CC_ARM
 )

95 #i
defed
 
__TARGET_FPU_VFP


99 #i
defed
 ( 
__ICCARM__
 )

100 #i
defed
 
__ARMVFP__


104 #i
defed
 ( 
__TMS470__
 )

105 #i
defed
 
__TI__VFP_SUPPORT____


109 #i
defed
 ( 
__GNUC__
 )

110 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

114 #i
defed
 ( 
__TASKING__
 )

118 
	~<dt.h
>

119 
	~<ce_cmInr.h
>

120 
	~<ce_cmFunc.h
>

124 #ide
__CMSIS_GENERIC


126 #ide
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

130 #i
defed
 
__CHECK_DEVICE_DEFINES


131 #ide
__CM3_REV


132 
	#__CM3_REV
 0x0200

	)

136 #ide
__MPU_PRESENT


137 
	#__MPU_PRESENT
 0

	)

141 #ide
__NVIC_PRIO_BITS


142 
	#__NVIC_PRIO_BITS
 4

	)

146 #ide
__Vd_SysTickCfig


147 
	#__Vd_SysTickCfig
 0

	)

160 #ifde
__lulus


161 
	#__I
 vީ

	)

163 
	#__I
 vީcڡ

	)

165 
	#__O
 vީ

	)

166 
	#__IO
 vީ

	)

198 #i(
__CORTEX_M
 != 0x04)

199 
ut32_t
 
_rved0
:27;

201 
ut32_t
 
_rved0
:16;

202 
ut32_t
 
GE
:4;

203 
ut32_t
 
_rved1
:7;

205 
ut32_t
 
Q
:1;

206 
ut32_t
 
V
:1;

207 
ut32_t
 
C
:1;

208 
ut32_t
 
Z
:1;

209 
ut32_t
 
N
:1;

210 } 
b
;

211 
ut32_t
 
w
;

212 } 
	tAPSR_Ty
;

221 
ut32_t
 
	mISR
:9;

222 
ut32_t
 
	m_rved0
:23;

223 } 
	mb
;

224 
ut32_t
 
	mw
;

225 } 
	tIPSR_Ty
;

234 
ut32_t
 
	mISR
:9;

235 #i(
__CORTEX_M
 != 0x04)

236 
ut32_t
 
	m_rved0
:15;

238 
ut32_t
 
	m_rved0
:7;

239 
ut32_t
 
	mGE
:4;

240 
ut32_t
 
	m_rved1
:4;

242 
ut32_t
 
	mT
:1;

243 
ut32_t
 
	mIT
:2;

244 
ut32_t
 
	mQ
:1;

245 
ut32_t
 
	mV
:1;

246 
ut32_t
 
	mC
:1;

247 
ut32_t
 
	mZ
:1;

248 
ut32_t
 
	mN
:1;

249 } 
	mb
;

250 
ut32_t
 
	mw
;

251 } 
	txPSR_Ty
;

260 
ut32_t
 
	mnPRIV
:1;

261 
ut32_t
 
	mSPSEL
:1;

262 
ut32_t
 
	mFPCA
:1;

263 
ut32_t
 
	m_rved0
:29;

264 } 
	mb
;

265 
ut32_t
 
	mw
;

266 } 
	tCONTROL_Ty
;

281 
__IO
 
ut32_t
 
	mISER
[8];

282 
ut32_t
 
	mRESERVED0
[24];

283 
__IO
 
ut32_t
 
	mICER
[8];

284 
ut32_t
 
	mRSERVED1
[24];

285 
__IO
 
ut32_t
 
	mISPR
[8];

286 
ut32_t
 
	mRESERVED2
[24];

287 
__IO
 
ut32_t
 
	mICPR
[8];

288 
ut32_t
 
	mRESERVED3
[24];

289 
__IO
 
ut32_t
 
	mIABR
[8];

290 
ut32_t
 
	mRESERVED4
[56];

291 
__IO
 
ut8_t
 
	mIP
[240];

292 
ut32_t
 
	mRESERVED5
[644];

293 
__O
 
ut32_t
 
	mSTIR
;

294 } 
	tNVIC_Ty
;

297 
	#NVIC_STIR_INTID_Pos
 0

	)

298 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

313 
__I
 
ut32_t
 
	mCPUID
;

314 
__IO
 
ut32_t
 
	mICSR
;

315 
__IO
 
ut32_t
 
	mVTOR
;

316 
__IO
 
ut32_t
 
	mAIRCR
;

317 
__IO
 
ut32_t
 
	mSCR
;

318 
__IO
 
ut32_t
 
	mCCR
;

319 
__IO
 
ut8_t
 
	mSHP
[12];

320 
__IO
 
ut32_t
 
	mSHCSR
;

321 
__IO
 
ut32_t
 
	mCFSR
;

322 
__IO
 
ut32_t
 
	mHFSR
;

323 
__IO
 
ut32_t
 
	mDFSR
;

324 
__IO
 
ut32_t
 
	mMMFAR
;

325 
__IO
 
ut32_t
 
	mBFAR
;

326 
__IO
 
ut32_t
 
	mAFSR
;

327 
__I
 
ut32_t
 
	mPFR
[2];

328 
__I
 
ut32_t
 
	mDFR
;

329 
__I
 
ut32_t
 
	mADR
;

330 
__I
 
ut32_t
 
	mMMFR
[4];

331 
__I
 
ut32_t
 
	mISAR
[5];

332 
ut32_t
 
	mRESERVED0
[5];

333 
__IO
 
ut32_t
 
	mCPACR
;

334 } 
	tSCB_Ty
;

337 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

338 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

340 
	#SCB_CPUID_VARIANT_Pos
 20

	)

341 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

343 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

344 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

346 
	#SCB_CPUID_PARTNO_Pos
 4

	)

347 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

349 
	#SCB_CPUID_REVISION_Pos
 0

	)

350 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

353 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

354 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

356 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

357 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

359 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

360 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

362 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

363 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

365 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

366 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

368 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

369 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

371 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

372 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

374 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

375 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

377 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

378 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

380 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

381 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

384 #i(
__CM3_REV
 < 0x0201)

385 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

386 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

388 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

389 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

391 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

392 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

396 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

397 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

399 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

402 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

403 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

405 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

406 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

414 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

415 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

418 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

419 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

421 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

422 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

424 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

425 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

428 
	#SCB_CCR_STKALIGN_Pos
 9

	)

429 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

431 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

432 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

434 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

435 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

437 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

438 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

440 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

441 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

443 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

444 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

447 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

448 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

450 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

451 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

453 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

454 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

456 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

457 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

459 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

460 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

462 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

463 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

465 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

466 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

468 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

469 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

471 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

472 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

474 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

475 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

477 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

478 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

480 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

481 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

483 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

484 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

486 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

487 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

490 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

491 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

493 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

494 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

496 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

497 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

500 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

501 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

503 
	#SCB_HFSR_FORCED_Pos
 30

	)

504 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

506 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

507 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

510 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

511 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

513 
	#SCB_DFSR_VCATCH_Pos
 3

	)

514 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

516 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

517 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

519 
	#SCB_DFSR_BKPT_Pos
 1

	)

520 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

522 
	#SCB_DFSR_HALTED_Pos
 0

	)

523 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

538 
ut32_t
 
	mRESERVED0
[1];

539 
__I
 
ut32_t
 
	mICTR
;

540 #i((
defed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

541 
__IO
 
ut32_t
 
	mACTLR
;

543 
ut32_t
 
	mRESERVED1
[1];

545 } 
	tSCnSCB_Ty
;

548 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

549 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

553 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

554 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

556 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

557 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

559 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

560 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

575 
__IO
 
ut32_t
 
	mCTRL
;

576 
__IO
 
ut32_t
 
	mLOAD
;

577 
__IO
 
ut32_t
 
	mVAL
;

578 
__I
 
ut32_t
 
	mCALIB
;

579 } 
	tSysTick_Ty
;

582 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

583 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

585 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

586 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

588 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

589 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

591 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

592 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

595 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

596 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

599 
	#SysTick_VAL_CURRENT_Pos
 0

	)

600 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

603 
	#SysTick_CALIB_NOREF_Pos
 31

	)

604 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

606 
	#SysTick_CALIB_SKEW_Pos
 30

	)

607 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

609 
	#SysTick_CALIB_TENMS_Pos
 0

	)

610 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

625 
__O
 union

627 
__O
 
ut8_t
 
	mu8
;

628 
__O
 
ut16_t
 
	mu16
;

629 
__O
 
ut32_t
 
	mu32
;

630 } 
	mPORT
 [32];

631 
ut32_t
 
	mRESERVED0
[864];

632 
__IO
 
ut32_t
 
	mTER
;

633 
ut32_t
 
	mRESERVED1
[15];

634 
__IO
 
ut32_t
 
	mTPR
;

635 
ut32_t
 
	mRESERVED2
[15];

636 
__IO
 
ut32_t
 
	mTCR
;

637 } 
	tITM_Ty
;

640 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

641 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

644 
	#ITM_TCR_BUSY_Pos
 23

	)

645 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

647 
	#ITM_TCR_TBusID_Pos
 16

	)

648 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

650 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

651 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

653 
	#ITM_TCR_TSPs_Pos
 8

	)

654 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

656 
	#ITM_TCR_SWOENA_Pos
 4

	)

657 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

659 
	#ITM_TCR_TXENA_Pos
 3

	)

660 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

662 
	#ITM_TCR_SYNCENA_Pos
 2

	)

663 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

665 
	#ITM_TCR_TSENA_Pos
 1

	)

666 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

668 
	#ITM_TCR_ITMENA_Pos
 0

	)

669 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

684 
__IO
 
ut32_t
 
	mCTRL
;

685 
__IO
 
ut32_t
 
	mCYCCNT
;

686 
__IO
 
ut32_t
 
	mCPICNT
;

687 
__IO
 
ut32_t
 
	mEXCCNT
;

688 
__IO
 
ut32_t
 
	mSLEEPCNT
;

689 
__IO
 
ut32_t
 
	mLSUCNT
;

690 
__IO
 
ut32_t
 
	mFOLDCNT
;

691 
__I
 
ut32_t
 
	mPCSR
;

692 
__IO
 
ut32_t
 
	mCOMP0
;

693 
__IO
 
ut32_t
 
	mMASK0
;

694 
__IO
 
ut32_t
 
	mFUNCTION0
;

695 
ut32_t
 
	mRESERVED0
[1];

696 
__IO
 
ut32_t
 
	mCOMP1
;

697 
__IO
 
ut32_t
 
	mMASK1
;

698 
__IO
 
ut32_t
 
	mFUNCTION1
;

699 
ut32_t
 
	mRESERVED1
[1];

700 
__IO
 
ut32_t
 
	mCOMP2
;

701 
__IO
 
ut32_t
 
	mMASK2
;

702 
__IO
 
ut32_t
 
	mFUNCTION2
;

703 
ut32_t
 
	mRESERVED2
[1];

704 
__IO
 
ut32_t
 
	mCOMP3
;

705 
__IO
 
ut32_t
 
	mMASK3
;

706 
__IO
 
ut32_t
 
	mFUNCTION3
;

707 } 
	tDWT_Ty
;

710 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

711 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

713 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

714 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

716 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

717 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

719 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

720 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

722 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

723 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

725 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

726 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

728 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

729 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

731 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

732 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

734 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

735 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

737 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

738 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

740 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

741 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

743 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

744 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

746 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

747 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

749 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

750 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

752 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

753 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

755 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

756 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

758 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

759 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

761 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

762 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos


	)

765 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

766 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos


	)

769 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

770 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos


	)

773 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

774 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos


	)

777 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

778 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos


	)

781 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

782 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos


	)

785 
	#DWT_MASK_MASK_Pos
 0

	)

786 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos


	)

789 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

790 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

792 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

793 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

795 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

796 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

798 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

799 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

801 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

802 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

804 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

805 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

807 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

808 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

810 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

811 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

813 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

814 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos


	)

829 
__IO
 
ut32_t
 
	mSSPSR
;

830 
__IO
 
ut32_t
 
	mCSPSR
;

831 
ut32_t
 
	mRESERVED0
[2];

832 
__IO
 
ut32_t
 
	mACPR
;

833 
ut32_t
 
	mRESERVED1
[55];

834 
__IO
 
ut32_t
 
	mSPPR
;

835 
ut32_t
 
	mRESERVED2
[131];

836 
__I
 
ut32_t
 
	mFFSR
;

837 
__IO
 
ut32_t
 
	mFFCR
;

838 
__I
 
ut32_t
 
	mFSCR
;

839 
ut32_t
 
	mRESERVED3
[759];

840 
__I
 
ut32_t
 
	mTRIGGER
;

841 
__I
 
ut32_t
 
	mFIFO0
;

842 
__I
 
ut32_t
 
	mITATBCTR2
;

843 
ut32_t
 
	mRESERVED4
[1];

844 
__I
 
ut32_t
 
	mITATBCTR0
;

845 
__I
 
ut32_t
 
	mFIFO1
;

846 
__IO
 
ut32_t
 
	mITCTRL
;

847 
ut32_t
 
	mRESERVED5
[39];

848 
__IO
 
ut32_t
 
	mCLAIMSET
;

849 
__IO
 
ut32_t
 
	mCLAIMCLR
;

850 
ut32_t
 
	mRESERVED7
[8];

851 
__I
 
ut32_t
 
	mDEVID
;

852 
__I
 
ut32_t
 
	mDEVTYPE
;

853 } 
	tTPI_Ty
;

856 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

857 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos


	)

860 
	#TPI_SPPR_TXMODE_Pos
 0

	)

861 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos


	)

864 
	#TPI_FFSR_FtNSt_Pos
 3

	)

865 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

867 
	#TPI_FFSR_TCP_Pos
 2

	)

868 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

870 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

871 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

873 
	#TPI_FFSR_FlInProg_Pos
 0

	)

874 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos


	)

877 
	#TPI_FFCR_TrigIn_Pos
 8

	)

878 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

880 
	#TPI_FFCR_EnFCt_Pos
 1

	)

881 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

884 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

885 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos


	)

888 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

889 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

891 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

892 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

894 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

895 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

897 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

898 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

900 
	#TPI_FIFO0_ETM2_Pos
 16

	)

901 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

903 
	#TPI_FIFO0_ETM1_Pos
 8

	)

904 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

906 
	#TPI_FIFO0_ETM0_Pos
 0

	)

907 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos


	)

910 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

911 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos


	)

914 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

915 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

917 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

918 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

920 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

921 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

923 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

924 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

926 
	#TPI_FIFO1_ITM2_Pos
 16

	)

927 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

929 
	#TPI_FIFO1_ITM1_Pos
 8

	)

930 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

932 
	#TPI_FIFO1_ITM0_Pos
 0

	)

933 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos


	)

936 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

937 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos


	)

940 
	#TPI_ITCTRL_Mode_Pos
 0

	)

941 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos


	)

944 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

945 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

947 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

948 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

950 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

951 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

953 
	#TPI_DEVID_MBufSz_Pos
 6

	)

954 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

956 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

957 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

959 
	#TPI_DEVID_NrTIut_Pos
 0

	)

960 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL << 
TPI_DEVID_NrTIut_Pos


	)

963 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

964 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy_Pos


	)

966 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

967 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

972 #i(
__MPU_PRESENT
 == 1)

983 
__I
 
ut32_t
 
	mTYPE
;

984 
__IO
 
ut32_t
 
	mCTRL
;

985 
__IO
 
ut32_t
 
	mRNR
;

986 
__IO
 
ut32_t
 
	mRBAR
;

987 
__IO
 
ut32_t
 
	mRASR
;

988 
__IO
 
ut32_t
 
	mRBAR_A1
;

989 
__IO
 
ut32_t
 
	mRASR_A1
;

990 
__IO
 
ut32_t
 
	mRBAR_A2
;

991 
__IO
 
ut32_t
 
	mRASR_A2
;

992 
__IO
 
ut32_t
 
	mRBAR_A3
;

993 
__IO
 
ut32_t
 
	mRASR_A3
;

994 } 
	tMPU_Ty
;

997 
	#MPU_TYPE_IREGION_Pos
 16

	)

998 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1000 
	#MPU_TYPE_DREGION_Pos
 8

	)

1001 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1003 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1004 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

1007 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1008 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1010 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1011 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1013 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1014 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

1017 
	#MPU_RNR_REGION_Pos
 0

	)

1018 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

1021 
	#MPU_RBAR_ADDR_Pos
 5

	)

1022 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1024 
	#MPU_RBAR_VALID_Pos
 4

	)

1025 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1027 
	#MPU_RBAR_REGION_Pos
 0

	)

1028 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

1031 
	#MPU_RASR_ATTRS_Pos
 16

	)

1032 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1034 
	#MPU_RASR_SRD_Pos
 8

	)

1035 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1037 
	#MPU_RASR_SIZE_Pos
 1

	)

1038 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1040 
	#MPU_RASR_ENABLE_Pos
 0

	)

1041 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

1057 
__IO
 
ut32_t
 
	mDHCSR
;

1058 
__O
 
ut32_t
 
	mDCRSR
;

1059 
__IO
 
ut32_t
 
	mDCRDR
;

1060 
__IO
 
ut32_t
 
	mDEMCR
;

1061 } 
	tCeDebug_Ty
;

1064 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1065 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1067 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1068 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1070 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1071 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1073 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1074 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1076 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1077 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1079 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1080 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1082 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1083 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1085 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1086 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1088 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1089 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1091 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1092 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1094 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1095 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1097 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1098 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

1101 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1102 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1104 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1105 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

1108 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1109 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1111 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1112 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1114 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1115 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1117 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1118 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1120 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1121 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1123 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1124 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1126 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1127 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1129 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1130 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1132 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1133 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1135 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1136 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1138 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1139 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1141 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1142 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1144 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1145 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

1157 
	#SCS_BASE
 (0xE000E000UL

	)

1158 
	#ITM_BASE
 (0xE0000000UL

	)

1159 
	#DWT_BASE
 (0xE0001000UL

	)

1160 
	#TPI_BASE
 (0xE0040000UL

	)

1161 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1162 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1163 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1164 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1166 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1167 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1168 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1169 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1170 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1171 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1172 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1173 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1175 #i(
__MPU_PRESENT
 == 1)

1176 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1177 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1214 
__STATIC_INLINE
 
	$NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1216 
ut32_t
 
g_vue
;

1217 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1219 
g_vue
 = 
SCB
->
AIRCR
;

1220 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1221 
g_vue
 = (reg_value |

1222 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1223 (
PriܙyGroupTmp
 << 8));

1224 
SCB
->
AIRCR
 = 
g_vue
;

1225 
	}
}

1234 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙyGroupg
()

1236  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1237 
	}
}

1246 
__STATIC_INLINE
 
	$NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1248 
NVIC
->
ISER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1249 
	}
}

1258 
__STATIC_INLINE
 
	$NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1260 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1261 
	}
}

1274 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1276 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1277 
	}
}

1286 
__STATIC_INLINE
 
	$NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1288 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1289 
	}
}

1298 
__STATIC_INLINE
 
	$NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1300 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1301 
	}
}

1313 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1315 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1316 
	}
}

1328 
__STATIC_INLINE
 
	$NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1330 if(
IRQn
 < 0) {

1331 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1333 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1334 
	}
}

1348 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1351 if(
IRQn
 < 0) {

1352 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1354 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1355 
	}
}

1370 
__STATIC_INLINE
 
ut32_t
 
	$NVIC_EncodePriܙy
 (
ut32_t
 
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1372 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1373 
ut32_t
 
PemPriܙyBs
;

1374 
ut32_t
 
SubPriܙyBs
;

1376 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1377 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1380 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1381 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1383 
	}
}

1398 
__STATIC_INLINE
 
	$NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1400 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1401 
ut32_t
 
PemPriܙyBs
;

1402 
ut32_t
 
SubPriܙyBs
;

1404 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1405 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1407 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1408 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1409 
	}
}

1416 
__STATIC_INLINE
 
	$NVIC_SyemRet
()

1418 
	`__DSB
();

1420 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1421 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1422 
SCB_AIRCR_SYSRESETREQ_Msk
);

1423 
	`__DSB
();

1425 
	}
}

1438 #i(
__Vd_SysTickCfig
 == 0)

1455 
__STATIC_INLINE
 
ut32_t
 
	$SysTick_Cfig
(
ut32_t
 
ticks
)

1457 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1459 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1460 
	`NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1461 
SysTick
->
VAL
 = 0;

1462 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1463 
SysTick_CTRL_TICKINT_Msk
 |

1464 
SysTick_CTRL_ENABLE_Msk
;

1466 
	}
}

1481 vީ
t32_t
 
ITM_RxBufr
;

1482 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1495 
__STATIC_INLINE
 
ut32_t
 
	$ITM_SdCh
 (
ut32_t
 
ch
)

1497 i((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1498 (
ITM
->
TER
 & (1UL << 0) ) )

1500 
ITM
->
PORT
[0].
u32
 == 0);

1501 
ITM
->
PORT
[0].
u8
 = (
ut8_t

ch
;

1503  (
ch
);

1504 
	}
}

1514 
__STATIC_INLINE
 
t32_t
 
	$ITM_ReiveCh
 () {

1515 
t32_t
 
ch
 = -1;

1517 i(
ITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1518 
ch
 = 
ITM_RxBufr
;

1519 
ITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1522  (
ch
);

1523 
	}
}

1533 
__STATIC_INLINE
 
t32_t
 
	$ITM_CheckCh
 () {

1535 i(
ITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1540 
	}
}

1548 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\HW_CON~1.H

30 #ide
__HW_CONFIG_H


31 
	#__HW_CONFIG_H


	)

34 
	~"fm_cfig.h
"

35 
	~"usb_ty.h
"

41 
	#MASS_MEMORY_START
 0x04002000

	)

42 
	#BULK_MAX_PACKET_SIZE
 0x00000040

	)

43 
	#LED_ON
 0xF0

	)

44 
	#LED_OFF
 0xFF

	)

47 
S_Syem
();

48 
S_USBClock
();

49 
E_LowPowMode
();

50 
Lve_LowPowMode
();

51 
USB_Irus_Cfig
();

52 
USB_Cab_Cfig
 (
FuniڮS
 
NewS
);

53 
G_SlNum
();

54 
LCD_Cڌ
();

55 
ut32_t
 
CDC_Sd_DATA
 (
ut8_t
 *
rBufr
, ut8_
Sd_ngth
);

56 
ut32_t
 
CDC_Reive_DATA
();

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\PLATFO~1.H

30 #ide
__PLATFORM_CONFIG_H


31 
	#__PLATFORM_CONFIG_H


	)

32 
	#USE_STM3210B_EVAL


	)

34 #i
defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
)|| defed(
STM32L1XX_MD_PLUS
)

35 
	~"m32l1xx.h
"

36 #i
defed
 (
USE_STM32L152_EVAL
)

37 
	~"m32l152_ev.h
"

38 #i
defed
 (
USE_STM32L152D_EVAL
)

39 
	~"m32l152d_ev.h
"

43 #i
defed
 (
STM32F10X_MD
|| defed (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

44 
	~"m32f10x.h
"

45 #i
defed
 (
USE_STM3210B_EVAL
)

46 
	~"m3210b_ev.h
"

47 #i
defed
 (
USE_STM3210E_EVAL
)

48 
	~"m3210e_ev.h
"

52 #i
defed
 (
USE_STM32373C_EVAL
)

53 
	~"m32f37x.h
"

54 
	~"m32373c_ev.h
"

55 #i
defed
 (
USE_STM32303C_EVAL
)

56 
	~"m32f30x.h
"

57 
	~"m32303c_ev.h
"

64 #i!
defed
 (
USE_STM3210B_EVAL
&& !defed (
USE_STM3210E_EVAL
&& !defed (
USE_STM32L152_EVAL
&& !defed (
USE_STM32L152D_EVAL
&& !defed (
USE_STM32373C_EVAL
&& !defed (
USE_STM32303C_EVAL
)

76 #i
defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
|| defed(
STM32L1XX_MD_PLUS
)

78 
	#ID1
 (0x1FF80050)

	)

79 
	#ID2
 (0x1FF80054)

	)

80 
	#ID3
 (0x1FF80064)

	)

82 #i
defed
 (
STM32F37X
|| defed(
STM32F30X
)

84 
	#ID1
 (0x1FFFF7AC)

	)

85 
	#ID2
 (0x1FFFF7B0)

	)

86 
	#ID3
 (0x1FFFF7B4)

	)

90 
	#ID1
 (0x1FFFF7E8)

	)

91 
	#ID2
 (0x1FFFF7EC)

	)

92 
	#ID3
 (0x1FFFF7F0)

	)

98 #ifde
USE_STM3210B_EVAL


99 
	#USB_DISCONNECT
 
GPIOD


	)

100 
	#USB_DISCONNECT_PIN
 
GPIO_P_9


	)

101 
	#RCC_APB2Ph_GPIO_DISCONNECT
 
RCC_APB2Ph_GPIOD


	)

103 #i
defed
 (
USE_STM3210E_EVAL
)

104 
	#USB_DISCONNECT
 
GPIOB


	)

105 
	#USB_DISCONNECT_PIN
 
GPIO_P_14


	)

106 
	#RCC_APB2Ph_GPIO_DISCONNECT
 
RCC_APB2Ph_GPIOB


	)

108 #i
defed
 (
USE_STM32L152_EVAL
|| defed (
USE_STM32L152D_EVAL
)

124 #i!
defed
(
USB_USE_EXTERNAL_PULLUP
)

125 
	#STM32L15_USB_CONNECT
 
	`SYSCFG_USBPuCmd
(
ENABLE
)

	)

126 
	#STM32L15_USB_DISCONNECT
 
	`SYSCFG_USBPuCmd
(
DISABLE
)

	)

128 #i
defed
(
USB_USE_EXTERNAL_PULLUP
)

131 
	#USB_DISCONNECT
 
GPIOA


	)

132 
	#USB_DISCONNECT_PIN
 
GPIO_P_0


	)

133 
	#RCC_AHBPh_GPIO_DISCONNECT
 
RCC_AHBPh_GPIOA


	)

134 
	#STM32L15_USB_CONNECT
 
	`GPIO_RetBs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
)

	)

135 
	#STM32L15_USB_DISCONNECT
 
	`GPIO_SBs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
)

	)

138 #i
defed
 (
USE_STM32373C_EVAL
)

139 
	#USB_DISCONNECT
 
GPIOC


	)

140 
	#USB_DISCONNECT_PIN
 
GPIO_P_5


	)

141 
	#RCC_AHBPh_GPIO_DISCONNECT
 
RCC_AHBPh_GPIOC


	)

143 #i
defed
 (
USE_STM32303C_EVAL
)

144 
	#USB_DISCONNECT
 
GPIOB


	)

145 
	#USB_DISCONNECT_PIN
 
GPIO_P_8


	)

147 
	#RCC_AHBPh_GPIO_DISCONNECT
 
RCC_AHBPh_GPIOB


	)

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\ST3AB4~1.H

30 #ide
__STM3210B_EVAL_SPI_SD_H


31 
	#__STM3210B_EVAL_SPI_SD_H


	)

33 #ifde
__lulus


38 
	~"m3210b_ev.h
"

65 
SD_RESPONSE_NO_ERROR
 = (0x00),

66 
SD_IN_IDLE_STATE
 = (0x01),

67 
SD_ERASE_RESET
 = (0x02),

68 
SD_ILLEGAL_COMMAND
 = (0x04),

69 
SD_COM_CRC_ERROR
 = (0x08),

70 
SD_ERASE_SEQUENCE_ERROR
 = (0x10),

71 
SD_ADDRESS_ERROR
 = (0x20),

72 
SD_PARAMETER_ERROR
 = (0x40),

73 
SD_RESPONSE_FAILURE
 = (0xFF),

78 
SD_DATA_OK
 = (0x05),

79 
SD_DATA_CRC_ERROR
 = (0x0B),

80 
SD_DATA_WRITE_ERROR
 = (0x0D),

81 
SD_DATA_OTHER_ERROR
 = (0xFF)

82 } 
	tSD_E
;

89 
__IO
 
ut8_t
 
CSDSu
;

90 
__IO
 
ut8_t
 
SysScVsi
;

91 
__IO
 
ut8_t
 
Rerved1
;

92 
__IO
 
ut8_t
 
TAAC
;

93 
__IO
 
ut8_t
 
NSAC
;

94 
__IO
 
ut8_t
 
MaxBusClkFc
;

95 
__IO
 
ut16_t
 
CdComdCss
;

96 
__IO
 
ut8_t
 
RdBlockL
;

97 
__IO
 
ut8_t
 
PtBlockRd
;

98 
__IO
 
ut8_t
 
WrBlockMilign
;

99 
__IO
 
ut8_t
 
RdBlockMilign
;

100 
__IO
 
ut8_t
 
DSRIm
;

101 
__IO
 
ut8_t
 
Rerved2
;

102 
__IO
 
ut32_t
 
DeviSize
;

103 
__IO
 
ut8_t
 
MaxRdCutVDDM
;

104 
__IO
 
ut8_t
 
MaxRdCutVDDMax
;

105 
__IO
 
ut8_t
 
MaxWrCutVDDM
;

106 
__IO
 
ut8_t
 
MaxWrCutVDDMax
;

107 
__IO
 
ut8_t
 
DeviSizeMul
;

108 
__IO
 
ut8_t
 
EGrSize
;

109 
__IO
 
ut8_t
 
EGrMul
;

110 
__IO
 
ut8_t
 
WrPreGrSize
;

111 
__IO
 
ut8_t
 
WrPreGrEb
;

112 
__IO
 
ut8_t
 
MDeECC
;

113 
__IO
 
ut8_t
 
WrSedFa
;

114 
__IO
 
ut8_t
 
MaxWrBlockL
;

115 
__IO
 
ut8_t
 
WreBlockPaPtl
;

116 
__IO
 
ut8_t
 
Rerved3
;

117 
__IO
 
ut8_t
 
CڋPreAli
;

118 
__IO
 
ut8_t
 
FeFmGrou
;

119 
__IO
 
ut8_t
 
CyFg
;

120 
__IO
 
ut8_t
 
PmWrPre
;

121 
__IO
 
ut8_t
 
TempWrPre
;

122 
__IO
 
ut8_t
 
FeFm
;

123 
__IO
 
ut8_t
 
ECC
;

124 
__IO
 
ut8_t
 
CSD_CRC
;

125 
__IO
 
ut8_t
 
Rerved4
;

126 } 
	tSD_CSD
;

133 
__IO
 
ut8_t
 
MuurID
;

134 
__IO
 
ut16_t
 
OEM_AliID
;

135 
__IO
 
ut32_t
 
ProdName1
;

136 
__IO
 
ut8_t
 
ProdName2
;

137 
__IO
 
ut8_t
 
ProdRev
;

138 
__IO
 
ut32_t
 
ProdSN
;

139 
__IO
 
ut8_t
 
Rerved1
;

140 
__IO
 
ut16_t
 
MuDe
;

141 
__IO
 
ut8_t
 
CID_CRC
;

142 
__IO
 
ut8_t
 
Rerved2
;

143 } 
	tSD_CID
;

150 
SD_CSD
 
SD_csd
;

151 
SD_CID
 
SD_cid
;

152 
ut32_t
 
CdCacy
;

153 
ut32_t
 
CdBlockSize
;

154 } 
	tSD_CdInfo
;

167 
	#SD_BLOCK_SIZE
 0x200

	)

172 
	#SD_DUMMY_BYTE
 0xFF

	)

179 
	#SD_START_DATA_SINGLE_BLOCK_READ
 0xFE

	)

180 
	#SD_START_DATA_MULTIPLE_BLOCK_READ
 0xFE

	)

181 
	#SD_START_DATA_SINGLE_BLOCK_WRITE
 0xFE

	)

182 
	#SD_START_DATA_MULTIPLE_BLOCK_WRITE
 0xFD

	)

183 
	#SD_STOP_DATA_MULTIPLE_BLOCK_WRITE
 0xFD

	)

188 
	#SD_PRESENT
 ((
ut8_t
)0x01)

	)

189 
	#SD_NOT_PRESENT
 ((
ut8_t
)0x00)

	)

195 
	#SD_CMD_GO_IDLE_STATE
 0

	)

196 
	#SD_CMD_SEND_OP_COND
 1

	)

197 
	#SD_CMD_SEND_CSD
 9

	)

198 
	#SD_CMD_SEND_CID
 10

	)

199 
	#SD_CMD_STOP_TRANSMISSION
 12

	)

200 
	#SD_CMD_SEND_STATUS
 13

	)

201 
	#SD_CMD_SET_BLOCKLEN
 16

	)

202 
	#SD_CMD_READ_SINGLE_BLOCK
 17

	)

203 
	#SD_CMD_READ_MULT_BLOCK
 18

	)

204 
	#SD_CMD_SET_BLOCK_COUNT
 23

	)

205 
	#SD_CMD_WRITE_SINGLE_BLOCK
 24

	)

206 
	#SD_CMD_WRITE_MULT_BLOCK
 25

	)

207 
	#SD_CMD_PROG_CSD
 27

	)

208 
	#SD_CMD_SET_WRITE_PROT
 28

	)

209 
	#SD_CMD_CLR_WRITE_PROT
 29

	)

210 
	#SD_CMD_SEND_WRITE_PROT
 30

	)

211 
	#SD_CMD_SD_ERASE_GRP_START
 32

	)

212 
	#SD_CMD_SD_ERASE_GRP_END
 33

	)

213 
	#SD_CMD_UNTAG_SECTOR
 34

	)

214 
	#SD_CMD_ERASE_GRP_START
 35

	)

215 
	#SD_CMD_ERASE_GRP_END
 36

	)

216 
	#SD_CMD_UNTAG_ERASE_GROUP
 37

	)

217 
	#SD_CMD_ERASE
 38

	)

229 
	#SD_CS_LOW
(
	`GPIO_RetBs
(
SD_CS_GPIO_PORT
, 
SD_CS_PIN
)

	)

233 
	#SD_CS_HIGH
(
	`GPIO_SBs
(
SD_CS_GPIO_PORT
, 
SD_CS_PIN
)

	)

241 
SD_DeIn
();

242 
SD_E
 
SD_In
();

243 
ut8_t
 
SD_De
();

244 
SD_E
 
SD_GCdInfo
(
SD_CdInfo
 *
rdfo
);

245 
SD_E
 
SD_RdBlock
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
BlockSize
);

246 
SD_E
 
SD_RdMuiBlocks
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
BlockSize
, ut32_
NumbOfBlocks
);

247 
SD_E
 
SD_WreBlock
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
BlockSize
);

248 
SD_E
 
SD_WreMuiBlocks
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
BlockSize
, ut32_
NumbOfBlocks
);

249 
SD_E
 
SD_GCSDRegi
(
SD_CSD
* 
SD_csd
);

250 
SD_E
 
SD_GCIDRegi
(
SD_CID
* 
SD_cid
);

252 
SD_SdCmd
(
ut8_t
 
Cmd
, 
ut32_t
 
Arg
, ut8_
Crc
);

253 
SD_E
 
SD_GReڣ
(
ut8_t
 
Reڣ
);

254 
ut8_t
 
SD_GDaReڣ
();

255 
SD_E
 
SD_GoIdS
();

256 
ut16_t
 
SD_GStus
();

258 
ut8_t
 
SD_WreBy
(ut8_
by
);

259 
ut8_t
 
SD_RdBy
();

261 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~1.H

31 #ide
__STM3210B_EVAL_H


32 
	#__STM3210B_EVAL_H


	)

34 #ifde
__lulus


39 
	~"m32f10x.h
"

40 
	~"m32_ev_gacy.h
"

63 
LED1
 = 0,

64 
LED2
 = 1,

65 
LED3
 = 2,

66 
LED4
 = 3

67 } 
	tLed_TyDef
;

71 
BUTTON_WAKEUP
 = 0,

72 
BUTTON_TAMPER
 = 1,

73 
BUTTON_KEY
 = 2,

74 
BUTTON_RIGHT
 = 3,

75 
BUTTON_LEFT
 = 4,

76 
BUTTON_UP
 = 5,

77 
BUTTON_DOWN
 = 6,

78 
BUTTON_SEL
 = 7

79 } 
	tBu_TyDef
;

83 
BUTTON_MODE_GPIO
 = 0,

84 
BUTTON_MODE_EXTI
 = 1

85 } 
	tBuMode_TyDef
;

89 
JOY_NONE
 = 0,

90 
JOY_SEL
 = 1,

91 
JOY_DOWN
 = 2,

92 
JOY_LEFT
 = 3,

93 
JOY_RIGHT
 = 4,

94 
JOY_UP
 = 5

95 } 
	tJOYS_TyDef


100 
COM1
 = 0,

101 
COM2
 = 1

102 } 
	tCOM_TyDef
;

116 #i!
defed
 (
USE_STM3210B_EVAL
)

117 
	#USE_STM3210B_EVAL


	)

123 
	#LEDn
 4

	)

124 
	#LED1_PIN
 
GPIO_P_6


	)

125 
	#LED1_GPIO_PORT
 
GPIOC


	)

126 
	#LED1_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

128 
	#LED2_PIN
 
GPIO_P_7


	)

129 
	#LED2_GPIO_PORT
 
GPIOC


	)

130 
	#LED2_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

132 
	#LED3_PIN
 
GPIO_P_8


	)

133 
	#LED3_GPIO_PORT
 
GPIOC


	)

134 
	#LED3_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

136 
	#LED4_PIN
 
GPIO_P_9


	)

137 
	#LED4_GPIO_PORT
 
GPIOC


	)

138 
	#LED4_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

147 
	#BUTTONn
 8

	)

152 
	#WAKEUP_BUTTON_PIN
 
GPIO_P_0


	)

153 
	#WAKEUP_BUTTON_GPIO_PORT
 
GPIOA


	)

154 
	#WAKEUP_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

155 
	#WAKEUP_BUTTON_EXTI_LINE
 
EXTI_Le0


	)

156 
	#WAKEUP_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOA


	)

157 
	#WAKEUP_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour0


	)

158 
	#WAKEUP_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

162 
	#TAMPER_BUTTON_PIN
 
GPIO_P_13


	)

163 
	#TAMPER_BUTTON_GPIO_PORT
 
GPIOC


	)

164 
	#TAMPER_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

165 
	#TAMPER_BUTTON_EXTI_LINE
 
EXTI_Le13


	)

166 
	#TAMPER_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOC


	)

167 
	#TAMPER_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour13


	)

168 
	#TAMPER_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

172 
	#KEY_BUTTON_PIN
 
GPIO_P_9


	)

173 
	#KEY_BUTTON_GPIO_PORT
 
GPIOB


	)

174 
	#KEY_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

175 
	#KEY_BUTTON_EXTI_LINE
 
EXTI_Le9


	)

176 
	#KEY_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOB


	)

177 
	#KEY_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour9


	)

178 
	#KEY_BUTTON_EXTI_IRQn
 
EXTI9_5_IRQn


	)

182 
	#RIGHT_BUTTON_PIN
 
GPIO_P_0


	)

183 
	#RIGHT_BUTTON_GPIO_PORT
 
GPIOE


	)

184 
	#RIGHT_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOE


	)

185 
	#RIGHT_BUTTON_EXTI_LINE
 
EXTI_Le0


	)

186 
	#RIGHT_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOE


	)

187 
	#RIGHT_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour0


	)

188 
	#RIGHT_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

192 
	#LEFT_BUTTON_PIN
 
GPIO_P_1


	)

193 
	#LEFT_BUTTON_GPIO_PORT
 
GPIOE


	)

194 
	#LEFT_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOE


	)

195 
	#LEFT_BUTTON_EXTI_LINE
 
EXTI_Le1


	)

196 
	#LEFT_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOE


	)

197 
	#LEFT_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour1


	)

198 
	#LEFT_BUTTON_EXTI_IRQn
 
EXTI1_IRQn


	)

202 
	#UP_BUTTON_PIN
 
GPIO_P_8


	)

203 
	#UP_BUTTON_GPIO_PORT
 
GPIOD


	)

204 
	#UP_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOD


	)

205 
	#UP_BUTTON_EXTI_LINE
 
EXTI_Le8


	)

206 
	#UP_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOD


	)

207 
	#UP_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour8


	)

208 
	#UP_BUTTON_EXTI_IRQn
 
EXTI9_5_IRQn


	)

212 
	#DOWN_BUTTON_PIN
 
GPIO_P_14


	)

213 
	#DOWN_BUTTON_GPIO_PORT
 
GPIOD


	)

214 
	#DOWN_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOD


	)

215 
	#DOWN_BUTTON_EXTI_LINE
 
EXTI_Le14


	)

216 
	#DOWN_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOD


	)

217 
	#DOWN_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour14


	)

218 
	#DOWN_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

222 
	#SEL_BUTTON_PIN
 
GPIO_P_12


	)

223 
	#SEL_BUTTON_GPIO_PORT
 
GPIOD


	)

224 
	#SEL_BUTTON_GPIO_CLK
 
RCC_APB2Ph_GPIOD


	)

225 
	#SEL_BUTTON_EXTI_LINE
 
EXTI_Le12


	)

226 
	#SEL_BUTTON_EXTI_PORT_SOURCE
 
GPIO_PtSourGPIOD


	)

227 
	#SEL_BUTTON_EXTI_PIN_SOURCE
 
GPIO_PSour12


	)

228 
	#SEL_BUTTON_EXTI_IRQn
 
EXTI15_10_IRQn


	)

236 
	#COMn
 2

	)

241 
	#EVAL_COM1
 
USART1


	)

242 
	#EVAL_COM1_CLK
 
RCC_APB2Ph_USART1


	)

243 
	#EVAL_COM1_TX_PIN
 
GPIO_P_9


	)

244 
	#EVAL_COM1_TX_GPIO_PORT
 
GPIOA


	)

245 
	#EVAL_COM1_TX_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

246 
	#EVAL_COM1_RX_PIN
 
GPIO_P_10


	)

247 
	#EVAL_COM1_RX_GPIO_PORT
 
GPIOA


	)

248 
	#EVAL_COM1_RX_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

249 
	#EVAL_COM1_IRQn
 
USART1_IRQn


	)

254 
	#EVAL_COM2
 
USART2


	)

255 
	#EVAL_COM2_CLK
 
RCC_APB1Ph_USART2


	)

256 
	#EVAL_COM2_TX_PIN
 
GPIO_P_5


	)

257 
	#EVAL_COM2_TX_GPIO_PORT
 
GPIOD


	)

258 
	#EVAL_COM2_TX_GPIO_CLK
 
RCC_APB2Ph_GPIOD


	)

259 
	#EVAL_COM2_RX_PIN
 
GPIO_P_6


	)

260 
	#EVAL_COM2_RX_GPIO_PORT
 
GPIOD


	)

261 
	#EVAL_COM2_RX_GPIO_CLK
 
RCC_APB2Ph_GPIOD


	)

262 
	#EVAL_COM2_IRQn
 
USART2_IRQn


	)

274 
	#SD_SPI
 
SPI1


	)

275 
	#SD_SPI_CLK
 
RCC_APB2Ph_SPI1


	)

276 
	#SD_SPI_SCK_PIN
 
GPIO_P_5


	)

277 
	#SD_SPI_SCK_GPIO_PORT
 
GPIOA


	)

278 
	#SD_SPI_SCK_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

279 
	#SD_SPI_MISO_PIN
 
GPIO_P_6


	)

280 
	#SD_SPI_MISO_GPIO_PORT
 
GPIOA


	)

281 
	#SD_SPI_MISO_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

282 
	#SD_SPI_MOSI_PIN
 
GPIO_P_7


	)

283 
	#SD_SPI_MOSI_GPIO_PORT
 
GPIOA


	)

284 
	#SD_SPI_MOSI_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

285 
	#SD_CS_PIN
 
GPIO_P_12


	)

286 
	#SD_CS_GPIO_PORT
 
GPIOC


	)

287 
	#SD_CS_GPIO_CLK
 
RCC_APB2Ph_GPIOC


	)

288 
	#SD_DETECT_PIN
 
GPIO_P_7


	)

289 
	#SD_DETECT_GPIO_PORT
 
GPIOE


	)

290 
	#SD_DETECT_GPIO_CLK
 
RCC_APB2Ph_GPIOE


	)

302 
	#sFLASH_SPI
 
SPI1


	)

303 
	#sFLASH_SPI_CLK
 
RCC_APB2Ph_SPI1


	)

304 
	#sFLASH_SPI_SCK_PIN
 
GPIO_P_5


	)

305 
	#sFLASH_SPI_SCK_GPIO_PORT
 
GPIOA


	)

306 
	#sFLASH_SPI_SCK_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

307 
	#sFLASH_SPI_MISO_PIN
 
GPIO_P_6


	)

308 
	#sFLASH_SPI_MISO_GPIO_PORT
 
GPIOA


	)

309 
	#sFLASH_SPI_MISO_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

310 
	#sFLASH_SPI_MOSI_PIN
 
GPIO_P_7


	)

311 
	#sFLASH_SPI_MOSI_GPIO_PORT
 
GPIOA


	)

312 
	#sFLASH_SPI_MOSI_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

313 
	#sFLASH_CS_PIN
 
GPIO_P_4


	)

314 
	#sFLASH_CS_GPIO_PORT
 
GPIOA


	)

315 
	#sFLASH_CS_GPIO_CLK
 
RCC_APB2Ph_GPIOA


	)

327 
	#LM75_I2C
 
I2C1


	)

328 
	#LM75_I2C_CLK
 
RCC_APB1Ph_I2C1


	)

329 
	#LM75_I2C_SCL_PIN
 
GPIO_P_6


	)

330 
	#LM75_I2C_SCL_GPIO_PORT
 
GPIOB


	)

331 
	#LM75_I2C_SCL_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

332 
	#LM75_I2C_SDA_PIN
 
GPIO_P_7


	)

333 
	#LM75_I2C_SDA_GPIO_PORT
 
GPIOB


	)

334 
	#LM75_I2C_SDA_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

335 
	#LM75_I2C_SMBUSALERT_PIN
 
GPIO_P_5


	)

336 
	#LM75_I2C_SMBUSALERT_GPIO_PORT
 
GPIOB


	)

337 
	#LM75_I2C_SMBUSALERT_GPIO_CLK
 
RCC_APB2Ph_GPIOB


	)

338 
	#LM75_I2C_DR
 ((
ut32_t
)0x40005410)

	)

340 
	#LM75_DMA_CLK
 
RCC_AHBPh_DMA1


	)

341 
	#LM75_DMA_TX_CHANNEL
 
DMA1_Chl6


	)

342 
	#LM75_DMA_RX_CHANNEL
 
DMA1_Chl7


	)

343 
	#LM75_DMA_TX_TCFLAG
 
DMA1_FLAG_TC6


	)

344 
	#LM75_DMA_RX_TCFLAG
 
DMA1_FLAG_TC7


	)

364 
STM_EVAL_LEDIn
(
Led_TyDef
 
Led
);

365 
STM_EVAL_LEDOn
(
Led_TyDef
 
Led
);

366 
STM_EVAL_LEDOff
(
Led_TyDef
 
Led
);

367 
STM_EVAL_LEDTogg
(
Led_TyDef
 
Led
);

368 
STM_EVAL_PBIn
(
Bu_TyDef
 
Bu
, 
BuMode_TyDef
 
Bu_Mode
);

369 
ut32_t
 
STM_EVAL_PBGS
(
Bu_TyDef
 
Bu
);

370 
STM_EVAL_COMIn
(
COM_TyDef
 
COM
, 
USART_InTyDef
* 
USART_InSu
);

371 
SD_LowLev_DeIn
();

372 
SD_LowLev_In
();

373 
sFLASH_LowLev_DeIn
();

374 
sFLASH_LowLev_In
();

375 
LM75_LowLev_DeIn
();

376 
LM75_LowLev_In
();

382 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~2.H

30 #ide
__STM3210B_EVAL_I2C_TSENSOR_H


31 
	#__STM3210B_EVAL_I2C_TSENSOR_H


	)

33 #ifde
__lulus


38 
	~"m3210b_ev.h
"

65 
LM75_DMA_TX
 = 0,

66 
LM75_DMA_RX
 = 1

67 }
	tLM75_DMADei_TyDef
;

74 
LM75_OK
 = 0,

75 
LM75_FAIL


76 }
	tLM75_Stus_TypDef
;

98 
	#LM75_FLAG_TIMEOUT
 ((
ut32_t
)0x1000)

	)

99 
	#LM75_LONG_TIMEOUT
 ((
ut32_t
)(10 * 
LM75_FLAG_TIMEOUT
))

	)

105 
	#LM75_REG_TEMP
 0x00

	)

106 
	#LM75_REG_CONF
 0x01

	)

107 
	#LM75_REG_THYS
 0x02

	)

108 
	#LM75_REG_TOS
 0x03

	)

109 
	#I2C_TIMEOUT
 ((
ut32_t
)0x3FFFF

	)

110 
	#LM75_ADDR
 0x90

	)

111 
	#LM75_I2C_SPEED
 100000

	)

129 
LM75_DeIn
();

130 
LM75_In
();

131 
EStus
 
LM75_GStus
();

132 
ut16_t
 
LM75_RdTemp
();

133 
ut16_t
 
LM75_RdReg
(
ut8_t
 
RegName
);

134 
ut8_t
 
LM75_WreReg
(ut8_
RegName
, 
ut16_t
 
RegVue
);

135 
ut8_t
 
LM75_RdCfReg
();

136 
ut8_t
 
LM75_WreCfReg
(ut8_
RegVue
);

137 
ut8_t
 
LM75_ShutDown
(
FuniڮS
 
NewS
);

148 #ifde
USE_TIMEOUT_USER_CALLBACK


149 
ut8_t
 
LM75_TIMEOUT_UrClback
();

151 
	#LM75_TIMEOUT_UrClback
(
LM75_FAIL


	)

154 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~4.H

30 #ide
__STM3210B_EVAL_SPI_FLASH_H


31 
	#__STM3210B_EVAL_SPI_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m3210b_ev.h
"

69 
	#sFLASH_CMD_WRITE
 0x02

	)

70 
	#sFLASH_CMD_WRSR
 0x01

	)

71 
	#sFLASH_CMD_WREN
 0x06

	)

72 
	#sFLASH_CMD_READ
 0x03

	)

73 
	#sFLASH_CMD_RDSR
 0x05

	)

74 
	#sFLASH_CMD_RDID
 0x9F

	)

75 
	#sFLASH_CMD_SE
 0xD8

	)

76 
	#sFLASH_CMD_BE
 0xC7

	)

78 
	#sFLASH_WIP_FLAG
 0x01

	)

80 
	#sFLASH_DUMMY_BYTE
 0xA5

	)

81 
	#sFLASH_SPI_PAGESIZE
 0x100

	)

83 
	#sFLASH_M25P128_ID
 0x202018

	)

84 
	#sFLASH_M25P64_ID
 0x202017

	)

96 
	#sFLASH_CS_LOW
(
	`GPIO_RetBs
(
sFLASH_CS_GPIO_PORT
, 
sFLASH_CS_PIN
)

	)

100 
	#sFLASH_CS_HIGH
(
	`GPIO_SBs
(
sFLASH_CS_GPIO_PORT
, 
sFLASH_CS_PIN
)

	)

113 
sFLASH_DeIn
();

114 
sFLASH_In
();

115 
sFLASH_ESe
(
ut32_t
 
SeAddr
);

116 
sFLASH_EBulk
();

117 
sFLASH_WrePage
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
NumByToWre
);

118 
sFLASH_WreBufr
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
NumByToWre
);

119 
sFLASH_RdBufr
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
NumByToRd
);

120 
ut32_t
 
sFLASH_RdID
();

121 
sFLASH_SRdSequ
(
ut32_t
 
RdAddr
);

126 
ut8_t
 
sFLASH_RdBy
();

127 
ut8_t
 
sFLASH_SdBy
(ut8_
by
);

128 
ut16_t
 
sFLASH_SdHfWd
(ut16_
HfWd
);

129 
sFLASH_WreEb
();

130 
sFLASH_WaFWreEnd
();

132 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32F~1.H

56 #ide
__STM32F10x_H


57 
	#__STM32F10x_H


	)

59 #ifde
__lulus


71 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_XL
&& !defed (
STM32F10X_CL
)

101 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD
&& !defed (
STM32F10X_HD_VL
&& !defed (
STM32F10X_XL
&& !defed (
STM32F10X_CL
)

105 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

121 #i!
defed
 
HSE_VALUE


122 #ifde
STM32F10X_CL


123 
	#HSE_VALUE
 ((
ut32_t
)25000000

	)

125 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

133 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

134 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

137 #i!
defed
 (
HSI_VALUE
)

138 
	#HSI_VALUE
 ((
ut32_t
)8000000

	)

144 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03

	)

145 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x06

	)

146 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x01

	)

147 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00

	)

148 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

164 #ifde
STM32F10X_XL


165 
	#__MPU_PRESENT
 1

	)

167 
	#__MPU_PRESENT
 0

	)

169 
	#__CM3_REV
 0x0200

	)

170 
	#__NVIC_PRIO_BITS
 4

	)

171 
	#__Vd_SysTickCfig
 0

	)

177 
	eIRQn


180 
NMaskabI_IRQn
 = -14,

181 
MemyMagemt_IRQn
 = -12,

182 
BusFau_IRQn
 = -11,

183 
UgeFau_IRQn
 = -10,

184 
SVCl_IRQn
 = -5,

185 
DebugMڙ_IRQn
 = -4,

186 
PdSV_IRQn
 = -2,

187 
SysTick_IRQn
 = -1,

190 
WWDG_IRQn
 = 0,

191 
PVD_IRQn
 = 1,

192 
TAMPER_IRQn
 = 2,

193 
RTC_IRQn
 = 3,

194 
FLASH_IRQn
 = 4,

195 
RCC_IRQn
 = 5,

196 
EXTI0_IRQn
 = 6,

197 
EXTI1_IRQn
 = 7,

198 
EXTI2_IRQn
 = 8,

199 
EXTI3_IRQn
 = 9,

200 
EXTI4_IRQn
 = 10,

201 
DMA1_Chl1_IRQn
 = 11,

202 
DMA1_Chl2_IRQn
 = 12,

203 
DMA1_Chl3_IRQn
 = 13,

204 
DMA1_Chl4_IRQn
 = 14,

205 
DMA1_Chl5_IRQn
 = 15,

206 
DMA1_Chl6_IRQn
 = 16,

207 
DMA1_Chl7_IRQn
 = 17,

209 #ifde
STM32F10X_LD


210 
ADC1_2_IRQn
 = 18,

211 
USB_HP_CAN1_TX_IRQn
 = 19,

212 
USB_LP_CAN1_RX0_IRQn
 = 20,

213 
CAN1_RX1_IRQn
 = 21,

214 
CAN1_SCE_IRQn
 = 22,

215 
EXTI9_5_IRQn
 = 23,

216 
TIM1_BRK_IRQn
 = 24,

217 
TIM1_UP_IRQn
 = 25,

218 
TIM1_TRG_COM_IRQn
 = 26,

219 
TIM1_CC_IRQn
 = 27,

220 
TIM2_IRQn
 = 28,

221 
TIM3_IRQn
 = 29,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
SPI1_IRQn
 = 35,

225 
USART1_IRQn
 = 37,

226 
USART2_IRQn
 = 38,

227 
EXTI15_10_IRQn
 = 40,

228 
RTCArm_IRQn
 = 41,

229 
USBWakeUp_IRQn
 = 42

232 #ifde
STM32F10X_LD_VL


233 
ADC1_IRQn
 = 18,

234 
EXTI9_5_IRQn
 = 23,

235 
TIM1_BRK_TIM15_IRQn
 = 24,

236 
TIM1_UP_TIM16_IRQn
 = 25,

237 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

238 
TIM1_CC_IRQn
 = 27,

239 
TIM2_IRQn
 = 28,

240 
TIM3_IRQn
 = 29,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
SPI1_IRQn
 = 35,

244 
USART1_IRQn
 = 37,

245 
USART2_IRQn
 = 38,

246 
EXTI15_10_IRQn
 = 40,

247 
RTCArm_IRQn
 = 41,

248 
CEC_IRQn
 = 42,

249 
TIM6_DAC_IRQn
 = 54,

250 
TIM7_IRQn
 = 55

253 #ifde
STM32F10X_MD


254 
ADC1_2_IRQn
 = 18,

255 
USB_HP_CAN1_TX_IRQn
 = 19,

256 
USB_LP_CAN1_RX0_IRQn
 = 20,

257 
CAN1_RX1_IRQn
 = 21,

258 
CAN1_SCE_IRQn
 = 22,

259 
EXTI9_5_IRQn
 = 23,

260 
TIM1_BRK_IRQn
 = 24,

261 
TIM1_UP_IRQn
 = 25,

262 
TIM1_TRG_COM_IRQn
 = 26,

263 
TIM1_CC_IRQn
 = 27,

264 
TIM2_IRQn
 = 28,

265 
TIM3_IRQn
 = 29,

266 
TIM4_IRQn
 = 30,

267 
I2C1_EV_IRQn
 = 31,

268 
I2C1_ER_IRQn
 = 32,

269 
I2C2_EV_IRQn
 = 33,

270 
I2C2_ER_IRQn
 = 34,

271 
SPI1_IRQn
 = 35,

272 
SPI2_IRQn
 = 36,

273 
USART1_IRQn
 = 37,

274 
USART2_IRQn
 = 38,

275 
USART3_IRQn
 = 39,

276 
EXTI15_10_IRQn
 = 40,

277 
RTCArm_IRQn
 = 41,

278 
USBWakeUp_IRQn
 = 42

281 #ifde
STM32F10X_MD_VL


282 
ADC1_IRQn
 = 18,

283 
EXTI9_5_IRQn
 = 23,

284 
TIM1_BRK_TIM15_IRQn
 = 24,

285 
TIM1_UP_TIM16_IRQn
 = 25,

286 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

287 
TIM1_CC_IRQn
 = 27,

288 
TIM2_IRQn
 = 28,

289 
TIM3_IRQn
 = 29,

290 
TIM4_IRQn
 = 30,

291 
I2C1_EV_IRQn
 = 31,

292 
I2C1_ER_IRQn
 = 32,

293 
I2C2_EV_IRQn
 = 33,

294 
I2C2_ER_IRQn
 = 34,

295 
SPI1_IRQn
 = 35,

296 
SPI2_IRQn
 = 36,

297 
USART1_IRQn
 = 37,

298 
USART2_IRQn
 = 38,

299 
USART3_IRQn
 = 39,

300 
EXTI15_10_IRQn
 = 40,

301 
RTCArm_IRQn
 = 41,

302 
CEC_IRQn
 = 42,

303 
TIM6_DAC_IRQn
 = 54,

304 
TIM7_IRQn
 = 55

307 #ifde
STM32F10X_HD


308 
ADC1_2_IRQn
 = 18,

309 
USB_HP_CAN1_TX_IRQn
 = 19,

310 
USB_LP_CAN1_RX0_IRQn
 = 20,

311 
CAN1_RX1_IRQn
 = 21,

312 
CAN1_SCE_IRQn
 = 22,

313 
EXTI9_5_IRQn
 = 23,

314 
TIM1_BRK_IRQn
 = 24,

315 
TIM1_UP_IRQn
 = 25,

316 
TIM1_TRG_COM_IRQn
 = 26,

317 
TIM1_CC_IRQn
 = 27,

318 
TIM2_IRQn
 = 28,

319 
TIM3_IRQn
 = 29,

320 
TIM4_IRQn
 = 30,

321 
I2C1_EV_IRQn
 = 31,

322 
I2C1_ER_IRQn
 = 32,

323 
I2C2_EV_IRQn
 = 33,

324 
I2C2_ER_IRQn
 = 34,

325 
SPI1_IRQn
 = 35,

326 
SPI2_IRQn
 = 36,

327 
USART1_IRQn
 = 37,

328 
USART2_IRQn
 = 38,

329 
USART3_IRQn
 = 39,

330 
EXTI15_10_IRQn
 = 40,

331 
RTCArm_IRQn
 = 41,

332 
USBWakeUp_IRQn
 = 42,

333 
TIM8_BRK_IRQn
 = 43,

334 
TIM8_UP_IRQn
 = 44,

335 
TIM8_TRG_COM_IRQn
 = 45,

336 
TIM8_CC_IRQn
 = 46,

337 
ADC3_IRQn
 = 47,

338 
FSMC_IRQn
 = 48,

339 
SDIO_IRQn
 = 49,

340 
TIM5_IRQn
 = 50,

341 
SPI3_IRQn
 = 51,

342 
UART4_IRQn
 = 52,

343 
UART5_IRQn
 = 53,

344 
TIM6_IRQn
 = 54,

345 
TIM7_IRQn
 = 55,

346 
DMA2_Chl1_IRQn
 = 56,

347 
DMA2_Chl2_IRQn
 = 57,

348 
DMA2_Chl3_IRQn
 = 58,

349 
DMA2_Chl4_5_IRQn
 = 59

352 #ifde
STM32F10X_HD_VL


353 
ADC1_IRQn
 = 18,

354 
EXTI9_5_IRQn
 = 23,

355 
TIM1_BRK_TIM15_IRQn
 = 24,

356 
TIM1_UP_TIM16_IRQn
 = 25,

357 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

358 
TIM1_CC_IRQn
 = 27,

359 
TIM2_IRQn
 = 28,

360 
TIM3_IRQn
 = 29,

361 
TIM4_IRQn
 = 30,

362 
I2C1_EV_IRQn
 = 31,

363 
I2C1_ER_IRQn
 = 32,

364 
I2C2_EV_IRQn
 = 33,

365 
I2C2_ER_IRQn
 = 34,

366 
SPI1_IRQn
 = 35,

367 
SPI2_IRQn
 = 36,

368 
USART1_IRQn
 = 37,

369 
USART2_IRQn
 = 38,

370 
USART3_IRQn
 = 39,

371 
EXTI15_10_IRQn
 = 40,

372 
RTCArm_IRQn
 = 41,

373 
CEC_IRQn
 = 42,

374 
TIM12_IRQn
 = 43,

375 
TIM13_IRQn
 = 44,

376 
TIM14_IRQn
 = 45,

377 
TIM5_IRQn
 = 50,

378 
SPI3_IRQn
 = 51,

379 
UART4_IRQn
 = 52,

380 
UART5_IRQn
 = 53,

381 
TIM6_DAC_IRQn
 = 54,

382 
TIM7_IRQn
 = 55,

383 
DMA2_Chl1_IRQn
 = 56,

384 
DMA2_Chl2_IRQn
 = 57,

385 
DMA2_Chl3_IRQn
 = 58,

386 
DMA2_Chl4_5_IRQn
 = 59,

387 
DMA2_Chl5_IRQn
 = 60

392 #ifde
STM32F10X_XL


393 
ADC1_2_IRQn
 = 18,

394 
USB_HP_CAN1_TX_IRQn
 = 19,

395 
USB_LP_CAN1_RX0_IRQn
 = 20,

396 
CAN1_RX1_IRQn
 = 21,

397 
CAN1_SCE_IRQn
 = 22,

398 
EXTI9_5_IRQn
 = 23,

399 
TIM1_BRK_TIM9_IRQn
 = 24,

400 
TIM1_UP_TIM10_IRQn
 = 25,

401 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

402 
TIM1_CC_IRQn
 = 27,

403 
TIM2_IRQn
 = 28,

404 
TIM3_IRQn
 = 29,

405 
TIM4_IRQn
 = 30,

406 
I2C1_EV_IRQn
 = 31,

407 
I2C1_ER_IRQn
 = 32,

408 
I2C2_EV_IRQn
 = 33,

409 
I2C2_ER_IRQn
 = 34,

410 
SPI1_IRQn
 = 35,

411 
SPI2_IRQn
 = 36,

412 
USART1_IRQn
 = 37,

413 
USART2_IRQn
 = 38,

414 
USART3_IRQn
 = 39,

415 
EXTI15_10_IRQn
 = 40,

416 
RTCArm_IRQn
 = 41,

417 
USBWakeUp_IRQn
 = 42,

418 
TIM8_BRK_TIM12_IRQn
 = 43,

419 
TIM8_UP_TIM13_IRQn
 = 44,

420 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

421 
TIM8_CC_IRQn
 = 46,

422 
ADC3_IRQn
 = 47,

423 
FSMC_IRQn
 = 48,

424 
SDIO_IRQn
 = 49,

425 
TIM5_IRQn
 = 50,

426 
SPI3_IRQn
 = 51,

427 
UART4_IRQn
 = 52,

428 
UART5_IRQn
 = 53,

429 
TIM6_IRQn
 = 54,

430 
TIM7_IRQn
 = 55,

431 
DMA2_Chl1_IRQn
 = 56,

432 
DMA2_Chl2_IRQn
 = 57,

433 
DMA2_Chl3_IRQn
 = 58,

434 
DMA2_Chl4_5_IRQn
 = 59

437 #ifde
STM32F10X_CL


438 
ADC1_2_IRQn
 = 18,

439 
CAN1_TX_IRQn
 = 19,

440 
CAN1_RX0_IRQn
 = 20,

441 
CAN1_RX1_IRQn
 = 21,

442 
CAN1_SCE_IRQn
 = 22,

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
TIM2_IRQn
 = 28,

449 
TIM3_IRQn
 = 29,

450 
TIM4_IRQn
 = 30,

451 
I2C1_EV_IRQn
 = 31,

452 
I2C1_ER_IRQn
 = 32,

453 
I2C2_EV_IRQn
 = 33,

454 
I2C2_ER_IRQn
 = 34,

455 
SPI1_IRQn
 = 35,

456 
SPI2_IRQn
 = 36,

457 
USART1_IRQn
 = 37,

458 
USART2_IRQn
 = 38,

459 
USART3_IRQn
 = 39,

460 
EXTI15_10_IRQn
 = 40,

461 
RTCArm_IRQn
 = 41,

462 
OTG_FS_WKUP_IRQn
 = 42,

463 
TIM5_IRQn
 = 50,

464 
SPI3_IRQn
 = 51,

465 
UART4_IRQn
 = 52,

466 
UART5_IRQn
 = 53,

467 
TIM6_IRQn
 = 54,

468 
TIM7_IRQn
 = 55,

469 
DMA2_Chl1_IRQn
 = 56,

470 
DMA2_Chl2_IRQn
 = 57,

471 
DMA2_Chl3_IRQn
 = 58,

472 
DMA2_Chl4_IRQn
 = 59,

473 
DMA2_Chl5_IRQn
 = 60,

474 
ETH_IRQn
 = 61,

475 
ETH_WKUP_IRQn
 = 62,

476 
CAN2_TX_IRQn
 = 63,

477 
CAN2_RX0_IRQn
 = 64,

478 
CAN2_RX1_IRQn
 = 65,

479 
CAN2_SCE_IRQn
 = 66,

480 
OTG_FS_IRQn
 = 67

482 } 
	tIRQn_Ty
;

488 
	~"ce_cm3.h
"

489 
	~"syem_m32f10x.h
"

490 
	~<dt.h
>

497 
t32_t
 
	ts32
;

498 
t16_t
 
	ts16
;

499 
t8_t
 
	ts8
;

501 cڡ 
	tt32_t
 
	tsc32
;

502 cڡ 
	tt16_t
 
	tsc16
;

503 cڡ 
	tt8_t
 
	tsc8
;

505 
__IO
 
	tt32_t
 
	tvs32
;

506 
__IO
 
	tt16_t
 
	tvs16
;

507 
__IO
 
	tt8_t
 
	tvs8
;

509 
__I
 
	tt32_t
 
	tvsc32
;

510 
__I
 
	tt16_t
 
	tvsc16
;

511 
__I
 
	tt8_t
 
	tvsc8
;

513 
ut32_t
 
	tu32
;

514 
ut16_t
 
	tu16
;

515 
ut8_t
 
	tu8
;

517 cڡ 
	tut32_t
 
	tuc32
;

518 cڡ 
	tut16_t
 
	tuc16
;

519 cڡ 
	tut8_t
 
	tuc8
;

521 
__IO
 
	tut32_t
 
	tvu32
;

522 
__IO
 
	tut16_t
 
	tvu16
;

523 
__IO
 
	tut8_t
 
	tvu8
;

525 
__I
 
	tut32_t
 
	tvuc32
;

526 
__I
 
	tut16_t
 
	tvuc16
;

527 
__I
 
	tut8_t
 
	tvuc8
;

529 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

531 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

532 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

534 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

537 
	#HSESUp_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

538 
	#HSE_Vue
 
HSE_VALUE


	)

539 
	#HSI_Vue
 
HSI_VALUE


	)

554 
__IO
 
ut32_t
 
SR
;

555 
__IO
 
ut32_t
 
CR1
;

556 
__IO
 
ut32_t
 
CR2
;

557 
__IO
 
ut32_t
 
SMPR1
;

558 
__IO
 
ut32_t
 
SMPR2
;

559 
__IO
 
ut32_t
 
JOFR1
;

560 
__IO
 
ut32_t
 
JOFR2
;

561 
__IO
 
ut32_t
 
JOFR3
;

562 
__IO
 
ut32_t
 
JOFR4
;

563 
__IO
 
ut32_t
 
HTR
;

564 
__IO
 
ut32_t
 
LTR
;

565 
__IO
 
ut32_t
 
SQR1
;

566 
__IO
 
ut32_t
 
SQR2
;

567 
__IO
 
ut32_t
 
SQR3
;

568 
__IO
 
ut32_t
 
JSQR
;

569 
__IO
 
ut32_t
 
JDR1
;

570 
__IO
 
ut32_t
 
JDR2
;

571 
__IO
 
ut32_t
 
JDR3
;

572 
__IO
 
ut32_t
 
JDR4
;

573 
__IO
 
ut32_t
 
DR
;

574 } 
	tADC_TyDef
;

582 
ut32_t
 
RESERVED0
;

583 
__IO
 
ut16_t
 
DR1
;

584 
ut16_t
 
RESERVED1
;

585 
__IO
 
ut16_t
 
DR2
;

586 
ut16_t
 
RESERVED2
;

587 
__IO
 
ut16_t
 
DR3
;

588 
ut16_t
 
RESERVED3
;

589 
__IO
 
ut16_t
 
DR4
;

590 
ut16_t
 
RESERVED4
;

591 
__IO
 
ut16_t
 
DR5
;

592 
ut16_t
 
RESERVED5
;

593 
__IO
 
ut16_t
 
DR6
;

594 
ut16_t
 
RESERVED6
;

595 
__IO
 
ut16_t
 
DR7
;

596 
ut16_t
 
RESERVED7
;

597 
__IO
 
ut16_t
 
DR8
;

598 
ut16_t
 
RESERVED8
;

599 
__IO
 
ut16_t
 
DR9
;

600 
ut16_t
 
RESERVED9
;

601 
__IO
 
ut16_t
 
DR10
;

602 
ut16_t
 
RESERVED10
;

603 
__IO
 
ut16_t
 
RTCCR
;

604 
ut16_t
 
RESERVED11
;

605 
__IO
 
ut16_t
 
CR
;

606 
ut16_t
 
RESERVED12
;

607 
__IO
 
ut16_t
 
CSR
;

608 
ut16_t
 
RESERVED13
[5];

609 
__IO
 
ut16_t
 
DR11
;

610 
ut16_t
 
RESERVED14
;

611 
__IO
 
ut16_t
 
DR12
;

612 
ut16_t
 
RESERVED15
;

613 
__IO
 
ut16_t
 
DR13
;

614 
ut16_t
 
RESERVED16
;

615 
__IO
 
ut16_t
 
DR14
;

616 
ut16_t
 
RESERVED17
;

617 
__IO
 
ut16_t
 
DR15
;

618 
ut16_t
 
RESERVED18
;

619 
__IO
 
ut16_t
 
DR16
;

620 
ut16_t
 
RESERVED19
;

621 
__IO
 
ut16_t
 
DR17
;

622 
ut16_t
 
RESERVED20
;

623 
__IO
 
ut16_t
 
DR18
;

624 
ut16_t
 
RESERVED21
;

625 
__IO
 
ut16_t
 
DR19
;

626 
ut16_t
 
RESERVED22
;

627 
__IO
 
ut16_t
 
DR20
;

628 
ut16_t
 
RESERVED23
;

629 
__IO
 
ut16_t
 
DR21
;

630 
ut16_t
 
RESERVED24
;

631 
__IO
 
ut16_t
 
DR22
;

632 
ut16_t
 
RESERVED25
;

633 
__IO
 
ut16_t
 
DR23
;

634 
ut16_t
 
RESERVED26
;

635 
__IO
 
ut16_t
 
DR24
;

636 
ut16_t
 
RESERVED27
;

637 
__IO
 
ut16_t
 
DR25
;

638 
ut16_t
 
RESERVED28
;

639 
__IO
 
ut16_t
 
DR26
;

640 
ut16_t
 
RESERVED29
;

641 
__IO
 
ut16_t
 
DR27
;

642 
ut16_t
 
RESERVED30
;

643 
__IO
 
ut16_t
 
DR28
;

644 
ut16_t
 
RESERVED31
;

645 
__IO
 
ut16_t
 
DR29
;

646 
ut16_t
 
RESERVED32
;

647 
__IO
 
ut16_t
 
DR30
;

648 
ut16_t
 
RESERVED33
;

649 
__IO
 
ut16_t
 
DR31
;

650 
ut16_t
 
RESERVED34
;

651 
__IO
 
ut16_t
 
DR32
;

652 
ut16_t
 
RESERVED35
;

653 
__IO
 
ut16_t
 
DR33
;

654 
ut16_t
 
RESERVED36
;

655 
__IO
 
ut16_t
 
DR34
;

656 
ut16_t
 
RESERVED37
;

657 
__IO
 
ut16_t
 
DR35
;

658 
ut16_t
 
RESERVED38
;

659 
__IO
 
ut16_t
 
DR36
;

660 
ut16_t
 
RESERVED39
;

661 
__IO
 
ut16_t
 
DR37
;

662 
ut16_t
 
RESERVED40
;

663 
__IO
 
ut16_t
 
DR38
;

664 
ut16_t
 
RESERVED41
;

665 
__IO
 
ut16_t
 
DR39
;

666 
ut16_t
 
RESERVED42
;

667 
__IO
 
ut16_t
 
DR40
;

668 
ut16_t
 
RESERVED43
;

669 
__IO
 
ut16_t
 
DR41
;

670 
ut16_t
 
RESERVED44
;

671 
__IO
 
ut16_t
 
DR42
;

672 
ut16_t
 
RESERVED45
;

673 } 
	tBKP_TyDef
;

681 
__IO
 
ut32_t
 
TIR
;

682 
__IO
 
ut32_t
 
TDTR
;

683 
__IO
 
ut32_t
 
TDLR
;

684 
__IO
 
ut32_t
 
TDHR
;

685 } 
	tCAN_TxMaBox_TyDef
;

693 
__IO
 
ut32_t
 
RIR
;

694 
__IO
 
ut32_t
 
RDTR
;

695 
__IO
 
ut32_t
 
RDLR
;

696 
__IO
 
ut32_t
 
RDHR
;

697 } 
	tCAN_FIFOMaBox_TyDef
;

705 
__IO
 
ut32_t
 
FR1
;

706 
__IO
 
ut32_t
 
FR2
;

707 } 
	tCAN_FrRegi_TyDef
;

715 
__IO
 
ut32_t
 
MCR
;

716 
__IO
 
ut32_t
 
MSR
;

717 
__IO
 
ut32_t
 
TSR
;

718 
__IO
 
ut32_t
 
RF0R
;

719 
__IO
 
ut32_t
 
RF1R
;

720 
__IO
 
ut32_t
 
IER
;

721 
__IO
 
ut32_t
 
ESR
;

722 
__IO
 
ut32_t
 
BTR
;

723 
ut32_t
 
RESERVED0
[88];

724 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

725 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

726 
ut32_t
 
RESERVED1
[12];

727 
__IO
 
ut32_t
 
FMR
;

728 
__IO
 
ut32_t
 
FM1R
;

729 
ut32_t
 
RESERVED2
;

730 
__IO
 
ut32_t
 
FS1R
;

731 
ut32_t
 
RESERVED3
;

732 
__IO
 
ut32_t
 
FFA1R
;

733 
ut32_t
 
RESERVED4
;

734 
__IO
 
ut32_t
 
FA1R
;

735 
ut32_t
 
RESERVED5
[8];

736 #ide
STM32F10X_CL


737 
CAN_FrRegi_TyDef
 
sFrRegi
[14];

739 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

741 } 
	tCAN_TyDef
;

748 
__IO
 
ut32_t
 
CFGR
;

749 
__IO
 
ut32_t
 
OAR
;

750 
__IO
 
ut32_t
 
PRES
;

751 
__IO
 
ut32_t
 
ESR
;

752 
__IO
 
ut32_t
 
CSR
;

753 
__IO
 
ut32_t
 
TXD
;

754 
__IO
 
ut32_t
 
RXD
;

755 } 
	tCEC_TyDef
;

763 
__IO
 
ut32_t
 
DR
;

764 
__IO
 
ut8_t
 
IDR
;

765 
ut8_t
 
RESERVED0
;

766 
ut16_t
 
RESERVED1
;

767 
__IO
 
ut32_t
 
CR
;

768 } 
	tCRC_TyDef
;

776 
__IO
 
ut32_t
 
CR
;

777 
__IO
 
ut32_t
 
SWTRIGR
;

778 
__IO
 
ut32_t
 
DHR12R1
;

779 
__IO
 
ut32_t
 
DHR12L1
;

780 
__IO
 
ut32_t
 
DHR8R1
;

781 
__IO
 
ut32_t
 
DHR12R2
;

782 
__IO
 
ut32_t
 
DHR12L2
;

783 
__IO
 
ut32_t
 
DHR8R2
;

784 
__IO
 
ut32_t
 
DHR12RD
;

785 
__IO
 
ut32_t
 
DHR12LD
;

786 
__IO
 
ut32_t
 
DHR8RD
;

787 
__IO
 
ut32_t
 
DOR1
;

788 
__IO
 
ut32_t
 
DOR2
;

789 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

790 
__IO
 
ut32_t
 
SR
;

792 } 
	tDAC_TyDef
;

800 
__IO
 
ut32_t
 
IDCODE
;

801 
__IO
 
ut32_t
 
CR
;

802 }
	tDBGMCU_TyDef
;

810 
__IO
 
ut32_t
 
CCR
;

811 
__IO
 
ut32_t
 
CNDTR
;

812 
__IO
 
ut32_t
 
CPAR
;

813 
__IO
 
ut32_t
 
CMAR
;

814 } 
	tDMA_Chl_TyDef
;

818 
__IO
 
ut32_t
 
ISR
;

819 
__IO
 
ut32_t
 
IFCR
;

820 } 
	tDMA_TyDef
;

828 
__IO
 
ut32_t
 
MACCR
;

829 
__IO
 
ut32_t
 
MACFFR
;

830 
__IO
 
ut32_t
 
MACHTHR
;

831 
__IO
 
ut32_t
 
MACHTLR
;

832 
__IO
 
ut32_t
 
MACMIIAR
;

833 
__IO
 
ut32_t
 
MACMIIDR
;

834 
__IO
 
ut32_t
 
MACFCR
;

835 
__IO
 
ut32_t
 
MACVLANTR
;

836 
ut32_t
 
RESERVED0
[2];

837 
__IO
 
ut32_t
 
MACRWUFFR
;

838 
__IO
 
ut32_t
 
MACPMTCSR
;

839 
ut32_t
 
RESERVED1
[2];

840 
__IO
 
ut32_t
 
MACSR
;

841 
__IO
 
ut32_t
 
MACIMR
;

842 
__IO
 
ut32_t
 
MACA0HR
;

843 
__IO
 
ut32_t
 
MACA0LR
;

844 
__IO
 
ut32_t
 
MACA1HR
;

845 
__IO
 
ut32_t
 
MACA1LR
;

846 
__IO
 
ut32_t
 
MACA2HR
;

847 
__IO
 
ut32_t
 
MACA2LR
;

848 
__IO
 
ut32_t
 
MACA3HR
;

849 
__IO
 
ut32_t
 
MACA3LR
;

850 
ut32_t
 
RESERVED2
[40];

851 
__IO
 
ut32_t
 
MMCCR
;

852 
__IO
 
ut32_t
 
MMCRIR
;

853 
__IO
 
ut32_t
 
MMCTIR
;

854 
__IO
 
ut32_t
 
MMCRIMR
;

855 
__IO
 
ut32_t
 
MMCTIMR
;

856 
ut32_t
 
RESERVED3
[14];

857 
__IO
 
ut32_t
 
MMCTGFSCCR
;

858 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

859 
ut32_t
 
RESERVED4
[5];

860 
__IO
 
ut32_t
 
MMCTGFCR
;

861 
ut32_t
 
RESERVED5
[10];

862 
__IO
 
ut32_t
 
MMCRFCECR
;

863 
__IO
 
ut32_t
 
MMCRFAECR
;

864 
ut32_t
 
RESERVED6
[10];

865 
__IO
 
ut32_t
 
MMCRGUFCR
;

866 
ut32_t
 
RESERVED7
[334];

867 
__IO
 
ut32_t
 
PTPTSCR
;

868 
__IO
 
ut32_t
 
PTPSSIR
;

869 
__IO
 
ut32_t
 
PTPTSHR
;

870 
__IO
 
ut32_t
 
PTPTSLR
;

871 
__IO
 
ut32_t
 
PTPTSHUR
;

872 
__IO
 
ut32_t
 
PTPTSLUR
;

873 
__IO
 
ut32_t
 
PTPTSAR
;

874 
__IO
 
ut32_t
 
PTPTTHR
;

875 
__IO
 
ut32_t
 
PTPTTLR
;

876 
ut32_t
 
RESERVED8
[567];

877 
__IO
 
ut32_t
 
DMABMR
;

878 
__IO
 
ut32_t
 
DMATPDR
;

879 
__IO
 
ut32_t
 
DMARPDR
;

880 
__IO
 
ut32_t
 
DMARDLAR
;

881 
__IO
 
ut32_t
 
DMATDLAR
;

882 
__IO
 
ut32_t
 
DMASR
;

883 
__IO
 
ut32_t
 
DMAOMR
;

884 
__IO
 
ut32_t
 
DMAIER
;

885 
__IO
 
ut32_t
 
DMAMFBOCR
;

886 
ut32_t
 
RESERVED9
[9];

887 
__IO
 
ut32_t
 
DMACHTDR
;

888 
__IO
 
ut32_t
 
DMACHRDR
;

889 
__IO
 
ut32_t
 
DMACHTBAR
;

890 
__IO
 
ut32_t
 
DMACHRBAR
;

891 } 
	tETH_TyDef
;

899 
__IO
 
ut32_t
 
IMR
;

900 
__IO
 
ut32_t
 
EMR
;

901 
__IO
 
ut32_t
 
RTSR
;

902 
__IO
 
ut32_t
 
FTSR
;

903 
__IO
 
ut32_t
 
SWIER
;

904 
__IO
 
ut32_t
 
PR
;

905 } 
	tEXTI_TyDef
;

913 
__IO
 
ut32_t
 
ACR
;

914 
__IO
 
ut32_t
 
KEYR
;

915 
__IO
 
ut32_t
 
OPTKEYR
;

916 
__IO
 
ut32_t
 
SR
;

917 
__IO
 
ut32_t
 
CR
;

918 
__IO
 
ut32_t
 
AR
;

919 
__IO
 
ut32_t
 
RESERVED
;

920 
__IO
 
ut32_t
 
OBR
;

921 
__IO
 
ut32_t
 
WRPR
;

922 #ifde
STM32F10X_XL


923 
ut32_t
 
RESERVED1
[8];

924 
__IO
 
ut32_t
 
KEYR2
;

925 
ut32_t
 
RESERVED2
;

926 
__IO
 
ut32_t
 
SR2
;

927 
__IO
 
ut32_t
 
CR2
;

928 
__IO
 
ut32_t
 
AR2
;

930 } 
	tFLASH_TyDef
;

938 
__IO
 
ut16_t
 
RDP
;

939 
__IO
 
ut16_t
 
USER
;

940 
__IO
 
ut16_t
 
Da0
;

941 
__IO
 
ut16_t
 
Da1
;

942 
__IO
 
ut16_t
 
WRP0
;

943 
__IO
 
ut16_t
 
WRP1
;

944 
__IO
 
ut16_t
 
WRP2
;

945 
__IO
 
ut16_t
 
WRP3
;

946 } 
	tOB_TyDef
;

954 
__IO
 
ut32_t
 
BTCR
[8];

955 } 
	tFSMC_Bk1_TyDef
;

963 
__IO
 
ut32_t
 
BWTR
[7];

964 } 
	tFSMC_Bk1E_TyDef
;

972 
__IO
 
ut32_t
 
PCR2
;

973 
__IO
 
ut32_t
 
SR2
;

974 
__IO
 
ut32_t
 
PMEM2
;

975 
__IO
 
ut32_t
 
PATT2
;

976 
ut32_t
 
RESERVED0
;

977 
__IO
 
ut32_t
 
ECCR2
;

978 } 
	tFSMC_Bk2_TyDef
;

986 
__IO
 
ut32_t
 
PCR3
;

987 
__IO
 
ut32_t
 
SR3
;

988 
__IO
 
ut32_t
 
PMEM3
;

989 
__IO
 
ut32_t
 
PATT3
;

990 
ut32_t
 
RESERVED0
;

991 
__IO
 
ut32_t
 
ECCR3
;

992 } 
	tFSMC_Bk3_TyDef
;

1000 
__IO
 
ut32_t
 
PCR4
;

1001 
__IO
 
ut32_t
 
SR4
;

1002 
__IO
 
ut32_t
 
PMEM4
;

1003 
__IO
 
ut32_t
 
PATT4
;

1004 
__IO
 
ut32_t
 
PIO4
;

1005 } 
	tFSMC_Bk4_TyDef
;

1013 
__IO
 
ut32_t
 
CRL
;

1014 
__IO
 
ut32_t
 
CRH
;

1015 
__IO
 
ut32_t
 
IDR
;

1016 
__IO
 
ut32_t
 
ODR
;

1017 
__IO
 
ut32_t
 
BSRR
;

1018 
__IO
 
ut32_t
 
BRR
;

1019 
__IO
 
ut32_t
 
LCKR
;

1020 } 
	tGPIO_TyDef
;

1028 
__IO
 
ut32_t
 
EVCR
;

1029 
__IO
 
ut32_t
 
MAPR
;

1030 
__IO
 
ut32_t
 
EXTICR
[4];

1031 
ut32_t
 
RESERVED0
;

1032 
__IO
 
ut32_t
 
MAPR2
;

1033 } 
	tAFIO_TyDef
;

1040 
__IO
 
ut16_t
 
CR1
;

1041 
ut16_t
 
RESERVED0
;

1042 
__IO
 
ut16_t
 
CR2
;

1043 
ut16_t
 
RESERVED1
;

1044 
__IO
 
ut16_t
 
OAR1
;

1045 
ut16_t
 
RESERVED2
;

1046 
__IO
 
ut16_t
 
OAR2
;

1047 
ut16_t
 
RESERVED3
;

1048 
__IO
 
ut16_t
 
DR
;

1049 
ut16_t
 
RESERVED4
;

1050 
__IO
 
ut16_t
 
SR1
;

1051 
ut16_t
 
RESERVED5
;

1052 
__IO
 
ut16_t
 
SR2
;

1053 
ut16_t
 
RESERVED6
;

1054 
__IO
 
ut16_t
 
CCR
;

1055 
ut16_t
 
RESERVED7
;

1056 
__IO
 
ut16_t
 
TRISE
;

1057 
ut16_t
 
RESERVED8
;

1058 } 
	tI2C_TyDef
;

1066 
__IO
 
ut32_t
 
KR
;

1067 
__IO
 
ut32_t
 
PR
;

1068 
__IO
 
ut32_t
 
RLR
;

1069 
__IO
 
ut32_t
 
SR
;

1070 } 
	tIWDG_TyDef
;

1078 
__IO
 
ut32_t
 
CR
;

1079 
__IO
 
ut32_t
 
CSR
;

1080 } 
	tPWR_TyDef
;

1088 
__IO
 
ut32_t
 
CR
;

1089 
__IO
 
ut32_t
 
CFGR
;

1090 
__IO
 
ut32_t
 
CIR
;

1091 
__IO
 
ut32_t
 
APB2RSTR
;

1092 
__IO
 
ut32_t
 
APB1RSTR
;

1093 
__IO
 
ut32_t
 
AHBENR
;

1094 
__IO
 
ut32_t
 
APB2ENR
;

1095 
__IO
 
ut32_t
 
APB1ENR
;

1096 
__IO
 
ut32_t
 
BDCR
;

1097 
__IO
 
ut32_t
 
CSR
;

1099 #ifde
STM32F10X_CL


1100 
__IO
 
ut32_t
 
AHBRSTR
;

1101 
__IO
 
ut32_t
 
CFGR2
;

1104 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1105 
ut32_t
 
RESERVED0
;

1106 
__IO
 
ut32_t
 
CFGR2
;

1108 } 
	tRCC_TyDef
;

1116 
__IO
 
ut16_t
 
CRH
;

1117 
ut16_t
 
RESERVED0
;

1118 
__IO
 
ut16_t
 
CRL
;

1119 
ut16_t
 
RESERVED1
;

1120 
__IO
 
ut16_t
 
PRLH
;

1121 
ut16_t
 
RESERVED2
;

1122 
__IO
 
ut16_t
 
PRLL
;

1123 
ut16_t
 
RESERVED3
;

1124 
__IO
 
ut16_t
 
DIVH
;

1125 
ut16_t
 
RESERVED4
;

1126 
__IO
 
ut16_t
 
DIVL
;

1127 
ut16_t
 
RESERVED5
;

1128 
__IO
 
ut16_t
 
CNTH
;

1129 
ut16_t
 
RESERVED6
;

1130 
__IO
 
ut16_t
 
CNTL
;

1131 
ut16_t
 
RESERVED7
;

1132 
__IO
 
ut16_t
 
ALRH
;

1133 
ut16_t
 
RESERVED8
;

1134 
__IO
 
ut16_t
 
ALRL
;

1135 
ut16_t
 
RESERVED9
;

1136 } 
	tRTC_TyDef
;

1144 
__IO
 
ut32_t
 
POWER
;

1145 
__IO
 
ut32_t
 
CLKCR
;

1146 
__IO
 
ut32_t
 
ARG
;

1147 
__IO
 
ut32_t
 
CMD
;

1148 
__I
 
ut32_t
 
RESPCMD
;

1149 
__I
 
ut32_t
 
RESP1
;

1150 
__I
 
ut32_t
 
RESP2
;

1151 
__I
 
ut32_t
 
RESP3
;

1152 
__I
 
ut32_t
 
RESP4
;

1153 
__IO
 
ut32_t
 
DTIMER
;

1154 
__IO
 
ut32_t
 
DLEN
;

1155 
__IO
 
ut32_t
 
DCTRL
;

1156 
__I
 
ut32_t
 
DCOUNT
;

1157 
__I
 
ut32_t
 
STA
;

1158 
__IO
 
ut32_t
 
ICR
;

1159 
__IO
 
ut32_t
 
MASK
;

1160 
ut32_t
 
RESERVED0
[2];

1161 
__I
 
ut32_t
 
FIFOCNT
;

1162 
ut32_t
 
RESERVED1
[13];

1163 
__IO
 
ut32_t
 
FIFO
;

1164 } 
	tSDIO_TyDef
;

1172 
__IO
 
ut16_t
 
CR1
;

1173 
ut16_t
 
RESERVED0
;

1174 
__IO
 
ut16_t
 
CR2
;

1175 
ut16_t
 
RESERVED1
;

1176 
__IO
 
ut16_t
 
SR
;

1177 
ut16_t
 
RESERVED2
;

1178 
__IO
 
ut16_t
 
DR
;

1179 
ut16_t
 
RESERVED3
;

1180 
__IO
 
ut16_t
 
CRCPR
;

1181 
ut16_t
 
RESERVED4
;

1182 
__IO
 
ut16_t
 
RXCRCR
;

1183 
ut16_t
 
RESERVED5
;

1184 
__IO
 
ut16_t
 
TXCRCR
;

1185 
ut16_t
 
RESERVED6
;

1186 
__IO
 
ut16_t
 
I2SCFGR
;

1187 
ut16_t
 
RESERVED7
;

1188 
__IO
 
ut16_t
 
I2SPR
;

1189 
ut16_t
 
RESERVED8
;

1190 } 
	tSPI_TyDef
;

1198 
__IO
 
ut16_t
 
CR1
;

1199 
ut16_t
 
RESERVED0
;

1200 
__IO
 
ut16_t
 
CR2
;

1201 
ut16_t
 
RESERVED1
;

1202 
__IO
 
ut16_t
 
SMCR
;

1203 
ut16_t
 
RESERVED2
;

1204 
__IO
 
ut16_t
 
DIER
;

1205 
ut16_t
 
RESERVED3
;

1206 
__IO
 
ut16_t
 
SR
;

1207 
ut16_t
 
RESERVED4
;

1208 
__IO
 
ut16_t
 
EGR
;

1209 
ut16_t
 
RESERVED5
;

1210 
__IO
 
ut16_t
 
CCMR1
;

1211 
ut16_t
 
RESERVED6
;

1212 
__IO
 
ut16_t
 
CCMR2
;

1213 
ut16_t
 
RESERVED7
;

1214 
__IO
 
ut16_t
 
CCER
;

1215 
ut16_t
 
RESERVED8
;

1216 
__IO
 
ut16_t
 
CNT
;

1217 
ut16_t
 
RESERVED9
;

1218 
__IO
 
ut16_t
 
PSC
;

1219 
ut16_t
 
RESERVED10
;

1220 
__IO
 
ut16_t
 
ARR
;

1221 
ut16_t
 
RESERVED11
;

1222 
__IO
 
ut16_t
 
RCR
;

1223 
ut16_t
 
RESERVED12
;

1224 
__IO
 
ut16_t
 
CCR1
;

1225 
ut16_t
 
RESERVED13
;

1226 
__IO
 
ut16_t
 
CCR2
;

1227 
ut16_t
 
RESERVED14
;

1228 
__IO
 
ut16_t
 
CCR3
;

1229 
ut16_t
 
RESERVED15
;

1230 
__IO
 
ut16_t
 
CCR4
;

1231 
ut16_t
 
RESERVED16
;

1232 
__IO
 
ut16_t
 
BDTR
;

1233 
ut16_t
 
RESERVED17
;

1234 
__IO
 
ut16_t
 
DCR
;

1235 
ut16_t
 
RESERVED18
;

1236 
__IO
 
ut16_t
 
DMAR
;

1237 
ut16_t
 
RESERVED19
;

1238 } 
	tTIM_TyDef
;

1246 
__IO
 
ut16_t
 
SR
;

1247 
ut16_t
 
RESERVED0
;

1248 
__IO
 
ut16_t
 
DR
;

1249 
ut16_t
 
RESERVED1
;

1250 
__IO
 
ut16_t
 
BRR
;

1251 
ut16_t
 
RESERVED2
;

1252 
__IO
 
ut16_t
 
CR1
;

1253 
ut16_t
 
RESERVED3
;

1254 
__IO
 
ut16_t
 
CR2
;

1255 
ut16_t
 
RESERVED4
;

1256 
__IO
 
ut16_t
 
CR3
;

1257 
ut16_t
 
RESERVED5
;

1258 
__IO
 
ut16_t
 
GTPR
;

1259 
ut16_t
 
RESERVED6
;

1260 } 
	tUSART_TyDef
;

1268 
__IO
 
ut32_t
 
CR
;

1269 
__IO
 
ut32_t
 
CFR
;

1270 
__IO
 
ut32_t
 
SR
;

1271 } 
	tWWDG_TyDef
;

1282 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1283 
	#SRAM_BASE
 ((
ut32_t
)0x20000000

	)

1284 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1286 
	#SRAM_BB_BASE
 ((
ut32_t
)0x22000000

	)

1287 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1289 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1292 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1293 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1294 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1296 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1297 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1298 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1299 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1300 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1301 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1302 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1303 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1304 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1305 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1306 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1307 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1308 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1309 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1310 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1311 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1312 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1313 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1314 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1315 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1316 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1317 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1318 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1319 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1320 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1321 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1323 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1324 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1325 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1326 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1327 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1328 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1329 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1330 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1331 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1332 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1333 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1334 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1335 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1336 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1337 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1338 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1339 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1340 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1341 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1342 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1343 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1344 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1346 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1348 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1349 
	#DMA1_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1350 
	#DMA1_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1351 
	#DMA1_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1352 
	#DMA1_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1353 
	#DMA1_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1354 
	#DMA1_Chl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1355 
	#DMA1_Chl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1356 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1357 
	#DMA2_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1358 
	#DMA2_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1359 
	#DMA2_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1360 
	#DMA2_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1361 
	#DMA2_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1362 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1363 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1365 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000

	)

1366 
	#OB_BASE
 ((
ut32_t
)0x1FFFF800

	)

1368 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1369 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1370 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1371 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1372 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1374 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000

	)

1375 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104

	)

1376 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060

	)

1377 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080

	)

1378 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0

	)

1380 
	#DBGMCU_BASE
 ((
ut32_t
)0xE0042000

	)

1390 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1391 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1392 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1393 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1394 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1395 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1396 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1397 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1398 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1399 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1400 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1401 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1402 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1403 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1404 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1405 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1406 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1407 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1408 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1409 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1410 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1411 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1412 
	#BKP
 ((
BKP_TyDef
 *
BKP_BASE
)

	)

1413 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1414 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1415 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

1416 
	#AFIO
 ((
AFIO_TyDef
 *
AFIO_BASE
)

	)

1417 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1418 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1419 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1420 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1421 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1422 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1423 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1424 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1425 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1426 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1427 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1428 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1429 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1430 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1431 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1432 
	#TIM15
 ((
TIM_TyDef
 *
TIM15_BASE
)

	)

1433 
	#TIM16
 ((
TIM_TyDef
 *
TIM16_BASE
)

	)

1434 
	#TIM17
 ((
TIM_TyDef
 *
TIM17_BASE
)

	)

1435 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1436 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1437 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1438 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1439 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1440 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1441 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

1442 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

1443 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

1444 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

1445 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

1446 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

1447 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

1448 
	#DMA2_Chl1
 ((
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
)

	)

1449 
	#DMA2_Chl2
 ((
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
)

	)

1450 
	#DMA2_Chl3
 ((
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
)

	)

1451 
	#DMA2_Chl4
 ((
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
)

	)

1452 
	#DMA2_Chl5
 ((
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
)

	)

1453 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1454 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1455 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1456 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

1457 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1458 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1459 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1460 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1461 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1462 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1463 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1488 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

1492 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

1496 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

1505 
	#PWR_CR_LPDS
 ((
ut16_t
)0x0001

	)

1506 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

1507 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

1508 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

1509 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

1511 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

1512 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

1513 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

1514 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

1517 
	#PWR_CR_PLS_2V2
 ((
ut16_t
)0x0000

	)

1518 
	#PWR_CR_PLS_2V3
 ((
ut16_t
)0x0020

	)

1519 
	#PWR_CR_PLS_2V4
 ((
ut16_t
)0x0040

	)

1520 
	#PWR_CR_PLS_2V5
 ((
ut16_t
)0x0060

	)

1521 
	#PWR_CR_PLS_2V6
 ((
ut16_t
)0x0080

	)

1522 
	#PWR_CR_PLS_2V7
 ((
ut16_t
)0x00A0

	)

1523 
	#PWR_CR_PLS_2V8
 ((
ut16_t
)0x00C0

	)

1524 
	#PWR_CR_PLS_2V9
 ((
ut16_t
)0x00E0

	)

1526 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

1530 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

1531 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

1532 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

1533 
	#PWR_CSR_EWUP
 ((
ut16_t
)0x0100

	)

1542 
	#BKP_DR1_D
 ((
ut16_t
)0xFFFF

	)

1545 
	#BKP_DR2_D
 ((
ut16_t
)0xFFFF

	)

1548 
	#BKP_DR3_D
 ((
ut16_t
)0xFFFF

	)

1551 
	#BKP_DR4_D
 ((
ut16_t
)0xFFFF

	)

1554 
	#BKP_DR5_D
 ((
ut16_t
)0xFFFF

	)

1557 
	#BKP_DR6_D
 ((
ut16_t
)0xFFFF

	)

1560 
	#BKP_DR7_D
 ((
ut16_t
)0xFFFF

	)

1563 
	#BKP_DR8_D
 ((
ut16_t
)0xFFFF

	)

1566 
	#BKP_DR9_D
 ((
ut16_t
)0xFFFF

	)

1569 
	#BKP_DR10_D
 ((
ut16_t
)0xFFFF

	)

1572 
	#BKP_DR11_D
 ((
ut16_t
)0xFFFF

	)

1575 
	#BKP_DR12_D
 ((
ut16_t
)0xFFFF

	)

1578 
	#BKP_DR13_D
 ((
ut16_t
)0xFFFF

	)

1581 
	#BKP_DR14_D
 ((
ut16_t
)0xFFFF

	)

1584 
	#BKP_DR15_D
 ((
ut16_t
)0xFFFF

	)

1587 
	#BKP_DR16_D
 ((
ut16_t
)0xFFFF

	)

1590 
	#BKP_DR17_D
 ((
ut16_t
)0xFFFF

	)

1593 
	#BKP_DR18_D
 ((
ut16_t
)0xFFFF

	)

1596 
	#BKP_DR19_D
 ((
ut16_t
)0xFFFF

	)

1599 
	#BKP_DR20_D
 ((
ut16_t
)0xFFFF

	)

1602 
	#BKP_DR21_D
 ((
ut16_t
)0xFFFF

	)

1605 
	#BKP_DR22_D
 ((
ut16_t
)0xFFFF

	)

1608 
	#BKP_DR23_D
 ((
ut16_t
)0xFFFF

	)

1611 
	#BKP_DR24_D
 ((
ut16_t
)0xFFFF

	)

1614 
	#BKP_DR25_D
 ((
ut16_t
)0xFFFF

	)

1617 
	#BKP_DR26_D
 ((
ut16_t
)0xFFFF

	)

1620 
	#BKP_DR27_D
 ((
ut16_t
)0xFFFF

	)

1623 
	#BKP_DR28_D
 ((
ut16_t
)0xFFFF

	)

1626 
	#BKP_DR29_D
 ((
ut16_t
)0xFFFF

	)

1629 
	#BKP_DR30_D
 ((
ut16_t
)0xFFFF

	)

1632 
	#BKP_DR31_D
 ((
ut16_t
)0xFFFF

	)

1635 
	#BKP_DR32_D
 ((
ut16_t
)0xFFFF

	)

1638 
	#BKP_DR33_D
 ((
ut16_t
)0xFFFF

	)

1641 
	#BKP_DR34_D
 ((
ut16_t
)0xFFFF

	)

1644 
	#BKP_DR35_D
 ((
ut16_t
)0xFFFF

	)

1647 
	#BKP_DR36_D
 ((
ut16_t
)0xFFFF

	)

1650 
	#BKP_DR37_D
 ((
ut16_t
)0xFFFF

	)

1653 
	#BKP_DR38_D
 ((
ut16_t
)0xFFFF

	)

1656 
	#BKP_DR39_D
 ((
ut16_t
)0xFFFF

	)

1659 
	#BKP_DR40_D
 ((
ut16_t
)0xFFFF

	)

1662 
	#BKP_DR41_D
 ((
ut16_t
)0xFFFF

	)

1665 
	#BKP_DR42_D
 ((
ut16_t
)0xFFFF

	)

1668 
	#BKP_RTCCR_CAL
 ((
ut16_t
)0x007F

	)

1669 
	#BKP_RTCCR_CCO
 ((
ut16_t
)0x0080

	)

1670 
	#BKP_RTCCR_ASOE
 ((
ut16_t
)0x0100

	)

1671 
	#BKP_RTCCR_ASOS
 ((
ut16_t
)0x0200

	)

1674 
	#BKP_CR_TPE
 ((
ut8_t
)0x01

	)

1675 
	#BKP_CR_TPAL
 ((
ut8_t
)0x02

	)

1678 
	#BKP_CSR_CTE
 ((
ut16_t
)0x0001

	)

1679 
	#BKP_CSR_CTI
 ((
ut16_t
)0x0002

	)

1680 
	#BKP_CSR_TPIE
 ((
ut16_t
)0x0004

	)

1681 
	#BKP_CSR_TEF
 ((
ut16_t
)0x0100

	)

1682 
	#BKP_CSR_TIF
 ((
ut16_t
)0x0200

	)

1691 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001

	)

1692 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002

	)

1693 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8

	)

1694 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00

	)

1695 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000

	)

1696 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000

	)

1697 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000

	)

1698 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000

	)

1699 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000

	)

1700 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000

	)

1702 #ifde
STM32F10X_CL


1703 
	#RCC_CR_PLL2ON
 ((
ut32_t
)0x04000000

	)

1704 
	#RCC_CR_PLL2RDY
 ((
ut32_t
)0x08000000

	)

1705 
	#RCC_CR_PLL3ON
 ((
ut32_t
)0x10000000

	)

1706 
	#RCC_CR_PLL3RDY
 ((
ut32_t
)0x20000000

	)

1711 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

1712 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

1713 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

1715 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

1716 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

1717 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

1720 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

1721 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

1722 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

1724 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

1725 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

1726 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

1729 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

1730 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

1731 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

1732 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

1733 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

1735 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

1736 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

1737 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

1738 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

1739 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

1740 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

1741 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

1742 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

1743 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

1746 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00000700

	)

1747 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000100

	)

1748 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000200

	)

1749 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00000400

	)

1751 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

1752 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00000400

	)

1753 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00000500

	)

1754 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00000600

	)

1755 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00000700

	)

1758 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x00003800

	)

1759 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00000800

	)

1760 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00001000

	)

1761 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00002000

	)

1763 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

1764 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00002000

	)

1765 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x00002800

	)

1766 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x00003000

	)

1767 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x00003800

	)

1770 
	#RCC_CFGR_ADCPRE
 ((
ut32_t
)0x0000C000

	)

1771 
	#RCC_CFGR_ADCPRE_0
 ((
ut32_t
)0x00004000

	)

1772 
	#RCC_CFGR_ADCPRE_1
 ((
ut32_t
)0x00008000

	)

1774 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ut32_t
)0x00000000

	)

1775 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ut32_t
)0x00004000

	)

1776 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ut32_t
)0x00008000

	)

1777 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ut32_t
)0x0000C000

	)

1779 
	#RCC_CFGR_PLLSRC
 ((
ut32_t
)0x00010000

	)

1781 
	#RCC_CFGR_PLLXTPRE
 ((
ut32_t
)0x00020000

	)

1784 
	#RCC_CFGR_PLLMULL
 ((
ut32_t
)0x003C0000

	)

1785 
	#RCC_CFGR_PLLMULL_0
 ((
ut32_t
)0x00040000

	)

1786 
	#RCC_CFGR_PLLMULL_1
 ((
ut32_t
)0x00080000

	)

1787 
	#RCC_CFGR_PLLMULL_2
 ((
ut32_t
)0x00100000

	)

1788 
	#RCC_CFGR_PLLMULL_3
 ((
ut32_t
)0x00200000

	)

1790 #ifde
STM32F10X_CL


1791 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1792 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

1794 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

1795 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

1797 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1798 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1799 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1800 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1801 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1802 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1803 
	#RCC_CFGR_PLLMULL6_5
 ((
ut32_t
)0x00340000

	)

1805 
	#RCC_CFGR_OTGFSPRE
 ((
ut32_t
)0x00400000

	)

1808 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x0F000000

	)

1809 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1810 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1811 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1812 
	#RCC_CFGR_MCO_3
 ((
ut32_t
)0x08000000

	)

1814 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1815 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1816 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1817 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1818 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ut32_t
)0x07000000

	)

1819 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ut32_t
)0x08000000

	)

1820 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ut32_t
)0x09000000

	)

1821 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ut32_t
)0x0A000000

	)

1822 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ut32_t
)0x0B000000

	)

1823 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1824 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1825 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ut32_t
)0x00010000

	)

1827 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ut32_t
)0x00000000

	)

1828 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ut32_t
)0x00020000

	)

1830 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

1831 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

1832 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1833 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1834 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1835 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1836 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1837 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1838 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

1839 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

1840 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

1841 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

1842 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

1843 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

1844 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

1847 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

1848 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1849 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1850 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1852 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1853 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1854 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1855 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1856 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

1858 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ut32_t
)0x00000000

	)

1859 
	#RCC_CFGR_PLLSRC_HSE
 ((
ut32_t
)0x00010000

	)

1861 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ut32_t
)0x00000000

	)

1862 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ut32_t
)0x00020000

	)

1864 
	#RCC_CFGR_PLLMULL2
 ((
ut32_t
)0x00000000

	)

1865 
	#RCC_CFGR_PLLMULL3
 ((
ut32_t
)0x00040000

	)

1866 
	#RCC_CFGR_PLLMULL4
 ((
ut32_t
)0x00080000

	)

1867 
	#RCC_CFGR_PLLMULL5
 ((
ut32_t
)0x000C0000

	)

1868 
	#RCC_CFGR_PLLMULL6
 ((
ut32_t
)0x00100000

	)

1869 
	#RCC_CFGR_PLLMULL7
 ((
ut32_t
)0x00140000

	)

1870 
	#RCC_CFGR_PLLMULL8
 ((
ut32_t
)0x00180000

	)

1871 
	#RCC_CFGR_PLLMULL9
 ((
ut32_t
)0x001C0000

	)

1872 
	#RCC_CFGR_PLLMULL10
 ((
ut32_t
)0x00200000

	)

1873 
	#RCC_CFGR_PLLMULL11
 ((
ut32_t
)0x00240000

	)

1874 
	#RCC_CFGR_PLLMULL12
 ((
ut32_t
)0x00280000

	)

1875 
	#RCC_CFGR_PLLMULL13
 ((
ut32_t
)0x002C0000

	)

1876 
	#RCC_CFGR_PLLMULL14
 ((
ut32_t
)0x00300000

	)

1877 
	#RCC_CFGR_PLLMULL15
 ((
ut32_t
)0x00340000

	)

1878 
	#RCC_CFGR_PLLMULL16
 ((
ut32_t
)0x00380000

	)

1879 
	#RCC_CFGR_USBPRE
 ((
ut32_t
)0x00400000

	)

1882 
	#RCC_CFGR_MCO
 ((
ut32_t
)0x07000000

	)

1883 
	#RCC_CFGR_MCO_0
 ((
ut32_t
)0x01000000

	)

1884 
	#RCC_CFGR_MCO_1
 ((
ut32_t
)0x02000000

	)

1885 
	#RCC_CFGR_MCO_2
 ((
ut32_t
)0x04000000

	)

1887 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ut32_t
)0x00000000

	)

1888 
	#RCC_CFGR_MCO_SYSCLK
 ((
ut32_t
)0x04000000

	)

1889 
	#RCC_CFGR_MCO_HSI
 ((
ut32_t
)0x05000000

	)

1890 
	#RCC_CFGR_MCO_HSE
 ((
ut32_t
)0x06000000

	)

1891 
	#RCC_CFGR_MCO_PLL
 ((
ut32_t
)0x07000000

	)

1895 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001

	)

1896 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002

	)

1897 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004

	)

1898 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008

	)

1899 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010

	)

1900 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080

	)

1901 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100

	)

1902 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200

	)

1903 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400

	)

1904 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800

	)

1905 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000

	)

1906 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000

	)

1907 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000

	)

1908 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000

	)

1909 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000

	)

1910 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000

	)

1911 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000

	)

1913 #ifde
STM32F10X_CL


1914 
	#RCC_CIR_PLL2RDYF
 ((
ut32_t
)0x00000020

	)

1915 
	#RCC_CIR_PLL3RDYF
 ((
ut32_t
)0x00000040

	)

1916 
	#RCC_CIR_PLL2RDYIE
 ((
ut32_t
)0x00002000

	)

1917 
	#RCC_CIR_PLL3RDYIE
 ((
ut32_t
)0x00004000

	)

1918 
	#RCC_CIR_PLL2RDYC
 ((
ut32_t
)0x00200000

	)

1919 
	#RCC_CIR_PLL3RDYC
 ((
ut32_t
)0x00400000

	)

1923 
	#RCC_APB2RSTR_AFIORST
 ((
ut32_t
)0x00000001

	)

1924 
	#RCC_APB2RSTR_IOPARST
 ((
ut32_t
)0x00000004

	)

1925 
	#RCC_APB2RSTR_IOPBRST
 ((
ut32_t
)0x00000008

	)

1926 
	#RCC_APB2RSTR_IOPCRST
 ((
ut32_t
)0x00000010

	)

1927 
	#RCC_APB2RSTR_IOPDRST
 ((
ut32_t
)0x00000020

	)

1928 
	#RCC_APB2RSTR_ADC1RST
 ((
ut32_t
)0x00000200

	)

1930 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

1931 
	#RCC_APB2RSTR_ADC2RST
 ((
ut32_t
)0x00000400

	)

1934 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000800

	)

1935 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000

	)

1936 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00004000

	)

1938 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

1939 
	#RCC_APB2RSTR_TIM15RST
 ((
ut32_t
)0x00010000

	)

1940 
	#RCC_APB2RSTR_TIM16RST
 ((
ut32_t
)0x00020000

	)

1941 
	#RCC_APB2RSTR_TIM17RST
 ((
ut32_t
)0x00040000

	)

1944 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

1945 
	#RCC_APB2RSTR_IOPERST
 ((
ut32_t
)0x00000040

	)

1948 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

1949 
	#RCC_APB2RSTR_IOPFRST
 ((
ut32_t
)0x00000080

	)

1950 
	#RCC_APB2RSTR_IOPGRST
 ((
ut32_t
)0x00000100

	)

1951 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00002000

	)

1952 
	#RCC_APB2RSTR_ADC3RST
 ((
ut32_t
)0x00008000

	)

1955 #i
defed
 (
STM32F10X_HD_VL
)

1956 
	#RCC_APB2RSTR_IOPFRST
 ((
ut32_t
)0x00000080

	)

1957 
	#RCC_APB2RSTR_IOPGRST
 ((
ut32_t
)0x00000100

	)

1960 #ifde
STM32F10X_XL


1961 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00080000

	)

1962 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00100000

	)

1963 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00200000

	)

1967 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001

	)

1968 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002

	)

1969 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800

	)

1970 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000

	)

1971 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000

	)

1973 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

1974 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000

	)

1977 
	#RCC_APB1RSTR_BKPRST
 ((
ut32_t
)0x08000000

	)

1978 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000

	)

1980 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

1981 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004

	)

1982 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000

	)

1983 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000

	)

1984 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000

	)

1987 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_MD
|| defed (
STM32F10X_LD
|| defed (
STM32F10X_XL
)

1988 
	#RCC_APB1RSTR_USBRST
 ((
ut32_t
)0x00800000

	)

1991 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_CL
|| defed (
STM32F10X_XL
)

1992 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008

	)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

1995 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

1996 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000

	)

1997 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000

	)

1998 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

2001 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2002 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010

	)

2003 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020

	)

2004 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000

	)

2005 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x40000000

	)

2008 #i
defed
 (
STM32F10X_HD_VL
)

2009 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008

	)

2010 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040

	)

2011 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080

	)

2012 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

2013 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000

	)

2014 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000

	)

2015 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000

	)

2018 #ifde
STM32F10X_CL


2019 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000

	)

2022 #ifde
STM32F10X_XL


2023 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040

	)

2024 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080

	)

2025 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100

	)

2029 
	#RCC_AHBENR_DMA1EN
 ((
ut16_t
)0x0001

	)

2030 
	#RCC_AHBENR_SRAMEN
 ((
ut16_t
)0x0004

	)

2031 
	#RCC_AHBENR_FLITFEN
 ((
ut16_t
)0x0010

	)

2032 
	#RCC_AHBENR_CRCEN
 ((
ut16_t
)0x0040

	)

2034 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
|| defed (
STM32F10X_CL
|| defed (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_DMA2EN
 ((
ut16_t
)0x0002

	)

2038 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

2039 
	#RCC_AHBENR_FSMCEN
 ((
ut16_t
)0x0100

	)

2040 
	#RCC_AHBENR_SDIOEN
 ((
ut16_t
)0x0400

	)

2043 #i
defed
 (
STM32F10X_HD_VL
)

2044 
	#RCC_AHBENR_FSMCEN
 ((
ut16_t
)0x0100

	)

2047 #ifde
STM32F10X_CL


2048 
	#RCC_AHBENR_OTGFSEN
 ((
ut32_t
)0x00001000

	)

2049 
	#RCC_AHBENR_ETHMACEN
 ((
ut32_t
)0x00004000

	)

2050 
	#RCC_AHBENR_ETHMACTXEN
 ((
ut32_t
)0x00008000

	)

2051 
	#RCC_AHBENR_ETHMACRXEN
 ((
ut32_t
)0x00010000

	)

2055 
	#RCC_APB2ENR_AFIOEN
 ((
ut32_t
)0x00000001

	)

2056 
	#RCC_APB2ENR_IOPAEN
 ((
ut32_t
)0x00000004

	)

2057 
	#RCC_APB2ENR_IOPBEN
 ((
ut32_t
)0x00000008

	)

2058 
	#RCC_APB2ENR_IOPCEN
 ((
ut32_t
)0x00000010

	)

2059 
	#RCC_APB2ENR_IOPDEN
 ((
ut32_t
)0x00000020

	)

2060 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000200

	)

2062 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

2063 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000400

	)

2066 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000800

	)

2067 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000

	)

2068 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00004000

	)

2070 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2071 
	#RCC_APB2ENR_TIM15EN
 ((
ut32_t
)0x00010000

	)

2072 
	#RCC_APB2ENR_TIM16EN
 ((
ut32_t
)0x00020000

	)

2073 
	#RCC_APB2ENR_TIM17EN
 ((
ut32_t
)0x00040000

	)

2076 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

2077 
	#RCC_APB2ENR_IOPEEN
 ((
ut32_t
)0x00000040

	)

2080 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_XL
)

2081 
	#RCC_APB2ENR_IOPFEN
 ((
ut32_t
)0x00000080

	)

2082 
	#RCC_APB2ENR_IOPGEN
 ((
ut32_t
)0x00000100

	)

2083 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00002000

	)

2084 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00008000

	)

2087 #i
defed
 (
STM32F10X_HD_VL
)

2088 
	#RCC_APB2ENR_IOPFEN
 ((
ut32_t
)0x00000080

	)

2089 
	#RCC_APB2ENR_IOPGEN
 ((
ut32_t
)0x00000100

	)

2092 #ifde
STM32F10X_XL


2093 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00080000

	)

2094 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00100000

	)

2095 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00200000

	)

2099 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001

	)

2100 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002

	)

2101 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800

	)

2102 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000

	)

2103 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000

	)

2105 #i!
defed
 (
STM32F10X_LD_VL
&& !defed (
STM32F10X_MD_VL
&& !defed (
STM32F10X_HD_VL
)

2106 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000

	)

2109 
	#RCC_APB1ENR_BKPEN
 ((
ut32_t
)0x08000000

	)

2110 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000

	)

2112 #i!
defed
 (
STM32F10X_LD
&& !defed (
STM32F10X_LD_VL
)

2113 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004

	)

2114 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000

	)

2115 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000

	)

2116 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000

	)

2119 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_MD
|| defed (
STM32F10X_LD
)

2120 
	#RCC_APB1ENR_USBEN
 ((
ut32_t
)0x00800000

	)

2123 #i
defed
 (
STM32F10X_HD
|| defed (
STM32F10X_CL
)

2124 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008

	)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

2127 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

2128 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000

	)

2129 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

2133 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2134 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010

	)

2135 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020

	)

2136 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000

	)

2137 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x40000000

	)

2140 #ifde
STM32F10X_HD_VL


2141 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008

	)

2142 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040

	)

2143 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080

	)

2144 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

2145 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000

	)

2146 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000

	)

2147 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000

	)

2150 #ifde
STM32F10X_CL


2151 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000

	)

2154 #ifde
STM32F10X_XL


2155 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040

	)

2156 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080

	)

2157 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100

	)

2161 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001

	)

2162 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002

	)

2163 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004

	)

2165 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300

	)

2166 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100

	)

2167 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200

	)

2170 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ut32_t
)0x00000000

	)

2171 
	#RCC_BDCR_RTCSEL_LSE
 ((
ut32_t
)0x00000100

	)

2172 
	#RCC_BDCR_RTCSEL_LSI
 ((
ut32_t
)0x00000200

	)

2173 
	#RCC_BDCR_RTCSEL_HSE
 ((
ut32_t
)0x00000300

	)

2175 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000

	)

2176 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000

	)

2179 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001

	)

2180 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002

	)

2181 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000

	)

2182 
	#RCC_CSR_PINRSTF
 ((
ut32_t
)0x04000000

	)

2183 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000

	)

2184 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000

	)

2185 
	#RCC_CSR_IWDGRSTF
 ((
ut32_t
)0x20000000

	)

2186 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000

	)

2187 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000

	)

2189 #ifde
STM32F10X_CL


2191 
	#RCC_AHBRSTR_OTGFSRST
 ((
ut32_t
)0x00001000

	)

2192 
	#RCC_AHBRSTR_ETHMACRST
 ((
ut32_t
)0x00004000

	)

2196 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

2197 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

2198 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

2199 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

2200 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

2209 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

2210 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

2211 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

2212 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

2213 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

2214 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

2215 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

2216 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

2217 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

2220 
	#RCC_CFGR2_PREDIV2
 ((
ut32_t
)0x000000F0

	)

2221 
	#RCC_CFGR2_PREDIV2_0
 ((
ut32_t
)0x00000010

	)

2222 
	#RCC_CFGR2_PREDIV2_1
 ((
ut32_t
)0x00000020

	)

2223 
	#RCC_CFGR2_PREDIV2_2
 ((
ut32_t
)0x00000040

	)

2224 
	#RCC_CFGR2_PREDIV2_3
 ((
ut32_t
)0x00000080

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ut32_t
)0x00000000

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ut32_t
)0x00000010

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ut32_t
)0x00000020

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ut32_t
)0x00000030

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ut32_t
)0x00000040

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ut32_t
)0x00000050

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ut32_t
)0x00000060

	)

2233 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ut32_t
)0x00000070

	)

2234 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ut32_t
)0x00000080

	)

2235 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ut32_t
)0x00000090

	)

2236 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ut32_t
)0x000000A0

	)

2237 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ut32_t
)0x000000B0

	)

2238 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ut32_t
)0x000000C0

	)

2239 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ut32_t
)0x000000D0

	)

2240 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ut32_t
)0x000000E0

	)

2241 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ut32_t
)0x000000F0

	)

2244 
	#RCC_CFGR2_PLL2MUL
 ((
ut32_t
)0x00000F00

	)

2245 
	#RCC_CFGR2_PLL2MUL_0
 ((
ut32_t
)0x00000100

	)

2246 
	#RCC_CFGR2_PLL2MUL_1
 ((
ut32_t
)0x00000200

	)

2247 
	#RCC_CFGR2_PLL2MUL_2
 ((
ut32_t
)0x00000400

	)

2248 
	#RCC_CFGR2_PLL2MUL_3
 ((
ut32_t
)0x00000800

	)

2250 
	#RCC_CFGR2_PLL2MUL8
 ((
ut32_t
)0x00000600

	)

2251 
	#RCC_CFGR2_PLL2MUL9
 ((
ut32_t
)0x00000700

	)

2252 
	#RCC_CFGR2_PLL2MUL10
 ((
ut32_t
)0x00000800

	)

2253 
	#RCC_CFGR2_PLL2MUL11
 ((
ut32_t
)0x00000900

	)

2254 
	#RCC_CFGR2_PLL2MUL12
 ((
ut32_t
)0x00000A00

	)

2255 
	#RCC_CFGR2_PLL2MUL13
 ((
ut32_t
)0x00000B00

	)

2256 
	#RCC_CFGR2_PLL2MUL14
 ((
ut32_t
)0x00000C00

	)

2257 
	#RCC_CFGR2_PLL2MUL16
 ((
ut32_t
)0x00000E00

	)

2258 
	#RCC_CFGR2_PLL2MUL20
 ((
ut32_t
)0x00000F00

	)

2261 
	#RCC_CFGR2_PLL3MUL
 ((
ut32_t
)0x0000F000

	)

2262 
	#RCC_CFGR2_PLL3MUL_0
 ((
ut32_t
)0x00001000

	)

2263 
	#RCC_CFGR2_PLL3MUL_1
 ((
ut32_t
)0x00002000

	)

2264 
	#RCC_CFGR2_PLL3MUL_2
 ((
ut32_t
)0x00004000

	)

2265 
	#RCC_CFGR2_PLL3MUL_3
 ((
ut32_t
)0x00008000

	)

2267 
	#RCC_CFGR2_PLL3MUL8
 ((
ut32_t
)0x00006000

	)

2268 
	#RCC_CFGR2_PLL3MUL9
 ((
ut32_t
)0x00007000

	)

2269 
	#RCC_CFGR2_PLL3MUL10
 ((
ut32_t
)0x00008000

	)

2270 
	#RCC_CFGR2_PLL3MUL11
 ((
ut32_t
)0x00009000

	)

2271 
	#RCC_CFGR2_PLL3MUL12
 ((
ut32_t
)0x0000A000

	)

2272 
	#RCC_CFGR2_PLL3MUL13
 ((
ut32_t
)0x0000B000

	)

2273 
	#RCC_CFGR2_PLL3MUL14
 ((
ut32_t
)0x0000C000

	)

2274 
	#RCC_CFGR2_PLL3MUL16
 ((
ut32_t
)0x0000E000

	)

2275 
	#RCC_CFGR2_PLL3MUL20
 ((
ut32_t
)0x0000F000

	)

2277 
	#RCC_CFGR2_PREDIV1SRC
 ((
ut32_t
)0x00010000

	)

2278 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ut32_t
)0x00010000

	)

2279 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ut32_t
)0x00000000

	)

2280 
	#RCC_CFGR2_I2S2SRC
 ((
ut32_t
)0x00020000

	)

2281 
	#RCC_CFGR2_I2S3SRC
 ((
ut32_t
)0x00040000

	)

2284 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2287 
	#RCC_CFGR2_PREDIV1
 ((
ut32_t
)0x0000000F

	)

2288 
	#RCC_CFGR2_PREDIV1_0
 ((
ut32_t
)0x00000001

	)

2289 
	#RCC_CFGR2_PREDIV1_1
 ((
ut32_t
)0x00000002

	)

2290 
	#RCC_CFGR2_PREDIV1_2
 ((
ut32_t
)0x00000004

	)

2291 
	#RCC_CFGR2_PREDIV1_3
 ((
ut32_t
)0x00000008

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ut32_t
)0x00000000

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ut32_t
)0x00000001

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ut32_t
)0x00000002

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ut32_t
)0x00000003

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ut32_t
)0x00000004

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ut32_t
)0x00000005

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ut32_t
)0x00000006

	)

2300 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ut32_t
)0x00000007

	)

2301 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ut32_t
)0x00000008

	)

2302 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ut32_t
)0x00000009

	)

2303 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ut32_t
)0x0000000A

	)

2304 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ut32_t
)0x0000000B

	)

2305 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ut32_t
)0x0000000C

	)

2306 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ut32_t
)0x0000000D

	)

2307 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ut32_t
)0x0000000E

	)

2308 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ut32_t
)0x0000000F

	)

2318 
	#GPIO_CRL_MODE
 ((
ut32_t
)0x33333333

	)

2320 
	#GPIO_CRL_MODE0
 ((
ut32_t
)0x00000003

	)

2321 
	#GPIO_CRL_MODE0_0
 ((
ut32_t
)0x00000001

	)

2322 
	#GPIO_CRL_MODE0_1
 ((
ut32_t
)0x00000002

	)

2324 
	#GPIO_CRL_MODE1
 ((
ut32_t
)0x00000030

	)

2325 
	#GPIO_CRL_MODE1_0
 ((
ut32_t
)0x00000010

	)

2326 
	#GPIO_CRL_MODE1_1
 ((
ut32_t
)0x00000020

	)

2328 
	#GPIO_CRL_MODE2
 ((
ut32_t
)0x00000300

	)

2329 
	#GPIO_CRL_MODE2_0
 ((
ut32_t
)0x00000100

	)

2330 
	#GPIO_CRL_MODE2_1
 ((
ut32_t
)0x00000200

	)

2332 
	#GPIO_CRL_MODE3
 ((
ut32_t
)0x00003000

	)

2333 
	#GPIO_CRL_MODE3_0
 ((
ut32_t
)0x00001000

	)

2334 
	#GPIO_CRL_MODE3_1
 ((
ut32_t
)0x00002000

	)

2336 
	#GPIO_CRL_MODE4
 ((
ut32_t
)0x00030000

	)

2337 
	#GPIO_CRL_MODE4_0
 ((
ut32_t
)0x00010000

	)

2338 
	#GPIO_CRL_MODE4_1
 ((
ut32_t
)0x00020000

	)

2340 
	#GPIO_CRL_MODE5
 ((
ut32_t
)0x00300000

	)

2341 
	#GPIO_CRL_MODE5_0
 ((
ut32_t
)0x00100000

	)

2342 
	#GPIO_CRL_MODE5_1
 ((
ut32_t
)0x00200000

	)

2344 
	#GPIO_CRL_MODE6
 ((
ut32_t
)0x03000000

	)

2345 
	#GPIO_CRL_MODE6_0
 ((
ut32_t
)0x01000000

	)

2346 
	#GPIO_CRL_MODE6_1
 ((
ut32_t
)0x02000000

	)

2348 
	#GPIO_CRL_MODE7
 ((
ut32_t
)0x30000000

	)

2349 
	#GPIO_CRL_MODE7_0
 ((
ut32_t
)0x10000000

	)

2350 
	#GPIO_CRL_MODE7_1
 ((
ut32_t
)0x20000000

	)

2352 
	#GPIO_CRL_CNF
 ((
ut32_t
)0xCCCCCCCC

	)

2354 
	#GPIO_CRL_CNF0
 ((
ut32_t
)0x0000000C

	)

2355 
	#GPIO_CRL_CNF0_0
 ((
ut32_t
)0x00000004

	)

2356 
	#GPIO_CRL_CNF0_1
 ((
ut32_t
)0x00000008

	)

2358 
	#GPIO_CRL_CNF1
 ((
ut32_t
)0x000000C0

	)

2359 
	#GPIO_CRL_CNF1_0
 ((
ut32_t
)0x00000040

	)

2360 
	#GPIO_CRL_CNF1_1
 ((
ut32_t
)0x00000080

	)

2362 
	#GPIO_CRL_CNF2
 ((
ut32_t
)0x00000C00

	)

2363 
	#GPIO_CRL_CNF2_0
 ((
ut32_t
)0x00000400

	)

2364 
	#GPIO_CRL_CNF2_1
 ((
ut32_t
)0x00000800

	)

2366 
	#GPIO_CRL_CNF3
 ((
ut32_t
)0x0000C000

	)

2367 
	#GPIO_CRL_CNF3_0
 ((
ut32_t
)0x00004000

	)

2368 
	#GPIO_CRL_CNF3_1
 ((
ut32_t
)0x00008000

	)

2370 
	#GPIO_CRL_CNF4
 ((
ut32_t
)0x000C0000

	)

2371 
	#GPIO_CRL_CNF4_0
 ((
ut32_t
)0x00040000

	)

2372 
	#GPIO_CRL_CNF4_1
 ((
ut32_t
)0x00080000

	)

2374 
	#GPIO_CRL_CNF5
 ((
ut32_t
)0x00C00000

	)

2375 
	#GPIO_CRL_CNF5_0
 ((
ut32_t
)0x00400000

	)

2376 
	#GPIO_CRL_CNF5_1
 ((
ut32_t
)0x00800000

	)

2378 
	#GPIO_CRL_CNF6
 ((
ut32_t
)0x0C000000

	)

2379 
	#GPIO_CRL_CNF6_0
 ((
ut32_t
)0x04000000

	)

2380 
	#GPIO_CRL_CNF6_1
 ((
ut32_t
)0x08000000

	)

2382 
	#GPIO_CRL_CNF7
 ((
ut32_t
)0xC0000000

	)

2383 
	#GPIO_CRL_CNF7_0
 ((
ut32_t
)0x40000000

	)

2384 
	#GPIO_CRL_CNF7_1
 ((
ut32_t
)0x80000000

	)

2387 
	#GPIO_CRH_MODE
 ((
ut32_t
)0x33333333

	)

2389 
	#GPIO_CRH_MODE8
 ((
ut32_t
)0x00000003

	)

2390 
	#GPIO_CRH_MODE8_0
 ((
ut32_t
)0x00000001

	)

2391 
	#GPIO_CRH_MODE8_1
 ((
ut32_t
)0x00000002

	)

2393 
	#GPIO_CRH_MODE9
 ((
ut32_t
)0x00000030

	)

2394 
	#GPIO_CRH_MODE9_0
 ((
ut32_t
)0x00000010

	)

2395 
	#GPIO_CRH_MODE9_1
 ((
ut32_t
)0x00000020

	)

2397 
	#GPIO_CRH_MODE10
 ((
ut32_t
)0x00000300

	)

2398 
	#GPIO_CRH_MODE10_0
 ((
ut32_t
)0x00000100

	)

2399 
	#GPIO_CRH_MODE10_1
 ((
ut32_t
)0x00000200

	)

2401 
	#GPIO_CRH_MODE11
 ((
ut32_t
)0x00003000

	)

2402 
	#GPIO_CRH_MODE11_0
 ((
ut32_t
)0x00001000

	)

2403 
	#GPIO_CRH_MODE11_1
 ((
ut32_t
)0x00002000

	)

2405 
	#GPIO_CRH_MODE12
 ((
ut32_t
)0x00030000

	)

2406 
	#GPIO_CRH_MODE12_0
 ((
ut32_t
)0x00010000

	)

2407 
	#GPIO_CRH_MODE12_1
 ((
ut32_t
)0x00020000

	)

2409 
	#GPIO_CRH_MODE13
 ((
ut32_t
)0x00300000

	)

2410 
	#GPIO_CRH_MODE13_0
 ((
ut32_t
)0x00100000

	)

2411 
	#GPIO_CRH_MODE13_1
 ((
ut32_t
)0x00200000

	)

2413 
	#GPIO_CRH_MODE14
 ((
ut32_t
)0x03000000

	)

2414 
	#GPIO_CRH_MODE14_0
 ((
ut32_t
)0x01000000

	)

2415 
	#GPIO_CRH_MODE14_1
 ((
ut32_t
)0x02000000

	)

2417 
	#GPIO_CRH_MODE15
 ((
ut32_t
)0x30000000

	)

2418 
	#GPIO_CRH_MODE15_0
 ((
ut32_t
)0x10000000

	)

2419 
	#GPIO_CRH_MODE15_1
 ((
ut32_t
)0x20000000

	)

2421 
	#GPIO_CRH_CNF
 ((
ut32_t
)0xCCCCCCCC

	)

2423 
	#GPIO_CRH_CNF8
 ((
ut32_t
)0x0000000C

	)

2424 
	#GPIO_CRH_CNF8_0
 ((
ut32_t
)0x00000004

	)

2425 
	#GPIO_CRH_CNF8_1
 ((
ut32_t
)0x00000008

	)

2427 
	#GPIO_CRH_CNF9
 ((
ut32_t
)0x000000C0

	)

2428 
	#GPIO_CRH_CNF9_0
 ((
ut32_t
)0x00000040

	)

2429 
	#GPIO_CRH_CNF9_1
 ((
ut32_t
)0x00000080

	)

2431 
	#GPIO_CRH_CNF10
 ((
ut32_t
)0x00000C00

	)

2432 
	#GPIO_CRH_CNF10_0
 ((
ut32_t
)0x00000400

	)

2433 
	#GPIO_CRH_CNF10_1
 ((
ut32_t
)0x00000800

	)

2435 
	#GPIO_CRH_CNF11
 ((
ut32_t
)0x0000C000

	)

2436 
	#GPIO_CRH_CNF11_0
 ((
ut32_t
)0x00004000

	)

2437 
	#GPIO_CRH_CNF11_1
 ((
ut32_t
)0x00008000

	)

2439 
	#GPIO_CRH_CNF12
 ((
ut32_t
)0x000C0000

	)

2440 
	#GPIO_CRH_CNF12_0
 ((
ut32_t
)0x00040000

	)

2441 
	#GPIO_CRH_CNF12_1
 ((
ut32_t
)0x00080000

	)

2443 
	#GPIO_CRH_CNF13
 ((
ut32_t
)0x00C00000

	)

2444 
	#GPIO_CRH_CNF13_0
 ((
ut32_t
)0x00400000

	)

2445 
	#GPIO_CRH_CNF13_1
 ((
ut32_t
)0x00800000

	)

2447 
	#GPIO_CRH_CNF14
 ((
ut32_t
)0x0C000000

	)

2448 
	#GPIO_CRH_CNF14_0
 ((
ut32_t
)0x04000000

	)

2449 
	#GPIO_CRH_CNF14_1
 ((
ut32_t
)0x08000000

	)

2451 
	#GPIO_CRH_CNF15
 ((
ut32_t
)0xC0000000

	)

2452 
	#GPIO_CRH_CNF15_0
 ((
ut32_t
)0x40000000

	)

2453 
	#GPIO_CRH_CNF15_1
 ((
ut32_t
)0x80000000

	)

2456 
	#GPIO_IDR_IDR0
 ((
ut16_t
)0x0001

	)

2457 
	#GPIO_IDR_IDR1
 ((
ut16_t
)0x0002

	)

2458 
	#GPIO_IDR_IDR2
 ((
ut16_t
)0x0004

	)

2459 
	#GPIO_IDR_IDR3
 ((
ut16_t
)0x0008

	)

2460 
	#GPIO_IDR_IDR4
 ((
ut16_t
)0x0010

	)

2461 
	#GPIO_IDR_IDR5
 ((
ut16_t
)0x0020

	)

2462 
	#GPIO_IDR_IDR6
 ((
ut16_t
)0x0040

	)

2463 
	#GPIO_IDR_IDR7
 ((
ut16_t
)0x0080

	)

2464 
	#GPIO_IDR_IDR8
 ((
ut16_t
)0x0100

	)

2465 
	#GPIO_IDR_IDR9
 ((
ut16_t
)0x0200

	)

2466 
	#GPIO_IDR_IDR10
 ((
ut16_t
)0x0400

	)

2467 
	#GPIO_IDR_IDR11
 ((
ut16_t
)0x0800

	)

2468 
	#GPIO_IDR_IDR12
 ((
ut16_t
)0x1000

	)

2469 
	#GPIO_IDR_IDR13
 ((
ut16_t
)0x2000

	)

2470 
	#GPIO_IDR_IDR14
 ((
ut16_t
)0x4000

	)

2471 
	#GPIO_IDR_IDR15
 ((
ut16_t
)0x8000

	)

2474 
	#GPIO_ODR_ODR0
 ((
ut16_t
)0x0001

	)

2475 
	#GPIO_ODR_ODR1
 ((
ut16_t
)0x0002

	)

2476 
	#GPIO_ODR_ODR2
 ((
ut16_t
)0x0004

	)

2477 
	#GPIO_ODR_ODR3
 ((
ut16_t
)0x0008

	)

2478 
	#GPIO_ODR_ODR4
 ((
ut16_t
)0x0010

	)

2479 
	#GPIO_ODR_ODR5
 ((
ut16_t
)0x0020

	)

2480 
	#GPIO_ODR_ODR6
 ((
ut16_t
)0x0040

	)

2481 
	#GPIO_ODR_ODR7
 ((
ut16_t
)0x0080

	)

2482 
	#GPIO_ODR_ODR8
 ((
ut16_t
)0x0100

	)

2483 
	#GPIO_ODR_ODR9
 ((
ut16_t
)0x0200

	)

2484 
	#GPIO_ODR_ODR10
 ((
ut16_t
)0x0400

	)

2485 
	#GPIO_ODR_ODR11
 ((
ut16_t
)0x0800

	)

2486 
	#GPIO_ODR_ODR12
 ((
ut16_t
)0x1000

	)

2487 
	#GPIO_ODR_ODR13
 ((
ut16_t
)0x2000

	)

2488 
	#GPIO_ODR_ODR14
 ((
ut16_t
)0x4000

	)

2489 
	#GPIO_ODR_ODR15
 ((
ut16_t
)0x8000

	)

2492 
	#GPIO_BSRR_BS0
 ((
ut32_t
)0x00000001

	)

2493 
	#GPIO_BSRR_BS1
 ((
ut32_t
)0x00000002

	)

2494 
	#GPIO_BSRR_BS2
 ((
ut32_t
)0x00000004

	)

2495 
	#GPIO_BSRR_BS3
 ((
ut32_t
)0x00000008

	)

2496 
	#GPIO_BSRR_BS4
 ((
ut32_t
)0x00000010

	)

2497 
	#GPIO_BSRR_BS5
 ((
ut32_t
)0x00000020

	)

2498 
	#GPIO_BSRR_BS6
 ((
ut32_t
)0x00000040

	)

2499 
	#GPIO_BSRR_BS7
 ((
ut32_t
)0x00000080

	)

2500 
	#GPIO_BSRR_BS8
 ((
ut32_t
)0x00000100

	)

2501 
	#GPIO_BSRR_BS9
 ((
ut32_t
)0x00000200

	)

2502 
	#GPIO_BSRR_BS10
 ((
ut32_t
)0x00000400

	)

2503 
	#GPIO_BSRR_BS11
 ((
ut32_t
)0x00000800

	)

2504 
	#GPIO_BSRR_BS12
 ((
ut32_t
)0x00001000

	)

2505 
	#GPIO_BSRR_BS13
 ((
ut32_t
)0x00002000

	)

2506 
	#GPIO_BSRR_BS14
 ((
ut32_t
)0x00004000

	)

2507 
	#GPIO_BSRR_BS15
 ((
ut32_t
)0x00008000

	)

2509 
	#GPIO_BSRR_BR0
 ((
ut32_t
)0x00010000

	)

2510 
	#GPIO_BSRR_BR1
 ((
ut32_t
)0x00020000

	)

2511 
	#GPIO_BSRR_BR2
 ((
ut32_t
)0x00040000

	)

2512 
	#GPIO_BSRR_BR3
 ((
ut32_t
)0x00080000

	)

2513 
	#GPIO_BSRR_BR4
 ((
ut32_t
)0x00100000

	)

2514 
	#GPIO_BSRR_BR5
 ((
ut32_t
)0x00200000

	)

2515 
	#GPIO_BSRR_BR6
 ((
ut32_t
)0x00400000

	)

2516 
	#GPIO_BSRR_BR7
 ((
ut32_t
)0x00800000

	)

2517 
	#GPIO_BSRR_BR8
 ((
ut32_t
)0x01000000

	)

2518 
	#GPIO_BSRR_BR9
 ((
ut32_t
)0x02000000

	)

2519 
	#GPIO_BSRR_BR10
 ((
ut32_t
)0x04000000

	)

2520 
	#GPIO_BSRR_BR11
 ((
ut32_t
)0x08000000

	)

2521 
	#GPIO_BSRR_BR12
 ((
ut32_t
)0x10000000

	)

2522 
	#GPIO_BSRR_BR13
 ((
ut32_t
)0x20000000

	)

2523 
	#GPIO_BSRR_BR14
 ((
ut32_t
)0x40000000

	)

2524 
	#GPIO_BSRR_BR15
 ((
ut32_t
)0x80000000

	)

2527 
	#GPIO_BRR_BR0
 ((
ut16_t
)0x0001

	)

2528 
	#GPIO_BRR_BR1
 ((
ut16_t
)0x0002

	)

2529 
	#GPIO_BRR_BR2
 ((
ut16_t
)0x0004

	)

2530 
	#GPIO_BRR_BR3
 ((
ut16_t
)0x0008

	)

2531 
	#GPIO_BRR_BR4
 ((
ut16_t
)0x0010

	)

2532 
	#GPIO_BRR_BR5
 ((
ut16_t
)0x0020

	)

2533 
	#GPIO_BRR_BR6
 ((
ut16_t
)0x0040

	)

2534 
	#GPIO_BRR_BR7
 ((
ut16_t
)0x0080

	)

2535 
	#GPIO_BRR_BR8
 ((
ut16_t
)0x0100

	)

2536 
	#GPIO_BRR_BR9
 ((
ut16_t
)0x0200

	)

2537 
	#GPIO_BRR_BR10
 ((
ut16_t
)0x0400

	)

2538 
	#GPIO_BRR_BR11
 ((
ut16_t
)0x0800

	)

2539 
	#GPIO_BRR_BR12
 ((
ut16_t
)0x1000

	)

2540 
	#GPIO_BRR_BR13
 ((
ut16_t
)0x2000

	)

2541 
	#GPIO_BRR_BR14
 ((
ut16_t
)0x4000

	)

2542 
	#GPIO_BRR_BR15
 ((
ut16_t
)0x8000

	)

2545 
	#GPIO_LCKR_LCK0
 ((
ut32_t
)0x00000001

	)

2546 
	#GPIO_LCKR_LCK1
 ((
ut32_t
)0x00000002

	)

2547 
	#GPIO_LCKR_LCK2
 ((
ut32_t
)0x00000004

	)

2548 
	#GPIO_LCKR_LCK3
 ((
ut32_t
)0x00000008

	)

2549 
	#GPIO_LCKR_LCK4
 ((
ut32_t
)0x00000010

	)

2550 
	#GPIO_LCKR_LCK5
 ((
ut32_t
)0x00000020

	)

2551 
	#GPIO_LCKR_LCK6
 ((
ut32_t
)0x00000040

	)

2552 
	#GPIO_LCKR_LCK7
 ((
ut32_t
)0x00000080

	)

2553 
	#GPIO_LCKR_LCK8
 ((
ut32_t
)0x00000100

	)

2554 
	#GPIO_LCKR_LCK9
 ((
ut32_t
)0x00000200

	)

2555 
	#GPIO_LCKR_LCK10
 ((
ut32_t
)0x00000400

	)

2556 
	#GPIO_LCKR_LCK11
 ((
ut32_t
)0x00000800

	)

2557 
	#GPIO_LCKR_LCK12
 ((
ut32_t
)0x00001000

	)

2558 
	#GPIO_LCKR_LCK13
 ((
ut32_t
)0x00002000

	)

2559 
	#GPIO_LCKR_LCK14
 ((
ut32_t
)0x00004000

	)

2560 
	#GPIO_LCKR_LCK15
 ((
ut32_t
)0x00008000

	)

2561 
	#GPIO_LCKR_LCKK
 ((
ut32_t
)0x00010000

	)

2566 
	#AFIO_EVCR_PIN
 ((
ut8_t
)0x0F

	)

2567 
	#AFIO_EVCR_PIN_0
 ((
ut8_t
)0x01

	)

2568 
	#AFIO_EVCR_PIN_1
 ((
ut8_t
)0x02

	)

2569 
	#AFIO_EVCR_PIN_2
 ((
ut8_t
)0x04

	)

2570 
	#AFIO_EVCR_PIN_3
 ((
ut8_t
)0x08

	)

2573 
	#AFIO_EVCR_PIN_PX0
 ((
ut8_t
)0x00

	)

2574 
	#AFIO_EVCR_PIN_PX1
 ((
ut8_t
)0x01

	)

2575 
	#AFIO_EVCR_PIN_PX2
 ((
ut8_t
)0x02

	)

2576 
	#AFIO_EVCR_PIN_PX3
 ((
ut8_t
)0x03

	)

2577 
	#AFIO_EVCR_PIN_PX4
 ((
ut8_t
)0x04

	)

2578 
	#AFIO_EVCR_PIN_PX5
 ((
ut8_t
)0x05

	)

2579 
	#AFIO_EVCR_PIN_PX6
 ((
ut8_t
)0x06

	)

2580 
	#AFIO_EVCR_PIN_PX7
 ((
ut8_t
)0x07

	)

2581 
	#AFIO_EVCR_PIN_PX8
 ((
ut8_t
)0x08

	)

2582 
	#AFIO_EVCR_PIN_PX9
 ((
ut8_t
)0x09

	)

2583 
	#AFIO_EVCR_PIN_PX10
 ((
ut8_t
)0x0A

	)

2584 
	#AFIO_EVCR_PIN_PX11
 ((
ut8_t
)0x0B

	)

2585 
	#AFIO_EVCR_PIN_PX12
 ((
ut8_t
)0x0C

	)

2586 
	#AFIO_EVCR_PIN_PX13
 ((
ut8_t
)0x0D

	)

2587 
	#AFIO_EVCR_PIN_PX14
 ((
ut8_t
)0x0E

	)

2588 
	#AFIO_EVCR_PIN_PX15
 ((
ut8_t
)0x0F

	)

2590 
	#AFIO_EVCR_PORT
 ((
ut8_t
)0x70

	)

2591 
	#AFIO_EVCR_PORT_0
 ((
ut8_t
)0x10

	)

2592 
	#AFIO_EVCR_PORT_1
 ((
ut8_t
)0x20

	)

2593 
	#AFIO_EVCR_PORT_2
 ((
ut8_t
)0x40

	)

2596 
	#AFIO_EVCR_PORT_PA
 ((
ut8_t
)0x00

	)

2597 
	#AFIO_EVCR_PORT_PB
 ((
ut8_t
)0x10

	)

2598 
	#AFIO_EVCR_PORT_PC
 ((
ut8_t
)0x20

	)

2599 
	#AFIO_EVCR_PORT_PD
 ((
ut8_t
)0x30

	)

2600 
	#AFIO_EVCR_PORT_PE
 ((
ut8_t
)0x40

	)

2602 
	#AFIO_EVCR_EVOE
 ((
ut8_t
)0x80

	)

2605 
	#AFIO_MAPR_SPI1_REMAP
 ((
ut32_t
)0x00000001

	)

2606 
	#AFIO_MAPR_I2C1_REMAP
 ((
ut32_t
)0x00000002

	)

2607 
	#AFIO_MAPR_USART1_REMAP
 ((
ut32_t
)0x00000004

	)

2608 
	#AFIO_MAPR_USART2_REMAP
 ((
ut32_t
)0x00000008

	)

2610 
	#AFIO_MAPR_USART3_REMAP
 ((
ut32_t
)0x00000030

	)

2611 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ut32_t
)0x00000010

	)

2612 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ut32_t
)0x00000020

	)

2615 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2616 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000010

	)

2617 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ut32_t
)0x00000030

	)

2619 
	#AFIO_MAPR_TIM1_REMAP
 ((
ut32_t
)0x000000C0

	)

2620 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ut32_t
)0x00000040

	)

2621 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ut32_t
)0x00000080

	)

2624 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2625 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000040

	)

2626 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ut32_t
)0x000000C0

	)

2628 
	#AFIO_MAPR_TIM2_REMAP
 ((
ut32_t
)0x00000300

	)

2629 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ut32_t
)0x00000100

	)

2630 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ut32_t
)0x00000200

	)

2633 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2634 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ut32_t
)0x00000100

	)

2635 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ut32_t
)0x00000200

	)

2636 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ut32_t
)0x00000300

	)

2638 
	#AFIO_MAPR_TIM3_REMAP
 ((
ut32_t
)0x00000C00

	)

2639 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ut32_t
)0x00000400

	)

2640 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ut32_t
)0x00000800

	)

2643 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ut32_t
)0x00000000

	)

2644 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ut32_t
)0x00000800

	)

2645 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ut32_t
)0x00000C00

	)

2647 
	#AFIO_MAPR_TIM4_REMAP
 ((
ut32_t
)0x00001000

	)

2649 
	#AFIO_MAPR_CAN_REMAP
 ((
ut32_t
)0x00006000

	)

2650 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ut32_t
)0x00002000

	)

2651 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ut32_t
)0x00004000

	)

2654 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ut32_t
)0x00000000

	)

2655 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ut32_t
)0x00004000

	)

2656 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ut32_t
)0x00006000

	)

2658 
	#AFIO_MAPR_PD01_REMAP
 ((
ut32_t
)0x00008000

	)

2659 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ut32_t
)0x00010000

	)

2660 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ut32_t
)0x00020000

	)

2661 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ut32_t
)0x00040000

	)

2662 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ut32_t
)0x00080000

	)

2663 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ut32_t
)0x00100000

	)

2666 
	#AFIO_MAPR_SWJ_CFG
 ((
ut32_t
)0x07000000

	)

2667 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ut32_t
)0x01000000

	)

2668 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ut32_t
)0x02000000

	)

2669 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ut32_t
)0x04000000

	)

2671 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ut32_t
)0x00000000

	)

2672 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ut32_t
)0x01000000

	)

2673 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ut32_t
)0x02000000

	)

2674 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ut32_t
)0x04000000

	)

2676 #ifde
STM32F10X_CL


2678 
	#AFIO_MAPR_ETH_REMAP
 ((
ut32_t
)0x00200000

	)

2681 
	#AFIO_MAPR_CAN2_REMAP
 ((
ut32_t
)0x00400000

	)

2684 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

2687 
	#AFIO_MAPR_SPI3_REMAP
 ((
ut32_t
)0x10000000

	)

2690 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ut32_t
)0x20000000

	)

2693 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ut32_t
)0x40000000

	)

2697 
	#AFIO_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

2698 
	#AFIO_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

2699 
	#AFIO_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

2700 
	#AFIO_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

2703 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

2704 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

2705 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

2706 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

2707 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

2708 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

2709 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

2712 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

2713 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

2714 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

2715 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

2716 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

2717 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

2718 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

2721 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

2722 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

2723 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

2724 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

2725 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

2726 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

2727 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

2730 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

2731 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

2732 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

2733 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

2734 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

2735 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

2736 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

2739 
	#AFIO_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

2740 
	#AFIO_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

2741 
	#AFIO_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

2742 
	#AFIO_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

2745 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

2746 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

2747 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

2748 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

2749 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

2750 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

2751 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

2754 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

2755 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

2756 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

2757 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

2758 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

2759 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

2760 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

2763 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

2764 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

2765 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

2766 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

2767 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

2768 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

2769 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

2772 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

2773 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

2774 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

2775 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

2776 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

2777 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

2778 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

2781 
	#AFIO_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

2782 
	#AFIO_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

2783 
	#AFIO_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

2784 
	#AFIO_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

2787 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

2788 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

2789 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

2790 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

2791 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

2792 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

2793 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

2796 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

2797 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

2798 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

2799 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

2800 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

2801 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

2802 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

2805 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

2806 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

2807 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

2808 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

2809 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

2810 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

2811 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

2814 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

2815 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

2816 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

2817 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

2818 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

2819 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

2820 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

2823 
	#AFIO_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

2824 
	#AFIO_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

2825 
	#AFIO_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

2826 
	#AFIO_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

2829 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

2830 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

2831 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

2832 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

2833 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

2834 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

2835 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

2838 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

2839 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

2840 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

2841 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

2842 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

2843 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

2844 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

2847 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

2848 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

2849 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

2850 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

2851 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

2852 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

2853 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

2856 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

2857 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

2858 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

2859 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

2860 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

2861 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

2862 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

2864 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

2866 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ut32_t
)0x00000001

	)

2867 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ut32_t
)0x00000002

	)

2868 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ut32_t
)0x00000004

	)

2869 
	#AFIO_MAPR2_CEC_REMAP
 ((
ut32_t
)0x00000008

	)

2870 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ut32_t
)0x00000010

	)

2873 #ifde
STM32F10X_HD_VL


2874 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ut32_t
)0x00000100

	)

2875 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ut32_t
)0x00000200

	)

2876 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ut32_t
)0x00000400

	)

2877 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ut32_t
)0x00000800

	)

2878 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ut32_t
)0x00001000

	)

2879 
	#AFIO_MAPR2_MISC_REMAP
 ((
ut32_t
)0x00002000

	)

2882 #ifde
STM32F10X_XL


2884 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ut32_t
)0x00000020

	)

2885 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ut32_t
)0x00000040

	)

2886 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ut32_t
)0x00000080

	)

2887 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ut32_t
)0x00000100

	)

2888 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ut32_t
)0x00000200

	)

2889 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ut32_t
)0x00000400

	)

2899 
	#SysTick_CTRL_ENABLE
 ((
ut32_t
)0x00000001

	)

2900 
	#SysTick_CTRL_TICKINT
 ((
ut32_t
)0x00000002

	)

2901 
	#SysTick_CTRL_CLKSOURCE
 ((
ut32_t
)0x00000004

	)

2902 
	#SysTick_CTRL_COUNTFLAG
 ((
ut32_t
)0x00010000

	)

2905 
	#SysTick_LOAD_RELOAD
 ((
ut32_t
)0x00FFFFFF

	)

2908 
	#SysTick_VAL_CURRENT
 ((
ut32_t
)0x00FFFFFF

	)

2911 
	#SysTick_CALIB_TENMS
 ((
ut32_t
)0x00FFFFFF

	)

2912 
	#SysTick_CALIB_SKEW
 ((
ut32_t
)0x40000000

	)

2913 
	#SysTick_CALIB_NOREF
 ((
ut32_t
)0x80000000

	)

2922 
	#NVIC_ISER_SETENA
 ((
ut32_t
)0xFFFFFFFF

	)

2923 
	#NVIC_ISER_SETENA_0
 ((
ut32_t
)0x00000001

	)

2924 
	#NVIC_ISER_SETENA_1
 ((
ut32_t
)0x00000002

	)

2925 
	#NVIC_ISER_SETENA_2
 ((
ut32_t
)0x00000004

	)

2926 
	#NVIC_ISER_SETENA_3
 ((
ut32_t
)0x00000008

	)

2927 
	#NVIC_ISER_SETENA_4
 ((
ut32_t
)0x00000010

	)

2928 
	#NVIC_ISER_SETENA_5
 ((
ut32_t
)0x00000020

	)

2929 
	#NVIC_ISER_SETENA_6
 ((
ut32_t
)0x00000040

	)

2930 
	#NVIC_ISER_SETENA_7
 ((
ut32_t
)0x00000080

	)

2931 
	#NVIC_ISER_SETENA_8
 ((
ut32_t
)0x00000100

	)

2932 
	#NVIC_ISER_SETENA_9
 ((
ut32_t
)0x00000200

	)

2933 
	#NVIC_ISER_SETENA_10
 ((
ut32_t
)0x00000400

	)

2934 
	#NVIC_ISER_SETENA_11
 ((
ut32_t
)0x00000800

	)

2935 
	#NVIC_ISER_SETENA_12
 ((
ut32_t
)0x00001000

	)

2936 
	#NVIC_ISER_SETENA_13
 ((
ut32_t
)0x00002000

	)

2937 
	#NVIC_ISER_SETENA_14
 ((
ut32_t
)0x00004000

	)

2938 
	#NVIC_ISER_SETENA_15
 ((
ut32_t
)0x00008000

	)

2939 
	#NVIC_ISER_SETENA_16
 ((
ut32_t
)0x00010000

	)

2940 
	#NVIC_ISER_SETENA_17
 ((
ut32_t
)0x00020000

	)

2941 
	#NVIC_ISER_SETENA_18
 ((
ut32_t
)0x00040000

	)

2942 
	#NVIC_ISER_SETENA_19
 ((
ut32_t
)0x00080000

	)

2943 
	#NVIC_ISER_SETENA_20
 ((
ut32_t
)0x00100000

	)

2944 
	#NVIC_ISER_SETENA_21
 ((
ut32_t
)0x00200000

	)

2945 
	#NVIC_ISER_SETENA_22
 ((
ut32_t
)0x00400000

	)

2946 
	#NVIC_ISER_SETENA_23
 ((
ut32_t
)0x00800000

	)

2947 
	#NVIC_ISER_SETENA_24
 ((
ut32_t
)0x01000000

	)

2948 
	#NVIC_ISER_SETENA_25
 ((
ut32_t
)0x02000000

	)

2949 
	#NVIC_ISER_SETENA_26
 ((
ut32_t
)0x04000000

	)

2950 
	#NVIC_ISER_SETENA_27
 ((
ut32_t
)0x08000000

	)

2951 
	#NVIC_ISER_SETENA_28
 ((
ut32_t
)0x10000000

	)

2952 
	#NVIC_ISER_SETENA_29
 ((
ut32_t
)0x20000000

	)

2953 
	#NVIC_ISER_SETENA_30
 ((
ut32_t
)0x40000000

	)

2954 
	#NVIC_ISER_SETENA_31
 ((
ut32_t
)0x80000000

	)

2957 
	#NVIC_ICER_CLRENA
 ((
ut32_t
)0xFFFFFFFF

	)

2958 
	#NVIC_ICER_CLRENA_0
 ((
ut32_t
)0x00000001

	)

2959 
	#NVIC_ICER_CLRENA_1
 ((
ut32_t
)0x00000002

	)

2960 
	#NVIC_ICER_CLRENA_2
 ((
ut32_t
)0x00000004

	)

2961 
	#NVIC_ICER_CLRENA_3
 ((
ut32_t
)0x00000008

	)

2962 
	#NVIC_ICER_CLRENA_4
 ((
ut32_t
)0x00000010

	)

2963 
	#NVIC_ICER_CLRENA_5
 ((
ut32_t
)0x00000020

	)

2964 
	#NVIC_ICER_CLRENA_6
 ((
ut32_t
)0x00000040

	)

2965 
	#NVIC_ICER_CLRENA_7
 ((
ut32_t
)0x00000080

	)

2966 
	#NVIC_ICER_CLRENA_8
 ((
ut32_t
)0x00000100

	)

2967 
	#NVIC_ICER_CLRENA_9
 ((
ut32_t
)0x00000200

	)

2968 
	#NVIC_ICER_CLRENA_10
 ((
ut32_t
)0x00000400

	)

2969 
	#NVIC_ICER_CLRENA_11
 ((
ut32_t
)0x00000800

	)

2970 
	#NVIC_ICER_CLRENA_12
 ((
ut32_t
)0x00001000

	)

2971 
	#NVIC_ICER_CLRENA_13
 ((
ut32_t
)0x00002000

	)

2972 
	#NVIC_ICER_CLRENA_14
 ((
ut32_t
)0x00004000

	)

2973 
	#NVIC_ICER_CLRENA_15
 ((
ut32_t
)0x00008000

	)

2974 
	#NVIC_ICER_CLRENA_16
 ((
ut32_t
)0x00010000

	)

2975 
	#NVIC_ICER_CLRENA_17
 ((
ut32_t
)0x00020000

	)

2976 
	#NVIC_ICER_CLRENA_18
 ((
ut32_t
)0x00040000

	)

2977 
	#NVIC_ICER_CLRENA_19
 ((
ut32_t
)0x00080000

	)

2978 
	#NVIC_ICER_CLRENA_20
 ((
ut32_t
)0x00100000

	)

2979 
	#NVIC_ICER_CLRENA_21
 ((
ut32_t
)0x00200000

	)

2980 
	#NVIC_ICER_CLRENA_22
 ((
ut32_t
)0x00400000

	)

2981 
	#NVIC_ICER_CLRENA_23
 ((
ut32_t
)0x00800000

	)

2982 
	#NVIC_ICER_CLRENA_24
 ((
ut32_t
)0x01000000

	)

2983 
	#NVIC_ICER_CLRENA_25
 ((
ut32_t
)0x02000000

	)

2984 
	#NVIC_ICER_CLRENA_26
 ((
ut32_t
)0x04000000

	)

2985 
	#NVIC_ICER_CLRENA_27
 ((
ut32_t
)0x08000000

	)

2986 
	#NVIC_ICER_CLRENA_28
 ((
ut32_t
)0x10000000

	)

2987 
	#NVIC_ICER_CLRENA_29
 ((
ut32_t
)0x20000000

	)

2988 
	#NVIC_ICER_CLRENA_30
 ((
ut32_t
)0x40000000

	)

2989 
	#NVIC_ICER_CLRENA_31
 ((
ut32_t
)0x80000000

	)

2992 
	#NVIC_ISPR_SETPEND
 ((
ut32_t
)0xFFFFFFFF

	)

2993 
	#NVIC_ISPR_SETPEND_0
 ((
ut32_t
)0x00000001

	)

2994 
	#NVIC_ISPR_SETPEND_1
 ((
ut32_t
)0x00000002

	)

2995 
	#NVIC_ISPR_SETPEND_2
 ((
ut32_t
)0x00000004

	)

2996 
	#NVIC_ISPR_SETPEND_3
 ((
ut32_t
)0x00000008

	)

2997 
	#NVIC_ISPR_SETPEND_4
 ((
ut32_t
)0x00000010

	)

2998 
	#NVIC_ISPR_SETPEND_5
 ((
ut32_t
)0x00000020

	)

2999 
	#NVIC_ISPR_SETPEND_6
 ((
ut32_t
)0x00000040

	)

3000 
	#NVIC_ISPR_SETPEND_7
 ((
ut32_t
)0x00000080

	)

3001 
	#NVIC_ISPR_SETPEND_8
 ((
ut32_t
)0x00000100

	)

3002 
	#NVIC_ISPR_SETPEND_9
 ((
ut32_t
)0x00000200

	)

3003 
	#NVIC_ISPR_SETPEND_10
 ((
ut32_t
)0x00000400

	)

3004 
	#NVIC_ISPR_SETPEND_11
 ((
ut32_t
)0x00000800

	)

3005 
	#NVIC_ISPR_SETPEND_12
 ((
ut32_t
)0x00001000

	)

3006 
	#NVIC_ISPR_SETPEND_13
 ((
ut32_t
)0x00002000

	)

3007 
	#NVIC_ISPR_SETPEND_14
 ((
ut32_t
)0x00004000

	)

3008 
	#NVIC_ISPR_SETPEND_15
 ((
ut32_t
)0x00008000

	)

3009 
	#NVIC_ISPR_SETPEND_16
 ((
ut32_t
)0x00010000

	)

3010 
	#NVIC_ISPR_SETPEND_17
 ((
ut32_t
)0x00020000

	)

3011 
	#NVIC_ISPR_SETPEND_18
 ((
ut32_t
)0x00040000

	)

3012 
	#NVIC_ISPR_SETPEND_19
 ((
ut32_t
)0x00080000

	)

3013 
	#NVIC_ISPR_SETPEND_20
 ((
ut32_t
)0x00100000

	)

3014 
	#NVIC_ISPR_SETPEND_21
 ((
ut32_t
)0x00200000

	)

3015 
	#NVIC_ISPR_SETPEND_22
 ((
ut32_t
)0x00400000

	)

3016 
	#NVIC_ISPR_SETPEND_23
 ((
ut32_t
)0x00800000

	)

3017 
	#NVIC_ISPR_SETPEND_24
 ((
ut32_t
)0x01000000

	)

3018 
	#NVIC_ISPR_SETPEND_25
 ((
ut32_t
)0x02000000

	)

3019 
	#NVIC_ISPR_SETPEND_26
 ((
ut32_t
)0x04000000

	)

3020 
	#NVIC_ISPR_SETPEND_27
 ((
ut32_t
)0x08000000

	)

3021 
	#NVIC_ISPR_SETPEND_28
 ((
ut32_t
)0x10000000

	)

3022 
	#NVIC_ISPR_SETPEND_29
 ((
ut32_t
)0x20000000

	)

3023 
	#NVIC_ISPR_SETPEND_30
 ((
ut32_t
)0x40000000

	)

3024 
	#NVIC_ISPR_SETPEND_31
 ((
ut32_t
)0x80000000

	)

3027 
	#NVIC_ICPR_CLRPEND
 ((
ut32_t
)0xFFFFFFFF

	)

3028 
	#NVIC_ICPR_CLRPEND_0
 ((
ut32_t
)0x00000001

	)

3029 
	#NVIC_ICPR_CLRPEND_1
 ((
ut32_t
)0x00000002

	)

3030 
	#NVIC_ICPR_CLRPEND_2
 ((
ut32_t
)0x00000004

	)

3031 
	#NVIC_ICPR_CLRPEND_3
 ((
ut32_t
)0x00000008

	)

3032 
	#NVIC_ICPR_CLRPEND_4
 ((
ut32_t
)0x00000010

	)

3033 
	#NVIC_ICPR_CLRPEND_5
 ((
ut32_t
)0x00000020

	)

3034 
	#NVIC_ICPR_CLRPEND_6
 ((
ut32_t
)0x00000040

	)

3035 
	#NVIC_ICPR_CLRPEND_7
 ((
ut32_t
)0x00000080

	)

3036 
	#NVIC_ICPR_CLRPEND_8
 ((
ut32_t
)0x00000100

	)

3037 
	#NVIC_ICPR_CLRPEND_9
 ((
ut32_t
)0x00000200

	)

3038 
	#NVIC_ICPR_CLRPEND_10
 ((
ut32_t
)0x00000400

	)

3039 
	#NVIC_ICPR_CLRPEND_11
 ((
ut32_t
)0x00000800

	)

3040 
	#NVIC_ICPR_CLRPEND_12
 ((
ut32_t
)0x00001000

	)

3041 
	#NVIC_ICPR_CLRPEND_13
 ((
ut32_t
)0x00002000

	)

3042 
	#NVIC_ICPR_CLRPEND_14
 ((
ut32_t
)0x00004000

	)

3043 
	#NVIC_ICPR_CLRPEND_15
 ((
ut32_t
)0x00008000

	)

3044 
	#NVIC_ICPR_CLRPEND_16
 ((
ut32_t
)0x00010000

	)

3045 
	#NVIC_ICPR_CLRPEND_17
 ((
ut32_t
)0x00020000

	)

3046 
	#NVIC_ICPR_CLRPEND_18
 ((
ut32_t
)0x00040000

	)

3047 
	#NVIC_ICPR_CLRPEND_19
 ((
ut32_t
)0x00080000

	)

3048 
	#NVIC_ICPR_CLRPEND_20
 ((
ut32_t
)0x00100000

	)

3049 
	#NVIC_ICPR_CLRPEND_21
 ((
ut32_t
)0x00200000

	)

3050 
	#NVIC_ICPR_CLRPEND_22
 ((
ut32_t
)0x00400000

	)

3051 
	#NVIC_ICPR_CLRPEND_23
 ((
ut32_t
)0x00800000

	)

3052 
	#NVIC_ICPR_CLRPEND_24
 ((
ut32_t
)0x01000000

	)

3053 
	#NVIC_ICPR_CLRPEND_25
 ((
ut32_t
)0x02000000

	)

3054 
	#NVIC_ICPR_CLRPEND_26
 ((
ut32_t
)0x04000000

	)

3055 
	#NVIC_ICPR_CLRPEND_27
 ((
ut32_t
)0x08000000

	)

3056 
	#NVIC_ICPR_CLRPEND_28
 ((
ut32_t
)0x10000000

	)

3057 
	#NVIC_ICPR_CLRPEND_29
 ((
ut32_t
)0x20000000

	)

3058 
	#NVIC_ICPR_CLRPEND_30
 ((
ut32_t
)0x40000000

	)

3059 
	#NVIC_ICPR_CLRPEND_31
 ((
ut32_t
)0x80000000

	)

3062 
	#NVIC_IABR_ACTIVE
 ((
ut32_t
)0xFFFFFFFF

	)

3063 
	#NVIC_IABR_ACTIVE_0
 ((
ut32_t
)0x00000001

	)

3064 
	#NVIC_IABR_ACTIVE_1
 ((
ut32_t
)0x00000002

	)

3065 
	#NVIC_IABR_ACTIVE_2
 ((
ut32_t
)0x00000004

	)

3066 
	#NVIC_IABR_ACTIVE_3
 ((
ut32_t
)0x00000008

	)

3067 
	#NVIC_IABR_ACTIVE_4
 ((
ut32_t
)0x00000010

	)

3068 
	#NVIC_IABR_ACTIVE_5
 ((
ut32_t
)0x00000020

	)

3069 
	#NVIC_IABR_ACTIVE_6
 ((
ut32_t
)0x00000040

	)

3070 
	#NVIC_IABR_ACTIVE_7
 ((
ut32_t
)0x00000080

	)

3071 
	#NVIC_IABR_ACTIVE_8
 ((
ut32_t
)0x00000100

	)

3072 
	#NVIC_IABR_ACTIVE_9
 ((
ut32_t
)0x00000200

	)

3073 
	#NVIC_IABR_ACTIVE_10
 ((
ut32_t
)0x00000400

	)

3074 
	#NVIC_IABR_ACTIVE_11
 ((
ut32_t
)0x00000800

	)

3075 
	#NVIC_IABR_ACTIVE_12
 ((
ut32_t
)0x00001000

	)

3076 
	#NVIC_IABR_ACTIVE_13
 ((
ut32_t
)0x00002000

	)

3077 
	#NVIC_IABR_ACTIVE_14
 ((
ut32_t
)0x00004000

	)

3078 
	#NVIC_IABR_ACTIVE_15
 ((
ut32_t
)0x00008000

	)

3079 
	#NVIC_IABR_ACTIVE_16
 ((
ut32_t
)0x00010000

	)

3080 
	#NVIC_IABR_ACTIVE_17
 ((
ut32_t
)0x00020000

	)

3081 
	#NVIC_IABR_ACTIVE_18
 ((
ut32_t
)0x00040000

	)

3082 
	#NVIC_IABR_ACTIVE_19
 ((
ut32_t
)0x00080000

	)

3083 
	#NVIC_IABR_ACTIVE_20
 ((
ut32_t
)0x00100000

	)

3084 
	#NVIC_IABR_ACTIVE_21
 ((
ut32_t
)0x00200000

	)

3085 
	#NVIC_IABR_ACTIVE_22
 ((
ut32_t
)0x00400000

	)

3086 
	#NVIC_IABR_ACTIVE_23
 ((
ut32_t
)0x00800000

	)

3087 
	#NVIC_IABR_ACTIVE_24
 ((
ut32_t
)0x01000000

	)

3088 
	#NVIC_IABR_ACTIVE_25
 ((
ut32_t
)0x02000000

	)

3089 
	#NVIC_IABR_ACTIVE_26
 ((
ut32_t
)0x04000000

	)

3090 
	#NVIC_IABR_ACTIVE_27
 ((
ut32_t
)0x08000000

	)

3091 
	#NVIC_IABR_ACTIVE_28
 ((
ut32_t
)0x10000000

	)

3092 
	#NVIC_IABR_ACTIVE_29
 ((
ut32_t
)0x20000000

	)

3093 
	#NVIC_IABR_ACTIVE_30
 ((
ut32_t
)0x40000000

	)

3094 
	#NVIC_IABR_ACTIVE_31
 ((
ut32_t
)0x80000000

	)

3097 
	#NVIC_IPR0_PRI_0
 ((
ut32_t
)0x000000FF

	)

3098 
	#NVIC_IPR0_PRI_1
 ((
ut32_t
)0x0000FF00

	)

3099 
	#NVIC_IPR0_PRI_2
 ((
ut32_t
)0x00FF0000

	)

3100 
	#NVIC_IPR0_PRI_3
 ((
ut32_t
)0xFF000000

	)

3103 
	#NVIC_IPR1_PRI_4
 ((
ut32_t
)0x000000FF

	)

3104 
	#NVIC_IPR1_PRI_5
 ((
ut32_t
)0x0000FF00

	)

3105 
	#NVIC_IPR1_PRI_6
 ((
ut32_t
)0x00FF0000

	)

3106 
	#NVIC_IPR1_PRI_7
 ((
ut32_t
)0xFF000000

	)

3109 
	#NVIC_IPR2_PRI_8
 ((
ut32_t
)0x000000FF

	)

3110 
	#NVIC_IPR2_PRI_9
 ((
ut32_t
)0x0000FF00

	)

3111 
	#NVIC_IPR2_PRI_10
 ((
ut32_t
)0x00FF0000

	)

3112 
	#NVIC_IPR2_PRI_11
 ((
ut32_t
)0xFF000000

	)

3115 
	#NVIC_IPR3_PRI_12
 ((
ut32_t
)0x000000FF

	)

3116 
	#NVIC_IPR3_PRI_13
 ((
ut32_t
)0x0000FF00

	)

3117 
	#NVIC_IPR3_PRI_14
 ((
ut32_t
)0x00FF0000

	)

3118 
	#NVIC_IPR3_PRI_15
 ((
ut32_t
)0xFF000000

	)

3121 
	#NVIC_IPR4_PRI_16
 ((
ut32_t
)0x000000FF

	)

3122 
	#NVIC_IPR4_PRI_17
 ((
ut32_t
)0x0000FF00

	)

3123 
	#NVIC_IPR4_PRI_18
 ((
ut32_t
)0x00FF0000

	)

3124 
	#NVIC_IPR4_PRI_19
 ((
ut32_t
)0xFF000000

	)

3127 
	#NVIC_IPR5_PRI_20
 ((
ut32_t
)0x000000FF

	)

3128 
	#NVIC_IPR5_PRI_21
 ((
ut32_t
)0x0000FF00

	)

3129 
	#NVIC_IPR5_PRI_22
 ((
ut32_t
)0x00FF0000

	)

3130 
	#NVIC_IPR5_PRI_23
 ((
ut32_t
)0xFF000000

	)

3133 
	#NVIC_IPR6_PRI_24
 ((
ut32_t
)0x000000FF

	)

3134 
	#NVIC_IPR6_PRI_25
 ((
ut32_t
)0x0000FF00

	)

3135 
	#NVIC_IPR6_PRI_26
 ((
ut32_t
)0x00FF0000

	)

3136 
	#NVIC_IPR6_PRI_27
 ((
ut32_t
)0xFF000000

	)

3139 
	#NVIC_IPR7_PRI_28
 ((
ut32_t
)0x000000FF

	)

3140 
	#NVIC_IPR7_PRI_29
 ((
ut32_t
)0x0000FF00

	)

3141 
	#NVIC_IPR7_PRI_30
 ((
ut32_t
)0x00FF0000

	)

3142 
	#NVIC_IPR7_PRI_31
 ((
ut32_t
)0xFF000000

	)

3145 
	#SCB_CPUID_REVISION
 ((
ut32_t
)0x0000000F

	)

3146 
	#SCB_CPUID_PARTNO
 ((
ut32_t
)0x0000FFF0

	)

3147 
	#SCB_CPUID_Cڡt
 ((
ut32_t
)0x000F0000

	)

3148 
	#SCB_CPUID_VARIANT
 ((
ut32_t
)0x00F00000

	)

3149 
	#SCB_CPUID_IMPLEMENTER
 ((
ut32_t
)0xFF000000

	)

3152 
	#SCB_ICSR_VECTACTIVE
 ((
ut32_t
)0x000001FF

	)

3153 
	#SCB_ICSR_RETTOBASE
 ((
ut32_t
)0x00000800

	)

3154 
	#SCB_ICSR_VECTPENDING
 ((
ut32_t
)0x003FF000

	)

3155 
	#SCB_ICSR_ISRPENDING
 ((
ut32_t
)0x00400000

	)

3156 
	#SCB_ICSR_ISRPREEMPT
 ((
ut32_t
)0x00800000

	)

3157 
	#SCB_ICSR_PENDSTCLR
 ((
ut32_t
)0x02000000

	)

3158 
	#SCB_ICSR_PENDSTSET
 ((
ut32_t
)0x04000000

	)

3159 
	#SCB_ICSR_PENDSVCLR
 ((
ut32_t
)0x08000000

	)

3160 
	#SCB_ICSR_PENDSVSET
 ((
ut32_t
)0x10000000

	)

3161 
	#SCB_ICSR_NMIPENDSET
 ((
ut32_t
)0x80000000

	)

3164 
	#SCB_VTOR_TBLOFF
 ((
ut32_t
)0x1FFFFF80

	)

3165 
	#SCB_VTOR_TBLBASE
 ((
ut32_t
)0x20000000

	)

3168 
	#SCB_AIRCR_VECTRESET
 ((
ut32_t
)0x00000001

	)

3169 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ut32_t
)0x00000002

	)

3170 
	#SCB_AIRCR_SYSRESETREQ
 ((
ut32_t
)0x00000004

	)

3172 
	#SCB_AIRCR_PRIGROUP
 ((
ut32_t
)0x00000700

	)

3173 
	#SCB_AIRCR_PRIGROUP_0
 ((
ut32_t
)0x00000100

	)

3174 
	#SCB_AIRCR_PRIGROUP_1
 ((
ut32_t
)0x00000200

	)

3175 
	#SCB_AIRCR_PRIGROUP_2
 ((
ut32_t
)0x00000400

	)

3178 
	#SCB_AIRCR_PRIGROUP0
 ((
ut32_t
)0x00000000

	)

3179 
	#SCB_AIRCR_PRIGROUP1
 ((
ut32_t
)0x00000100

	)

3180 
	#SCB_AIRCR_PRIGROUP2
 ((
ut32_t
)0x00000200

	)

3181 
	#SCB_AIRCR_PRIGROUP3
 ((
ut32_t
)0x00000300

	)

3182 
	#SCB_AIRCR_PRIGROUP4
 ((
ut32_t
)0x00000400

	)

3183 
	#SCB_AIRCR_PRIGROUP5
 ((
ut32_t
)0x00000500

	)

3184 
	#SCB_AIRCR_PRIGROUP6
 ((
ut32_t
)0x00000600

	)

3185 
	#SCB_AIRCR_PRIGROUP7
 ((
ut32_t
)0x00000700

	)

3187 
	#SCB_AIRCR_ENDIANESS
 ((
ut32_t
)0x00008000

	)

3188 
	#SCB_AIRCR_VECTKEY
 ((
ut32_t
)0xFFFF0000

	)

3191 
	#SCB_SCR_SLEEPONEXIT
 ((
ut8_t
)0x02

	)

3192 
	#SCB_SCR_SLEEPDEEP
 ((
ut8_t
)0x04

	)

3193 
	#SCB_SCR_SEVONPEND
 ((
ut8_t
)0x10

	)

3196 
	#SCB_CCR_NONBASETHRDENA
 ((
ut16_t
)0x0001

	)

3197 
	#SCB_CCR_USERSETMPEND
 ((
ut16_t
)0x0002

	)

3198 
	#SCB_CCR_UNALIGN_TRP
 ((
ut16_t
)0x0008

	)

3199 
	#SCB_CCR_DIV_0_TRP
 ((
ut16_t
)0x0010

	)

3200 
	#SCB_CCR_BFHFNMIGN
 ((
ut16_t
)0x0100

	)

3201 
	#SCB_CCR_STKALIGN
 ((
ut16_t
)0x0200

	)

3204 
	#SCB_SHPR_PRI_N
 ((
ut32_t
)0x000000FF

	)

3205 
	#SCB_SHPR_PRI_N1
 ((
ut32_t
)0x0000FF00

	)

3206 
	#SCB_SHPR_PRI_N2
 ((
ut32_t
)0x00FF0000

	)

3207 
	#SCB_SHPR_PRI_N3
 ((
ut32_t
)0xFF000000

	)

3210 
	#SCB_SHCSR_MEMFAULTACT
 ((
ut32_t
)0x00000001

	)

3211 
	#SCB_SHCSR_BUSFAULTACT
 ((
ut32_t
)0x00000002

	)

3212 
	#SCB_SHCSR_USGFAULTACT
 ((
ut32_t
)0x00000008

	)

3213 
	#SCB_SHCSR_SVCALLACT
 ((
ut32_t
)0x00000080

	)

3214 
	#SCB_SHCSR_MONITORACT
 ((
ut32_t
)0x00000100

	)

3215 
	#SCB_SHCSR_PENDSVACT
 ((
ut32_t
)0x00000400

	)

3216 
	#SCB_SHCSR_SYSTICKACT
 ((
ut32_t
)0x00000800

	)

3217 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ut32_t
)0x00001000

	)

3218 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ut32_t
)0x00002000

	)

3219 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ut32_t
)0x00004000

	)

3220 
	#SCB_SHCSR_SVCALLPENDED
 ((
ut32_t
)0x00008000

	)

3221 
	#SCB_SHCSR_MEMFAULTENA
 ((
ut32_t
)0x00010000

	)

3222 
	#SCB_SHCSR_BUSFAULTENA
 ((
ut32_t
)0x00020000

	)

3223 
	#SCB_SHCSR_USGFAULTENA
 ((
ut32_t
)0x00040000

	)

3227 
	#SCB_CFSR_IACCVIOL
 ((
ut32_t
)0x00000001

	)

3228 
	#SCB_CFSR_DACCVIOL
 ((
ut32_t
)0x00000002

	)

3229 
	#SCB_CFSR_MUNSTKERR
 ((
ut32_t
)0x00000008

	)

3230 
	#SCB_CFSR_MSTKERR
 ((
ut32_t
)0x00000010

	)

3231 
	#SCB_CFSR_MMARVALID
 ((
ut32_t
)0x00000080

	)

3233 
	#SCB_CFSR_IBUSERR
 ((
ut32_t
)0x00000100

	)

3234 
	#SCB_CFSR_PRECISERR
 ((
ut32_t
)0x00000200

	)

3235 
	#SCB_CFSR_IMPRECISERR
 ((
ut32_t
)0x00000400

	)

3236 
	#SCB_CFSR_UNSTKERR
 ((
ut32_t
)0x00000800

	)

3237 
	#SCB_CFSR_STKERR
 ((
ut32_t
)0x00001000

	)

3238 
	#SCB_CFSR_BFARVALID
 ((
ut32_t
)0x00008000

	)

3240 
	#SCB_CFSR_UNDEFINSTR
 ((
ut32_t
)0x00010000

	)

3241 
	#SCB_CFSR_INVSTATE
 ((
ut32_t
)0x00020000

	)

3242 
	#SCB_CFSR_INVPC
 ((
ut32_t
)0x00040000

	)

3243 
	#SCB_CFSR_NOCP
 ((
ut32_t
)0x00080000

	)

3244 
	#SCB_CFSR_UNALIGNED
 ((
ut32_t
)0x01000000

	)

3245 
	#SCB_CFSR_DIVBYZERO
 ((
ut32_t
)0x02000000

	)

3248 
	#SCB_HFSR_VECTTBL
 ((
ut32_t
)0x00000002

	)

3249 
	#SCB_HFSR_FORCED
 ((
ut32_t
)0x40000000

	)

3250 
	#SCB_HFSR_DEBUGEVT
 ((
ut32_t
)0x80000000

	)

3253 
	#SCB_DFSR_HALTED
 ((
ut8_t
)0x01

	)

3254 
	#SCB_DFSR_BKPT
 ((
ut8_t
)0x02

	)

3255 
	#SCB_DFSR_DWTTRAP
 ((
ut8_t
)0x04

	)

3256 
	#SCB_DFSR_VCATCH
 ((
ut8_t
)0x08

	)

3257 
	#SCB_DFSR_EXTERNAL
 ((
ut8_t
)0x10

	)

3260 
	#SCB_MMFAR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

3263 
	#SCB_BFAR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

3266 
	#SCB_AFSR_IMPDEF
 ((
ut32_t
)0xFFFFFFFF

	)

3275 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3276 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3277 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3278 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3279 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3280 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3281 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3282 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3283 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3284 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3285 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3286 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3287 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3288 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3289 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3290 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3291 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3292 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3293 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3294 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3297 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3298 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3299 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3300 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3301 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3302 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3303 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3304 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3305 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3306 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3307 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3308 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3309 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3310 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3311 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3312 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3313 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3314 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3315 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3316 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3319 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3320 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3321 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3322 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3323 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3324 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3325 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3326 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3327 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3328 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3329 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3330 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3331 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3332 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3333 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3334 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3335 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3336 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3337 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3338 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3341 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3342 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3343 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3344 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3345 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3346 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3347 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3348 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3349 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3350 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3351 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3352 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3353 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3354 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3355 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3356 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3357 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3358 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3359 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3360 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3363 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3364 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3365 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3366 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3367 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3368 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3369 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3370 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3371 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3372 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3373 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3374 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3375 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3376 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3377 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3378 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3379 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3380 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3381 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3382 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3385 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3386 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3387 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3388 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3389 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3390 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3391 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3392 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3393 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3394 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3395 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3396 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3397 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3398 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3399 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3400 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3401 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3402 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3403 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3404 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3413 
	#DMA_ISR_GIF1
 ((
ut32_t
)0x00000001

	)

3414 
	#DMA_ISR_TCIF1
 ((
ut32_t
)0x00000002

	)

3415 
	#DMA_ISR_HTIF1
 ((
ut32_t
)0x00000004

	)

3416 
	#DMA_ISR_TEIF1
 ((
ut32_t
)0x00000008

	)

3417 
	#DMA_ISR_GIF2
 ((
ut32_t
)0x00000010

	)

3418 
	#DMA_ISR_TCIF2
 ((
ut32_t
)0x00000020

	)

3419 
	#DMA_ISR_HTIF2
 ((
ut32_t
)0x00000040

	)

3420 
	#DMA_ISR_TEIF2
 ((
ut32_t
)0x00000080

	)

3421 
	#DMA_ISR_GIF3
 ((
ut32_t
)0x00000100

	)

3422 
	#DMA_ISR_TCIF3
 ((
ut32_t
)0x00000200

	)

3423 
	#DMA_ISR_HTIF3
 ((
ut32_t
)0x00000400

	)

3424 
	#DMA_ISR_TEIF3
 ((
ut32_t
)0x00000800

	)

3425 
	#DMA_ISR_GIF4
 ((
ut32_t
)0x00001000

	)

3426 
	#DMA_ISR_TCIF4
 ((
ut32_t
)0x00002000

	)

3427 
	#DMA_ISR_HTIF4
 ((
ut32_t
)0x00004000

	)

3428 
	#DMA_ISR_TEIF4
 ((
ut32_t
)0x00008000

	)

3429 
	#DMA_ISR_GIF5
 ((
ut32_t
)0x00010000

	)

3430 
	#DMA_ISR_TCIF5
 ((
ut32_t
)0x00020000

	)

3431 
	#DMA_ISR_HTIF5
 ((
ut32_t
)0x00040000

	)

3432 
	#DMA_ISR_TEIF5
 ((
ut32_t
)0x00080000

	)

3433 
	#DMA_ISR_GIF6
 ((
ut32_t
)0x00100000

	)

3434 
	#DMA_ISR_TCIF6
 ((
ut32_t
)0x00200000

	)

3435 
	#DMA_ISR_HTIF6
 ((
ut32_t
)0x00400000

	)

3436 
	#DMA_ISR_TEIF6
 ((
ut32_t
)0x00800000

	)

3437 
	#DMA_ISR_GIF7
 ((
ut32_t
)0x01000000

	)

3438 
	#DMA_ISR_TCIF7
 ((
ut32_t
)0x02000000

	)

3439 
	#DMA_ISR_HTIF7
 ((
ut32_t
)0x04000000

	)

3440 
	#DMA_ISR_TEIF7
 ((
ut32_t
)0x08000000

	)

3443 
	#DMA_IFCR_CGIF1
 ((
ut32_t
)0x00000001

	)

3444 
	#DMA_IFCR_CTCIF1
 ((
ut32_t
)0x00000002

	)

3445 
	#DMA_IFCR_CHTIF1
 ((
ut32_t
)0x00000004

	)

3446 
	#DMA_IFCR_CTEIF1
 ((
ut32_t
)0x00000008

	)

3447 
	#DMA_IFCR_CGIF2
 ((
ut32_t
)0x00000010

	)

3448 
	#DMA_IFCR_CTCIF2
 ((
ut32_t
)0x00000020

	)

3449 
	#DMA_IFCR_CHTIF2
 ((
ut32_t
)0x00000040

	)

3450 
	#DMA_IFCR_CTEIF2
 ((
ut32_t
)0x00000080

	)

3451 
	#DMA_IFCR_CGIF3
 ((
ut32_t
)0x00000100

	)

3452 
	#DMA_IFCR_CTCIF3
 ((
ut32_t
)0x00000200

	)

3453 
	#DMA_IFCR_CHTIF3
 ((
ut32_t
)0x00000400

	)

3454 
	#DMA_IFCR_CTEIF3
 ((
ut32_t
)0x00000800

	)

3455 
	#DMA_IFCR_CGIF4
 ((
ut32_t
)0x00001000

	)

3456 
	#DMA_IFCR_CTCIF4
 ((
ut32_t
)0x00002000

	)

3457 
	#DMA_IFCR_CHTIF4
 ((
ut32_t
)0x00004000

	)

3458 
	#DMA_IFCR_CTEIF4
 ((
ut32_t
)0x00008000

	)

3459 
	#DMA_IFCR_CGIF5
 ((
ut32_t
)0x00010000

	)

3460 
	#DMA_IFCR_CTCIF5
 ((
ut32_t
)0x00020000

	)

3461 
	#DMA_IFCR_CHTIF5
 ((
ut32_t
)0x00040000

	)

3462 
	#DMA_IFCR_CTEIF5
 ((
ut32_t
)0x00080000

	)

3463 
	#DMA_IFCR_CGIF6
 ((
ut32_t
)0x00100000

	)

3464 
	#DMA_IFCR_CTCIF6
 ((
ut32_t
)0x00200000

	)

3465 
	#DMA_IFCR_CHTIF6
 ((
ut32_t
)0x00400000

	)

3466 
	#DMA_IFCR_CTEIF6
 ((
ut32_t
)0x00800000

	)

3467 
	#DMA_IFCR_CGIF7
 ((
ut32_t
)0x01000000

	)

3468 
	#DMA_IFCR_CTCIF7
 ((
ut32_t
)0x02000000

	)

3469 
	#DMA_IFCR_CHTIF7
 ((
ut32_t
)0x04000000

	)

3470 
	#DMA_IFCR_CTEIF7
 ((
ut32_t
)0x08000000

	)

3473 
	#DMA_CCR1_EN
 ((
ut16_t
)0x0001

	)

3474 
	#DMA_CCR1_TCIE
 ((
ut16_t
)0x0002

	)

3475 
	#DMA_CCR1_HTIE
 ((
ut16_t
)0x0004

	)

3476 
	#DMA_CCR1_TEIE
 ((
ut16_t
)0x0008

	)

3477 
	#DMA_CCR1_DIR
 ((
ut16_t
)0x0010

	)

3478 
	#DMA_CCR1_CIRC
 ((
ut16_t
)0x0020

	)

3479 
	#DMA_CCR1_PINC
 ((
ut16_t
)0x0040

	)

3480 
	#DMA_CCR1_MINC
 ((
ut16_t
)0x0080

	)

3482 
	#DMA_CCR1_PSIZE
 ((
ut16_t
)0x0300

	)

3483 
	#DMA_CCR1_PSIZE_0
 ((
ut16_t
)0x0100

	)

3484 
	#DMA_CCR1_PSIZE_1
 ((
ut16_t
)0x0200

	)

3486 
	#DMA_CCR1_MSIZE
 ((
ut16_t
)0x0C00

	)

3487 
	#DMA_CCR1_MSIZE_0
 ((
ut16_t
)0x0400

	)

3488 
	#DMA_CCR1_MSIZE_1
 ((
ut16_t
)0x0800

	)

3490 
	#DMA_CCR1_PL
 ((
ut16_t
)0x3000

	)

3491 
	#DMA_CCR1_PL_0
 ((
ut16_t
)0x1000

	)

3492 
	#DMA_CCR1_PL_1
 ((
ut16_t
)0x2000

	)

3494 
	#DMA_CCR1_MEM2MEM
 ((
ut16_t
)0x4000

	)

3497 
	#DMA_CCR2_EN
 ((
ut16_t
)0x0001

	)

3498 
	#DMA_CCR2_TCIE
 ((
ut16_t
)0x0002

	)

3499 
	#DMA_CCR2_HTIE
 ((
ut16_t
)0x0004

	)

3500 
	#DMA_CCR2_TEIE
 ((
ut16_t
)0x0008

	)

3501 
	#DMA_CCR2_DIR
 ((
ut16_t
)0x0010

	)

3502 
	#DMA_CCR2_CIRC
 ((
ut16_t
)0x0020

	)

3503 
	#DMA_CCR2_PINC
 ((
ut16_t
)0x0040

	)

3504 
	#DMA_CCR2_MINC
 ((
ut16_t
)0x0080

	)

3506 
	#DMA_CCR2_PSIZE
 ((
ut16_t
)0x0300

	)

3507 
	#DMA_CCR2_PSIZE_0
 ((
ut16_t
)0x0100

	)

3508 
	#DMA_CCR2_PSIZE_1
 ((
ut16_t
)0x0200

	)

3510 
	#DMA_CCR2_MSIZE
 ((
ut16_t
)0x0C00

	)

3511 
	#DMA_CCR2_MSIZE_0
 ((
ut16_t
)0x0400

	)

3512 
	#DMA_CCR2_MSIZE_1
 ((
ut16_t
)0x0800

	)

3514 
	#DMA_CCR2_PL
 ((
ut16_t
)0x3000

	)

3515 
	#DMA_CCR2_PL_0
 ((
ut16_t
)0x1000

	)

3516 
	#DMA_CCR2_PL_1
 ((
ut16_t
)0x2000

	)

3518 
	#DMA_CCR2_MEM2MEM
 ((
ut16_t
)0x4000

	)

3521 
	#DMA_CCR3_EN
 ((
ut16_t
)0x0001

	)

3522 
	#DMA_CCR3_TCIE
 ((
ut16_t
)0x0002

	)

3523 
	#DMA_CCR3_HTIE
 ((
ut16_t
)0x0004

	)

3524 
	#DMA_CCR3_TEIE
 ((
ut16_t
)0x0008

	)

3525 
	#DMA_CCR3_DIR
 ((
ut16_t
)0x0010

	)

3526 
	#DMA_CCR3_CIRC
 ((
ut16_t
)0x0020

	)

3527 
	#DMA_CCR3_PINC
 ((
ut16_t
)0x0040

	)

3528 
	#DMA_CCR3_MINC
 ((
ut16_t
)0x0080

	)

3530 
	#DMA_CCR3_PSIZE
 ((
ut16_t
)0x0300

	)

3531 
	#DMA_CCR3_PSIZE_0
 ((
ut16_t
)0x0100

	)

3532 
	#DMA_CCR3_PSIZE_1
 ((
ut16_t
)0x0200

	)

3534 
	#DMA_CCR3_MSIZE
 ((
ut16_t
)0x0C00

	)

3535 
	#DMA_CCR3_MSIZE_0
 ((
ut16_t
)0x0400

	)

3536 
	#DMA_CCR3_MSIZE_1
 ((
ut16_t
)0x0800

	)

3538 
	#DMA_CCR3_PL
 ((
ut16_t
)0x3000

	)

3539 
	#DMA_CCR3_PL_0
 ((
ut16_t
)0x1000

	)

3540 
	#DMA_CCR3_PL_1
 ((
ut16_t
)0x2000

	)

3542 
	#DMA_CCR3_MEM2MEM
 ((
ut16_t
)0x4000

	)

3545 
	#DMA_CCR4_EN
 ((
ut16_t
)0x0001

	)

3546 
	#DMA_CCR4_TCIE
 ((
ut16_t
)0x0002

	)

3547 
	#DMA_CCR4_HTIE
 ((
ut16_t
)0x0004

	)

3548 
	#DMA_CCR4_TEIE
 ((
ut16_t
)0x0008

	)

3549 
	#DMA_CCR4_DIR
 ((
ut16_t
)0x0010

	)

3550 
	#DMA_CCR4_CIRC
 ((
ut16_t
)0x0020

	)

3551 
	#DMA_CCR4_PINC
 ((
ut16_t
)0x0040

	)

3552 
	#DMA_CCR4_MINC
 ((
ut16_t
)0x0080

	)

3554 
	#DMA_CCR4_PSIZE
 ((
ut16_t
)0x0300

	)

3555 
	#DMA_CCR4_PSIZE_0
 ((
ut16_t
)0x0100

	)

3556 
	#DMA_CCR4_PSIZE_1
 ((
ut16_t
)0x0200

	)

3558 
	#DMA_CCR4_MSIZE
 ((
ut16_t
)0x0C00

	)

3559 
	#DMA_CCR4_MSIZE_0
 ((
ut16_t
)0x0400

	)

3560 
	#DMA_CCR4_MSIZE_1
 ((
ut16_t
)0x0800

	)

3562 
	#DMA_CCR4_PL
 ((
ut16_t
)0x3000

	)

3563 
	#DMA_CCR4_PL_0
 ((
ut16_t
)0x1000

	)

3564 
	#DMA_CCR4_PL_1
 ((
ut16_t
)0x2000

	)

3566 
	#DMA_CCR4_MEM2MEM
 ((
ut16_t
)0x4000

	)

3569 
	#DMA_CCR5_EN
 ((
ut16_t
)0x0001

	)

3570 
	#DMA_CCR5_TCIE
 ((
ut16_t
)0x0002

	)

3571 
	#DMA_CCR5_HTIE
 ((
ut16_t
)0x0004

	)

3572 
	#DMA_CCR5_TEIE
 ((
ut16_t
)0x0008

	)

3573 
	#DMA_CCR5_DIR
 ((
ut16_t
)0x0010

	)

3574 
	#DMA_CCR5_CIRC
 ((
ut16_t
)0x0020

	)

3575 
	#DMA_CCR5_PINC
 ((
ut16_t
)0x0040

	)

3576 
	#DMA_CCR5_MINC
 ((
ut16_t
)0x0080

	)

3578 
	#DMA_CCR5_PSIZE
 ((
ut16_t
)0x0300

	)

3579 
	#DMA_CCR5_PSIZE_0
 ((
ut16_t
)0x0100

	)

3580 
	#DMA_CCR5_PSIZE_1
 ((
ut16_t
)0x0200

	)

3582 
	#DMA_CCR5_MSIZE
 ((
ut16_t
)0x0C00

	)

3583 
	#DMA_CCR5_MSIZE_0
 ((
ut16_t
)0x0400

	)

3584 
	#DMA_CCR5_MSIZE_1
 ((
ut16_t
)0x0800

	)

3586 
	#DMA_CCR5_PL
 ((
ut16_t
)0x3000

	)

3587 
	#DMA_CCR5_PL_0
 ((
ut16_t
)0x1000

	)

3588 
	#DMA_CCR5_PL_1
 ((
ut16_t
)0x2000

	)

3590 
	#DMA_CCR5_MEM2MEM
 ((
ut16_t
)0x4000

	)

3593 
	#DMA_CCR6_EN
 ((
ut16_t
)0x0001

	)

3594 
	#DMA_CCR6_TCIE
 ((
ut16_t
)0x0002

	)

3595 
	#DMA_CCR6_HTIE
 ((
ut16_t
)0x0004

	)

3596 
	#DMA_CCR6_TEIE
 ((
ut16_t
)0x0008

	)

3597 
	#DMA_CCR6_DIR
 ((
ut16_t
)0x0010

	)

3598 
	#DMA_CCR6_CIRC
 ((
ut16_t
)0x0020

	)

3599 
	#DMA_CCR6_PINC
 ((
ut16_t
)0x0040

	)

3600 
	#DMA_CCR6_MINC
 ((
ut16_t
)0x0080

	)

3602 
	#DMA_CCR6_PSIZE
 ((
ut16_t
)0x0300

	)

3603 
	#DMA_CCR6_PSIZE_0
 ((
ut16_t
)0x0100

	)

3604 
	#DMA_CCR6_PSIZE_1
 ((
ut16_t
)0x0200

	)

3606 
	#DMA_CCR6_MSIZE
 ((
ut16_t
)0x0C00

	)

3607 
	#DMA_CCR6_MSIZE_0
 ((
ut16_t
)0x0400

	)

3608 
	#DMA_CCR6_MSIZE_1
 ((
ut16_t
)0x0800

	)

3610 
	#DMA_CCR6_PL
 ((
ut16_t
)0x3000

	)

3611 
	#DMA_CCR6_PL_0
 ((
ut16_t
)0x1000

	)

3612 
	#DMA_CCR6_PL_1
 ((
ut16_t
)0x2000

	)

3614 
	#DMA_CCR6_MEM2MEM
 ((
ut16_t
)0x4000

	)

3617 
	#DMA_CCR7_EN
 ((
ut16_t
)0x0001

	)

3618 
	#DMA_CCR7_TCIE
 ((
ut16_t
)0x0002

	)

3619 
	#DMA_CCR7_HTIE
 ((
ut16_t
)0x0004

	)

3620 
	#DMA_CCR7_TEIE
 ((
ut16_t
)0x0008

	)

3621 
	#DMA_CCR7_DIR
 ((
ut16_t
)0x0010

	)

3622 
	#DMA_CCR7_CIRC
 ((
ut16_t
)0x0020

	)

3623 
	#DMA_CCR7_PINC
 ((
ut16_t
)0x0040

	)

3624 
	#DMA_CCR7_MINC
 ((
ut16_t
)0x0080

	)

3626 
	#DMA_CCR7_PSIZE
 , ((
ut16_t
)0x0300

	)

3627 
	#DMA_CCR7_PSIZE_0
 ((
ut16_t
)0x0100

	)

3628 
	#DMA_CCR7_PSIZE_1
 ((
ut16_t
)0x0200

	)

3630 
	#DMA_CCR7_MSIZE
 ((
ut16_t
)0x0C00

	)

3631 
	#DMA_CCR7_MSIZE_0
 ((
ut16_t
)0x0400

	)

3632 
	#DMA_CCR7_MSIZE_1
 ((
ut16_t
)0x0800

	)

3634 
	#DMA_CCR7_PL
 ((
ut16_t
)0x3000

	)

3635 
	#DMA_CCR7_PL_0
 ((
ut16_t
)0x1000

	)

3636 
	#DMA_CCR7_PL_1
 ((
ut16_t
)0x2000

	)

3638 
	#DMA_CCR7_MEM2MEM
 ((
ut16_t
)0x4000

	)

3641 
	#DMA_CNDTR1_NDT
 ((
ut16_t
)0xFFFF

	)

3644 
	#DMA_CNDTR2_NDT
 ((
ut16_t
)0xFFFF

	)

3647 
	#DMA_CNDTR3_NDT
 ((
ut16_t
)0xFFFF

	)

3650 
	#DMA_CNDTR4_NDT
 ((
ut16_t
)0xFFFF

	)

3653 
	#DMA_CNDTR5_NDT
 ((
ut16_t
)0xFFFF

	)

3656 
	#DMA_CNDTR6_NDT
 ((
ut16_t
)0xFFFF

	)

3659 
	#DMA_CNDTR7_NDT
 ((
ut16_t
)0xFFFF

	)

3662 
	#DMA_CPAR1_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3665 
	#DMA_CPAR2_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3668 
	#DMA_CPAR3_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3672 
	#DMA_CPAR4_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3675 
	#DMA_CPAR5_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3678 
	#DMA_CPAR6_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3682 
	#DMA_CPAR7_PA
 ((
ut32_t
)0xFFFFFFFF

	)

3685 
	#DMA_CMAR1_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3688 
	#DMA_CMAR2_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3691 
	#DMA_CMAR3_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3695 
	#DMA_CMAR4_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3698 
	#DMA_CMAR5_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3701 
	#DMA_CMAR6_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3704 
	#DMA_CMAR7_MA
 ((
ut32_t
)0xFFFFFFFF

	)

3713 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

3714 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

3715 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

3716 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

3717 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

3720 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

3721 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

3722 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

3723 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

3724 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

3725 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

3727 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

3728 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

3729 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

3730 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

3731 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

3732 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

3733 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

3734 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

3736 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

3737 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

3738 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

3739 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

3741 
	#ADC_CR1_DUALMOD
 ((
ut32_t
)0x000F0000

	)

3742 
	#ADC_CR1_DUALMOD_0
 ((
ut32_t
)0x00010000

	)

3743 
	#ADC_CR1_DUALMOD_1
 ((
ut32_t
)0x00020000

	)

3744 
	#ADC_CR1_DUALMOD_2
 ((
ut32_t
)0x00040000

	)

3745 
	#ADC_CR1_DUALMOD_3
 ((
ut32_t
)0x00080000

	)

3747 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

3748 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

3752 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

3753 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

3754 
	#ADC_CR2_CAL
 ((
ut32_t
)0x00000004

	)

3755 
	#ADC_CR2_RSTCAL
 ((
ut32_t
)0x00000008

	)

3756 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

3757 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

3759 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x00007000

	)

3760 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00001000

	)

3761 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00002000

	)

3762 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00004000

	)

3764 
	#ADC_CR2_JEXTTRIG
 ((
ut32_t
)0x00008000

	)

3766 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x000E0000

	)

3767 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x00020000

	)

3768 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x00040000

	)

3769 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x00080000

	)

3771 
	#ADC_CR2_EXTTRIG
 ((
ut32_t
)0x00100000

	)

3772 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00200000

	)

3773 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x00400000

	)

3774 
	#ADC_CR2_TSVREFE
 ((
ut32_t
)0x00800000

	)

3777 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

3778 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

3779 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

3780 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

3782 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

3783 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

3784 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

3785 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

3787 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

3788 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

3789 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

3790 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

3792 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

3793 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

3794 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

3795 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

3797 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

3798 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

3799 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

3800 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

3802 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

3803 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

3804 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

3805 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

3807 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

3808 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

3809 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

3810 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

3812 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

3813 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

3814 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

3815 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

3818 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

3819 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

3820 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

3821 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

3823 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

3824 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

3825 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

3826 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

3828 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

3829 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

3830 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

3831 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

3833 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

3834 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

3835 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

3836 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

3838 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

3839 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

3840 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

3841 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

3843 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

3844 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

3845 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

3846 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

3848 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

3849 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

3850 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

3851 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

3853 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

3854 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

3855 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

3856 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

3858 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

3859 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

3860 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

3861 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

3863 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

3864 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

3865 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

3866 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

3869 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

3872 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

3875 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

3878 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

3881 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

3884 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

3887 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

3888 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

3889 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

3890 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

3891 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

3892 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

3894 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

3895 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

3896 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

3897 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

3898 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

3899 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

3901 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

3902 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

3903 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

3904 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

3905 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

3906 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

3908 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

3909 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

3910 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

3911 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

3912 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

3913 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

3915 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

3916 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

3917 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

3918 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

3919 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

3922 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

3923 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

3924 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

3925 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

3926 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

3927 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

3929 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

3930 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

3931 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

3932 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

3933 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

3934 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

3936 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

3937 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

3938 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

3939 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

3940 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

3941 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

3943 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

3944 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

3945 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

3946 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

3947 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

3948 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

3950 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

3951 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

3952 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

3953 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

3954 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

3955 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

3957 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

3958 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

3959 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

3960 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

3961 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

3962 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

3965 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

3966 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

3967 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

3968 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

3969 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

3970 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

3972 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

3973 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

3974 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

3975 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

3976 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

3977 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

3979 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

3980 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

3981 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

3982 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

3983 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

3984 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

3986 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

3987 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

3988 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

3989 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

3990 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

3991 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

3993 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

3994 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

3995 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

3996 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

3997 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

3998 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

4000 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

4001 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

4002 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

4003 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

4004 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

4005 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

4008 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

4009 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

4010 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

4011 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

4012 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

4013 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

4015 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

4016 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

4017 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

4018 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

4019 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

4020 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

4022 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

4023 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

4024 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

4025 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

4026 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

4027 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

4029 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

4030 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

4031 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

4032 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

4033 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

4034 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

4036 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

4037 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

4038 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

4041 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

4044 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

4047 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

4050 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

4053 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

4054 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

4063 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

4064 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

4065 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

4067 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

4068 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

4069 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

4070 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

4072 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

4073 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

4074 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

4076 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

4077 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

4078 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

4079 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

4080 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

4082 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

4083 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

4084 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

4085 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

4087 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

4088 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

4089 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

4090 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

4092 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

4093 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

4094 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

4096 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

4097 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

4098 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

4099 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

4100 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

4102 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

4104 #i
defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

4105 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

4106 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000

	)

4110 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

4111 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

4114 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

4117 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

4120 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

4123 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

4126 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

4129 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

4132 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

4133 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

4136 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

4137 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4140 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4141 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4144 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4147 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4150 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4151 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4159 
	#CEC_CFGR_PE
 ((
ut16_t
)0x0001

	)

4160 
	#CEC_CFGR_IE
 ((
ut16_t
)0x0002

	)

4161 
	#CEC_CFGR_BTEM
 ((
ut16_t
)0x0004

	)

4162 
	#CEC_CFGR_BPEM
 ((
ut16_t
)0x0008

	)

4165 
	#CEC_OAR_OA
 ((
ut16_t
)0x000F

	)

4166 
	#CEC_OAR_OA_0
 ((
ut16_t
)0x0001

	)

4167 
	#CEC_OAR_OA_1
 ((
ut16_t
)0x0002

	)

4168 
	#CEC_OAR_OA_2
 ((
ut16_t
)0x0004

	)

4169 
	#CEC_OAR_OA_3
 ((
ut16_t
)0x0008

	)

4172 
	#CEC_PRES_PRES
 ((
ut16_t
)0x3FFF

	)

4175 
	#CEC_ESR_BTE
 ((
ut16_t
)0x0001

	)

4176 
	#CEC_ESR_BPE
 ((
ut16_t
)0x0002

	)

4177 
	#CEC_ESR_RBTFE
 ((
ut16_t
)0x0004

	)

4178 
	#CEC_ESR_SBE
 ((
ut16_t
)0x0008

	)

4179 
	#CEC_ESR_ACKE
 ((
ut16_t
)0x0010

	)

4180 
	#CEC_ESR_LINE
 ((
ut16_t
)0x0020

	)

4181 
	#CEC_ESR_TBTFE
 ((
ut16_t
)0x0040

	)

4184 
	#CEC_CSR_TSOM
 ((
ut16_t
)0x0001

	)

4185 
	#CEC_CSR_TEOM
 ((
ut16_t
)0x0002

	)

4186 
	#CEC_CSR_TERR
 ((
ut16_t
)0x0004

	)

4187 
	#CEC_CSR_TBTRF
 ((
ut16_t
)0x0008

	)

4188 
	#CEC_CSR_RSOM
 ((
ut16_t
)0x0010

	)

4189 
	#CEC_CSR_REOM
 ((
ut16_t
)0x0020

	)

4190 
	#CEC_CSR_RERR
 ((
ut16_t
)0x0040

	)

4191 
	#CEC_CSR_RBTF
 ((
ut16_t
)0x0080

	)

4194 
	#CEC_TXD_TXD
 ((
ut16_t
)0x00FF

	)

4197 
	#CEC_RXD_RXD
 ((
ut16_t
)0x00FF

	)

4206 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

4207 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

4208 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

4209 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

4210 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

4212 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

4213 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

4214 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

4216 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

4218 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

4219 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

4220 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

4223 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

4224 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

4225 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

4227 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

4228 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

4229 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

4230 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

4232 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

4233 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

4234 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

4235 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

4236 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

4237 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

4238 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

4239 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

4242 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

4243 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

4244 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

4245 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

4247 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

4248 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

4249 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

4250 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

4252 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

4254 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

4255 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

4256 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

4257 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

4258 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

4260 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

4261 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

4262 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

4264 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

4265 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

4268 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

4269 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

4270 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

4271 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

4272 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

4273 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

4274 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

4275 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

4276 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

4277 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

4278 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

4279 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

4280 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

4281 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

4282 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

4285 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

4286 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

4287 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

4288 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

4289 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

4290 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

4291 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

4292 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

4293 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

4294 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

4295 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

4296 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

4299 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

4300 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

4301 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

4302 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

4303 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

4304 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

4305 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

4306 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

4309 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

4310 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

4311 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

4313 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

4314 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

4316 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

4317 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

4318 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

4319 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

4321 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

4323 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

4324 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

4325 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

4327 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

4328 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

4330 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

4331 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

4332 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

4333 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

4335 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

4339 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

4340 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

4341 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

4343 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

4344 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

4345 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

4346 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

4347 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

4349 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

4350 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

4351 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

4353 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

4354 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

4355 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

4356 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

4357 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

4360 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

4361 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

4362 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

4364 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

4365 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

4367 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

4368 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

4369 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

4370 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

4372 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

4374 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

4375 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

4376 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

4378 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

4379 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

4381 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

4382 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

4383 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

4384 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

4386 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

4390 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

4391 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

4392 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

4394 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

4395 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

4396 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

4397 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

4398 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

4400 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

4401 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

4402 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

4404 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

4405 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

4406 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

4407 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

4408 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

4411 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

4412 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

4413 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

4414 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

4415 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

4416 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

4417 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

4418 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

4419 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

4420 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

4421 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

4422 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

4423 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

4424 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

4425 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

4428 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

4431 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

4434 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

4437 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

4440 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

4443 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

4446 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

4449 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

4452 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

4453 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

4454 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

4455 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

4456 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

4457 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

4458 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

4459 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

4460 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

4462 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

4463 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

4464 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

4466 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

4467 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

4468 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

4469 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

4470 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

4471 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

4474 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

4475 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

4476 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

4477 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

4478 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

4479 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

4481 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

4482 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

4483 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

4484 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

4485 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

4486 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

4489 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

4498 
	#RTC_CRH_SECIE
 ((
ut8_t
)0x01

	)

4499 
	#RTC_CRH_ALRIE
 ((
ut8_t
)0x02

	)

4500 
	#RTC_CRH_OWIE
 ((
ut8_t
)0x04

	)

4503 
	#RTC_CRL_SECF
 ((
ut8_t
)0x01

	)

4504 
	#RTC_CRL_ALRF
 ((
ut8_t
)0x02

	)

4505 
	#RTC_CRL_OWF
 ((
ut8_t
)0x04

	)

4506 
	#RTC_CRL_RSF
 ((
ut8_t
)0x08

	)

4507 
	#RTC_CRL_CNF
 ((
ut8_t
)0x10

	)

4508 
	#RTC_CRL_RTOFF
 ((
ut8_t
)0x20

	)

4511 
	#RTC_PRLH_PRL
 ((
ut16_t
)0x000F

	)

4514 
	#RTC_PRLL_PRL
 ((
ut16_t
)0xFFFF

	)

4517 
	#RTC_DIVH_RTC_DIV
 ((
ut16_t
)0x000F

	)

4520 
	#RTC_DIVL_RTC_DIV
 ((
ut16_t
)0xFFFF

	)

4523 
	#RTC_CNTH_RTC_CNT
 ((
ut16_t
)0xFFFF

	)

4526 
	#RTC_CNTL_RTC_CNT
 ((
ut16_t
)0xFFFF

	)

4529 
	#RTC_ALRH_RTC_ALR
 ((
ut16_t
)0xFFFF

	)

4532 
	#RTC_ALRL_RTC_ALR
 ((
ut16_t
)0xFFFF

	)

4541 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

4544 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

4545 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

4546 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

4547 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

4550 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

4553 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

4554 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

4563 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

4564 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

4565 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

4566 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

4567 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

4568 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

4569 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

4570 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

4572 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

4575 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

4576 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

4577 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

4578 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

4579 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

4580 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

4581 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

4582 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

4584 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

4585 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

4586 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

4588 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

4591 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

4600 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4601 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4603 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4604 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4605 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4607 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4608 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4609 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4611 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4612 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4613 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4614 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4615 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4616 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4617 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4618 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4619 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4620 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4623 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4624 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4626 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4627 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4628 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4630 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4631 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4632 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4634 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4635 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4636 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4637 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4638 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4639 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4640 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4641 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4642 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4643 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4646 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4647 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4649 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4650 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4651 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4653 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4654 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4655 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4657 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4658 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4659 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4660 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4661 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4662 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4663 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4664 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4665 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4666 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4669 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4670 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4672 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4673 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4674 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4676 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4677 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4678 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4680 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4681 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4682 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4683 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4684 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4685 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4686 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4687 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4688 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4689 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4692 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4693 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4694 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4695 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4696 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4698 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4699 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4700 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4701 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4702 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4704 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4705 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4706 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4707 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4708 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4709 
	#FSMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

4710 
	#FSMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

4711 
	#FSMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

4712 
	#FSMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

4714 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4715 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4716 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4717 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4718 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4720 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4721 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4722 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4723 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4724 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4726 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4727 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4728 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4729 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4730 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4732 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4733 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4734 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4737 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4738 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4739 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4740 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4741 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4743 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4744 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4745 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4746 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4747 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4749 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4750 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4751 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4752 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4753 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4754 
	#FSMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

4755 
	#FSMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

4756 
	#FSMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

4757 
	#FSMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

4759 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4760 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4761 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4762 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4763 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4765 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4766 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4767 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4768 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4769 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4771 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4772 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4773 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4774 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4775 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4777 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4778 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4779 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4782 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4783 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4784 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4785 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4786 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4788 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4789 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4790 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4791 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4792 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4794 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4795 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4796 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4797 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4798 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4799 
	#FSMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

4800 
	#FSMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

4801 
	#FSMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

4802 
	#FSMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

4804 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4805 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4806 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4807 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4808 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4810 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4811 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4812 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4813 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4814 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4816 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4817 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4818 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4819 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4820 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4822 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4823 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4824 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4827 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4828 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4829 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4830 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4831 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4833 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4834 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4835 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4836 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4837 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4839 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4840 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4841 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4842 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4843 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4844 
	#FSMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

4845 
	#FSMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

4846 
	#FSMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

4847 
	#FSMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

4849 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4850 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4851 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4852 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4853 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4855 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4856 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4857 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4858 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4859 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4861 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4862 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4863 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4864 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4865 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4867 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4868 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4869 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4872 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4873 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4874 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4875 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4876 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4878 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4879 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4880 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4881 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4882 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4884 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4885 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4886 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4887 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4888 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4889 
	#FSMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

4890 
	#FSMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

4891 
	#FSMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

4892 
	#FSMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

4894 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4895 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4896 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4897 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4898 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4900 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4901 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4902 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4903 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4904 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4906 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4907 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4908 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4911 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4912 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4913 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4914 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4915 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4917 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4918 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4919 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4920 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4921 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4923 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4924 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4925 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4926 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4927 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4928 
	#FSMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

4929 
	#FSMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

4930 
	#FSMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

4931 
	#FSMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

4933 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4934 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4935 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4936 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4937 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4939 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4940 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4941 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4942 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4943 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4945 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4946 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4947 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4950 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4951 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4952 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4953 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4954 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4956 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4957 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4958 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4959 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4960 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4962 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4963 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4964 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4965 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4966 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4967 
	#FSMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

4968 
	#FSMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

4969 
	#FSMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

4970 
	#FSMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

4972 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4973 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4974 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4975 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4976 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4978 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4979 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4980 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4981 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4982 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4984 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4985 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4986 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4989 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4990 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4991 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4992 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4993 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4995 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4996 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4997 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4998 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4999 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5001 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5002 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5003 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5004 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5005 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5006 
	#FSMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5007 
	#FSMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5008 
	#FSMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5009 
	#FSMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5011 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5012 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5013 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5014 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5015 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5017 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5018 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5019 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5020 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5021 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5023 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5024 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5025 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5028 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5029 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5030 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5032 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5033 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5034 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5036 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5038 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5039 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5040 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5041 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5042 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5044 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5045 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5046 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5047 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5048 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5050 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5051 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5052 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5053 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5056 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5057 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5058 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5060 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5061 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5062 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5064 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5066 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5067 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5068 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5069 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5070 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5072 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5073 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5074 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5075 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5076 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5078 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5079 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5080 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5081 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5084 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5085 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5086 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5088 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5089 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5090 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5092 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5094 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5095 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5096 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5097 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5098 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5100 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5101 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5102 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5103 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5104 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5106 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5107 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5108 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5109 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5112 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5113 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5114 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5115 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5116 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5117 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5118 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5121 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5122 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5123 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5124 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5125 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5126 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5127 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5130 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5131 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5132 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5133 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5134 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5135 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5136 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5139 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5140 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5141 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5142 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5143 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5144 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5145 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5146 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5147 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5149 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5150 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5151 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5152 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5153 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5154 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5155 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5156 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5157 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5159 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5160 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5161 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5162 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5163 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5164 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5165 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5166 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5167 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5169 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5170 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5171 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5172 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5173 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5174 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5175 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5176 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5177 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5180 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5181 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5182 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5183 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5184 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5185 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5186 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5187 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5188 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5190 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5191 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5192 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5193 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5194 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5195 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5196 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5197 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5198 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5200 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5201 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5202 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5203 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5204 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5205 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5206 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5207 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5208 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5210 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5211 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5212 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5213 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5214 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5215 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5216 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5217 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5218 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5221 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5222 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5223 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5224 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5225 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5226 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5227 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5228 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5229 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5231 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5232 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5233 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5234 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5235 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5236 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5237 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5238 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5239 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5241 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5242 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5243 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5244 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5245 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5246 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5247 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5248 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5249 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5251 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5252 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5253 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5254 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5255 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5256 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5257 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5258 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5259 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5262 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5263 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5264 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5265 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5266 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5267 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5268 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5269 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5270 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5272 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5273 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5274 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5275 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5276 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5277 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5278 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5279 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5280 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5282 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5283 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5284 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5285 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5286 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5287 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5288 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5289 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5290 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5292 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5293 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5294 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5295 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5296 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5297 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5298 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5299 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5300 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5303 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5304 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5305 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5306 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5307 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5308 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5309 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5310 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5311 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5313 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5314 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5315 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5316 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5317 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5318 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5319 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5320 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5321 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5323 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5324 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5325 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5326 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5327 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5328 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5329 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5330 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5331 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5333 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5334 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5335 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5336 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5337 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5338 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5339 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5340 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5341 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5344 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5345 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5346 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5347 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5348 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5349 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5350 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5351 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5352 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5354 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5355 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5356 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5357 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5358 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5359 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5360 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5361 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5362 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5364 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5365 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5366 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5367 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5368 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5369 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5370 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5371 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5372 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5374 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5375 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5376 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5377 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5378 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5379 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5380 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5381 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5382 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5385 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5386 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5387 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5388 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5389 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5390 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5391 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5392 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5393 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5395 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5396 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5397 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5398 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5399 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5400 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5401 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5402 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5403 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5405 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5406 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5407 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5408 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5409 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5410 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5411 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5412 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5413 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5415 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5416 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5417 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5418 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5419 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5420 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5421 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5422 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5423 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5426 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5429 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5438 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

5439 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

5440 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

5443 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

5444 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

5445 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

5446 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

5448 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

5449 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

5450 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

5452 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

5453 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

5456 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

5459 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

5461 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

5462 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

5463 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

5465 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

5466 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

5467 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

5468 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

5469 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

5470 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

5471 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

5474 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

5477 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

5480 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

5483 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

5486 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

5489 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

5492 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

5495 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

5498 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

5499 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

5500 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

5501 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

5503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

5504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

5505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

5506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

5507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

5509 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

5510 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

5511 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

5512 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

5515 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

5518 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

5519 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

5520 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

5521 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

5522 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

5523 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

5524 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

5525 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

5526 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

5527 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

5528 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

5529 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

5530 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

5531 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

5532 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

5533 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

5534 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

5535 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

5536 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

5537 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

5538 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

5539 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

5540 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

5541 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

5544 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

5545 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

5546 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

5547 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

5548 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

5549 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

5550 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

5551 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

5552 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

5553 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

5554 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

5555 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

5556 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

5559 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

5560 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

5561 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

5562 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

5563 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

5564 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

5565 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

5566 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

5567 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

5568 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

5569 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

5570 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

5571 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

5572 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

5573 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

5574 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

5575 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

5576 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

5577 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

5578 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

5579 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

5580 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

5581 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

5582 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

5585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

5588 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

5598 
	#USB_EP0R_EA
 ((
ut16_t
)0x000F

	)

5600 
	#USB_EP0R_STAT_TX
 ((
ut16_t
)0x0030

	)

5601 
	#USB_EP0R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5602 
	#USB_EP0R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5604 
	#USB_EP0R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5605 
	#USB_EP0R_CTR_TX
 ((
ut16_t
)0x0080

	)

5606 
	#USB_EP0R_EP_KIND
 ((
ut16_t
)0x0100

	)

5608 
	#USB_EP0R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5609 
	#USB_EP0R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5610 
	#USB_EP0R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5612 
	#USB_EP0R_SETUP
 ((
ut16_t
)0x0800

	)

5614 
	#USB_EP0R_STAT_RX
 ((
ut16_t
)0x3000

	)

5615 
	#USB_EP0R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5616 
	#USB_EP0R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5618 
	#USB_EP0R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5619 
	#USB_EP0R_CTR_RX
 ((
ut16_t
)0x8000

	)

5622 
	#USB_EP1R_EA
 ((
ut16_t
)0x000F

	)

5624 
	#USB_EP1R_STAT_TX
 ((
ut16_t
)0x0030

	)

5625 
	#USB_EP1R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5626 
	#USB_EP1R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5628 
	#USB_EP1R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5629 
	#USB_EP1R_CTR_TX
 ((
ut16_t
)0x0080

	)

5630 
	#USB_EP1R_EP_KIND
 ((
ut16_t
)0x0100

	)

5632 
	#USB_EP1R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5633 
	#USB_EP1R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5634 
	#USB_EP1R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5636 
	#USB_EP1R_SETUP
 ((
ut16_t
)0x0800

	)

5638 
	#USB_EP1R_STAT_RX
 ((
ut16_t
)0x3000

	)

5639 
	#USB_EP1R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5640 
	#USB_EP1R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5642 
	#USB_EP1R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5643 
	#USB_EP1R_CTR_RX
 ((
ut16_t
)0x8000

	)

5646 
	#USB_EP2R_EA
 ((
ut16_t
)0x000F

	)

5648 
	#USB_EP2R_STAT_TX
 ((
ut16_t
)0x0030

	)

5649 
	#USB_EP2R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5650 
	#USB_EP2R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5652 
	#USB_EP2R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5653 
	#USB_EP2R_CTR_TX
 ((
ut16_t
)0x0080

	)

5654 
	#USB_EP2R_EP_KIND
 ((
ut16_t
)0x0100

	)

5656 
	#USB_EP2R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5657 
	#USB_EP2R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5658 
	#USB_EP2R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5660 
	#USB_EP2R_SETUP
 ((
ut16_t
)0x0800

	)

5662 
	#USB_EP2R_STAT_RX
 ((
ut16_t
)0x3000

	)

5663 
	#USB_EP2R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5664 
	#USB_EP2R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5666 
	#USB_EP2R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5667 
	#USB_EP2R_CTR_RX
 ((
ut16_t
)0x8000

	)

5670 
	#USB_EP3R_EA
 ((
ut16_t
)0x000F

	)

5672 
	#USB_EP3R_STAT_TX
 ((
ut16_t
)0x0030

	)

5673 
	#USB_EP3R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5674 
	#USB_EP3R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5676 
	#USB_EP3R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5677 
	#USB_EP3R_CTR_TX
 ((
ut16_t
)0x0080

	)

5678 
	#USB_EP3R_EP_KIND
 ((
ut16_t
)0x0100

	)

5680 
	#USB_EP3R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5681 
	#USB_EP3R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5682 
	#USB_EP3R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5684 
	#USB_EP3R_SETUP
 ((
ut16_t
)0x0800

	)

5686 
	#USB_EP3R_STAT_RX
 ((
ut16_t
)0x3000

	)

5687 
	#USB_EP3R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5688 
	#USB_EP3R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5690 
	#USB_EP3R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5691 
	#USB_EP3R_CTR_RX
 ((
ut16_t
)0x8000

	)

5694 
	#USB_EP4R_EA
 ((
ut16_t
)0x000F

	)

5696 
	#USB_EP4R_STAT_TX
 ((
ut16_t
)0x0030

	)

5697 
	#USB_EP4R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5698 
	#USB_EP4R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5700 
	#USB_EP4R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5701 
	#USB_EP4R_CTR_TX
 ((
ut16_t
)0x0080

	)

5702 
	#USB_EP4R_EP_KIND
 ((
ut16_t
)0x0100

	)

5704 
	#USB_EP4R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5705 
	#USB_EP4R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5706 
	#USB_EP4R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5708 
	#USB_EP4R_SETUP
 ((
ut16_t
)0x0800

	)

5710 
	#USB_EP4R_STAT_RX
 ((
ut16_t
)0x3000

	)

5711 
	#USB_EP4R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5712 
	#USB_EP4R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5714 
	#USB_EP4R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5715 
	#USB_EP4R_CTR_RX
 ((
ut16_t
)0x8000

	)

5718 
	#USB_EP5R_EA
 ((
ut16_t
)0x000F

	)

5720 
	#USB_EP5R_STAT_TX
 ((
ut16_t
)0x0030

	)

5721 
	#USB_EP5R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5722 
	#USB_EP5R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5724 
	#USB_EP5R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5725 
	#USB_EP5R_CTR_TX
 ((
ut16_t
)0x0080

	)

5726 
	#USB_EP5R_EP_KIND
 ((
ut16_t
)0x0100

	)

5728 
	#USB_EP5R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5729 
	#USB_EP5R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5730 
	#USB_EP5R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5732 
	#USB_EP5R_SETUP
 ((
ut16_t
)0x0800

	)

5734 
	#USB_EP5R_STAT_RX
 ((
ut16_t
)0x3000

	)

5735 
	#USB_EP5R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5736 
	#USB_EP5R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5738 
	#USB_EP5R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5739 
	#USB_EP5R_CTR_RX
 ((
ut16_t
)0x8000

	)

5742 
	#USB_EP6R_EA
 ((
ut16_t
)0x000F

	)

5744 
	#USB_EP6R_STAT_TX
 ((
ut16_t
)0x0030

	)

5745 
	#USB_EP6R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5746 
	#USB_EP6R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5748 
	#USB_EP6R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5749 
	#USB_EP6R_CTR_TX
 ((
ut16_t
)0x0080

	)

5750 
	#USB_EP6R_EP_KIND
 ((
ut16_t
)0x0100

	)

5752 
	#USB_EP6R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5753 
	#USB_EP6R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5754 
	#USB_EP6R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5756 
	#USB_EP6R_SETUP
 ((
ut16_t
)0x0800

	)

5758 
	#USB_EP6R_STAT_RX
 ((
ut16_t
)0x3000

	)

5759 
	#USB_EP6R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5760 
	#USB_EP6R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5762 
	#USB_EP6R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5763 
	#USB_EP6R_CTR_RX
 ((
ut16_t
)0x8000

	)

5766 
	#USB_EP7R_EA
 ((
ut16_t
)0x000F

	)

5768 
	#USB_EP7R_STAT_TX
 ((
ut16_t
)0x0030

	)

5769 
	#USB_EP7R_STAT_TX_0
 ((
ut16_t
)0x0010

	)

5770 
	#USB_EP7R_STAT_TX_1
 ((
ut16_t
)0x0020

	)

5772 
	#USB_EP7R_DTOG_TX
 ((
ut16_t
)0x0040

	)

5773 
	#USB_EP7R_CTR_TX
 ((
ut16_t
)0x0080

	)

5774 
	#USB_EP7R_EP_KIND
 ((
ut16_t
)0x0100

	)

5776 
	#USB_EP7R_EP_TYPE
 ((
ut16_t
)0x0600

	)

5777 
	#USB_EP7R_EP_TYPE_0
 ((
ut16_t
)0x0200

	)

5778 
	#USB_EP7R_EP_TYPE_1
 ((
ut16_t
)0x0400

	)

5780 
	#USB_EP7R_SETUP
 ((
ut16_t
)0x0800

	)

5782 
	#USB_EP7R_STAT_RX
 ((
ut16_t
)0x3000

	)

5783 
	#USB_EP7R_STAT_RX_0
 ((
ut16_t
)0x1000

	)

5784 
	#USB_EP7R_STAT_RX_1
 ((
ut16_t
)0x2000

	)

5786 
	#USB_EP7R_DTOG_RX
 ((
ut16_t
)0x4000

	)

5787 
	#USB_EP7R_CTR_RX
 ((
ut16_t
)0x8000

	)

5791 
	#USB_CNTR_FRES
 ((
ut16_t
)0x0001

	)

5792 
	#USB_CNTR_PDWN
 ((
ut16_t
)0x0002

	)

5793 
	#USB_CNTR_LP_MODE
 ((
ut16_t
)0x0004

	)

5794 
	#USB_CNTR_FSUSP
 ((
ut16_t
)0x0008

	)

5795 
	#USB_CNTR_RESUME
 ((
ut16_t
)0x0010

	)

5796 
	#USB_CNTR_ESOFM
 ((
ut16_t
)0x0100

	)

5797 
	#USB_CNTR_SOFM
 ((
ut16_t
)0x0200

	)

5798 
	#USB_CNTR_RESETM
 ((
ut16_t
)0x0400

	)

5799 
	#USB_CNTR_SUSPM
 ((
ut16_t
)0x0800

	)

5800 
	#USB_CNTR_WKUPM
 ((
ut16_t
)0x1000

	)

5801 
	#USB_CNTR_ERRM
 ((
ut16_t
)0x2000

	)

5802 
	#USB_CNTR_PMAOVRM
 ((
ut16_t
)0x4000

	)

5803 
	#USB_CNTR_CTRM
 ((
ut16_t
)0x8000

	)

5806 
	#USB_ISTR_EP_ID
 ((
ut16_t
)0x000F

	)

5807 
	#USB_ISTR_DIR
 ((
ut16_t
)0x0010

	)

5808 
	#USB_ISTR_ESOF
 ((
ut16_t
)0x0100

	)

5809 
	#USB_ISTR_SOF
 ((
ut16_t
)0x0200

	)

5810 
	#USB_ISTR_RESET
 ((
ut16_t
)0x0400

	)

5811 
	#USB_ISTR_SUSP
 ((
ut16_t
)0x0800

	)

5812 
	#USB_ISTR_WKUP
 ((
ut16_t
)0x1000

	)

5813 
	#USB_ISTR_ERR
 ((
ut16_t
)0x2000

	)

5814 
	#USB_ISTR_PMAOVR
 ((
ut16_t
)0x4000

	)

5815 
	#USB_ISTR_CTR
 ((
ut16_t
)0x8000

	)

5818 
	#USB_FNR_FN
 ((
ut16_t
)0x07FF

	)

5819 
	#USB_FNR_LSOF
 ((
ut16_t
)0x1800

	)

5820 
	#USB_FNR_LCK
 ((
ut16_t
)0x2000

	)

5821 
	#USB_FNR_RXDM
 ((
ut16_t
)0x4000

	)

5822 
	#USB_FNR_RXDP
 ((
ut16_t
)0x8000

	)

5825 
	#USB_DADDR_ADD
 ((
ut8_t
)0x7F

	)

5826 
	#USB_DADDR_ADD0
 ((
ut8_t
)0x01

	)

5827 
	#USB_DADDR_ADD1
 ((
ut8_t
)0x02

	)

5828 
	#USB_DADDR_ADD2
 ((
ut8_t
)0x04

	)

5829 
	#USB_DADDR_ADD3
 ((
ut8_t
)0x08

	)

5830 
	#USB_DADDR_ADD4
 ((
ut8_t
)0x10

	)

5831 
	#USB_DADDR_ADD5
 ((
ut8_t
)0x20

	)

5832 
	#USB_DADDR_ADD6
 ((
ut8_t
)0x40

	)

5834 
	#USB_DADDR_EF
 ((
ut8_t
)0x80

	)

5837 
	#USB_BTABLE_BTABLE
 ((
ut16_t
)0xFFF8

	)

5841 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ut16_t
)0xFFFE

	)

5844 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ut16_t
)0xFFFE

	)

5847 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ut16_t
)0xFFFE

	)

5850 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ut16_t
)0xFFFE

	)

5853 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ut16_t
)0xFFFE

	)

5856 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ut16_t
)0xFFFE

	)

5859 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ut16_t
)0xFFFE

	)

5862 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ut16_t
)0xFFFE

	)

5867 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ut16_t
)0x03FF

	)

5870 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ut16_t
)0x03FF

	)

5873 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ut16_t
)0x03FF

	)

5876 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ut16_t
)0x03FF

	)

5879 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ut16_t
)0x03FF

	)

5882 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ut16_t
)0x03FF

	)

5885 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ut16_t
)0x03FF

	)

5888 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ut16_t
)0x03FF

	)

5893 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ut32_t
)0x000003FF

	)

5896 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ut32_t
)0x03FF0000

	)

5899 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ut32_t
)0x000003FF

	)

5902 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ut32_t
)0x03FF0000

	)

5905 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ut32_t
)0x000003FF

	)

5908 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ut32_t
)0x03FF0000

	)

5911 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ut16_t
)0x000003FF

	)

5914 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ut16_t
)0x03FF0000

	)

5917 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ut32_t
)0x000003FF

	)

5920 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ut32_t
)0x03FF0000

	)

5923 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ut32_t
)0x000003FF

	)

5926 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ut32_t
)0x03FF0000

	)

5929 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ut32_t
)0x000003FF

	)

5932 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ut32_t
)0x03FF0000

	)

5935 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ut32_t
)0x000003FF

	)

5938 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ut32_t
)0x03FF0000

	)

5943 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ut16_t
)0xFFFE

	)

5946 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ut16_t
)0xFFFE

	)

5949 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ut16_t
)0xFFFE

	)

5952 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ut16_t
)0xFFFE

	)

5955 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ut16_t
)0xFFFE

	)

5958 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ut16_t
)0xFFFE

	)

5961 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ut16_t
)0xFFFE

	)

5964 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ut16_t
)0xFFFE

	)

5969 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ut16_t
)0x03FF

	)

5971 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5972 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5973 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5974 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5975 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

5976 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

5978 
	#USB_COUNT0_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

5981 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ut16_t
)0x03FF

	)

5983 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5984 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5985 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5986 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5987 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

5988 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

5990 
	#USB_COUNT1_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

5993 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ut16_t
)0x03FF

	)

5995 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

5996 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

5997 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

5998 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

5999 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6000 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6002 
	#USB_COUNT2_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6005 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ut16_t
)0x03FF

	)

6007 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6008 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6009 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6010 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6011 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6012 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6014 
	#USB_COUNT3_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6017 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ut16_t
)0x03FF

	)

6019 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6020 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6021 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6022 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6023 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6024 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6026 
	#USB_COUNT4_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6029 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ut16_t
)0x03FF

	)

6031 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6032 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6033 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6034 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6035 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6036 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6038 
	#USB_COUNT5_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6041 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ut16_t
)0x03FF

	)

6043 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6044 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6045 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6046 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6047 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6048 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6050 
	#USB_COUNT6_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6053 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ut16_t
)0x03FF

	)

6055 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ut16_t
)0x7C00

	)

6056 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ut16_t
)0x0400

	)

6057 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ut16_t
)0x0800

	)

6058 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ut16_t
)0x1000

	)

6059 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ut16_t
)0x2000

	)

6060 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ut16_t
)0x4000

	)

6062 
	#USB_COUNT7_RX_BLSIZE
 ((
ut16_t
)0x8000

	)

6067 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ut32_t
)0x000003FF

	)

6069 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6070 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6071 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6072 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6073 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6074 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6076 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6079 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ut32_t
)0x03FF0000

	)

6081 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6082 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6083 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6084 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6085 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6086 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6088 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6091 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ut32_t
)0x000003FF

	)

6093 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6094 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6095 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6096 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6097 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6098 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6100 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6103 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ut32_t
)0x03FF0000

	)

6105 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6106 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6107 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6108 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6109 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6110 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6112 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6115 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ut32_t
)0x000003FF

	)

6117 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6118 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6119 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6120 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6121 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6122 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6124 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6127 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ut32_t
)0x03FF0000

	)

6129 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6130 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6131 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6132 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6133 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6134 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6136 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6139 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ut32_t
)0x000003FF

	)

6141 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6142 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6143 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6144 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6145 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6146 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6148 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6151 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ut32_t
)0x03FF0000

	)

6153 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6154 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6155 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6156 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6157 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6158 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6160 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6163 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ut32_t
)0x000003FF

	)

6165 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6166 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6167 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6168 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6169 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6170 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6172 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6175 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ut32_t
)0x03FF0000

	)

6177 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6178 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6179 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6180 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6181 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6182 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6184 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6187 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ut32_t
)0x000003FF

	)

6189 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6190 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6191 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6192 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6193 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6194 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6196 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6199 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ut32_t
)0x03FF0000

	)

6201 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6202 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6203 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6204 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6205 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6206 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6208 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6211 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ut32_t
)0x000003FF

	)

6213 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6214 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6215 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6216 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6217 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6218 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6220 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6223 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ut32_t
)0x03FF0000

	)

6225 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6226 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6227 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6228 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6229 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6230 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6232 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6235 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ut32_t
)0x000003FF

	)

6237 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ut32_t
)0x00007C00

	)

6238 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ut32_t
)0x00000400

	)

6239 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ut32_t
)0x00000800

	)

6240 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ut32_t
)0x00001000

	)

6241 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ut32_t
)0x00002000

	)

6242 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ut32_t
)0x00004000

	)

6244 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ut32_t
)0x00008000

	)

6247 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ut32_t
)0x03FF0000

	)

6249 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ut32_t
)0x7C000000

	)

6250 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ut32_t
)0x04000000

	)

6251 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ut32_t
)0x08000000

	)

6252 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ut32_t
)0x10000000

	)

6253 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ut32_t
)0x20000000

	)

6254 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ut32_t
)0x40000000

	)

6256 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ut32_t
)0x80000000

	)

6266 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

6267 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

6268 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

6269 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

6270 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

6271 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

6272 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

6273 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

6274 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

6277 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

6278 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

6279 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

6280 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

6281 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

6282 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

6283 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

6284 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

6285 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

6288 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

6289 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

6290 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

6291 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

6292 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

6293 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

6294 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

6295 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

6296 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

6297 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

6298 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

6299 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

6300 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

6301 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

6302 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

6303 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

6305 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

6306 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

6307 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

6308 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

6310 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

6311 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

6312 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

6313 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

6316 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

6317 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

6318 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

6319 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

6322 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

6323 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

6324 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

6325 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

6328 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

6329 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

6330 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

6331 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

6332 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

6333 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

6334 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

6335 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

6336 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

6337 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

6338 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

6339 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

6340 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

6341 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

6344 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

6345 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

6346 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

6348 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

6349 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

6350 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

6351 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

6353 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

6354 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

6357 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

6358 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

6359 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

6360 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

6361 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

6362 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

6366 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

6367 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

6368 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

6369 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6370 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

6373 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

6374 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

6375 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6378 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

6379 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6380 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6381 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

6384 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

6385 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6386 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6387 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

6390 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

6391 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

6392 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

6393 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6394 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

6397 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

6398 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

6399 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6402 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

6403 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6404 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6405 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

6408 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

6409 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6410 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6411 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

6414 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

6415 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

6416 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

6417 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6418 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

6421 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

6422 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

6423 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6426 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

6427 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6428 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6429 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

6432 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

6433 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6434 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6435 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

6438 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

6439 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

6440 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6441 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

6444 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

6445 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

6446 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6449 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

6450 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6451 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6452 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

6455 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

6456 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6457 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6458 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

6461 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

6462 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

6463 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

6464 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

6467 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

6468 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

6469 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

6472 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

6473 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

6474 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

6475 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

6478 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

6479 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

6480 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

6481 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

6485 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

6488 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

6489 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

6490 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

6491 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

6492 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

6493 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

6494 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

6495 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

6496 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

6497 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

6498 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

6499 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

6500 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

6501 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

6502 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

6505 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

6506 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

6507 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

6508 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

6509 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

6510 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

6511 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

6512 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

6513 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

6514 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

6515 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

6516 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

6517 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

6518 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

6519 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

6522 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

6523 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

6524 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

6525 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

6526 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

6527 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

6528 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

6529 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

6530 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

6531 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

6532 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

6533 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

6534 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

6535 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

6536 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

6539 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

6540 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

6541 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

6542 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

6543 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

6544 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

6545 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

6546 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

6547 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

6548 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

6549 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

6550 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

6551 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

6552 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

6553 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

6556 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

6557 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

6558 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

6559 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

6560 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

6561 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

6562 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

6563 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

6564 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

6565 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

6566 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

6567 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

6568 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

6569 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

6570 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

6571 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

6572 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

6573 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

6574 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

6575 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

6576 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

6577 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

6578 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

6579 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

6580 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

6581 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

6582 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

6583 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

6584 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

6585 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

6586 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

6587 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

6590 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

6591 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

6592 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

6593 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

6594 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

6595 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

6596 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

6597 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

6598 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

6599 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

6600 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

6601 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

6602 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

6603 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

6604 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

6605 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

6606 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

6607 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

6608 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

6609 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

6610 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

6611 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

6612 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

6613 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

6614 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

6615 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

6616 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

6617 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

6618 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

6619 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

6620 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

6621 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

6624 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

6625 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

6626 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

6627 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

6628 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

6629 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

6630 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

6631 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

6632 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

6633 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

6634 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

6635 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

6636 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

6637 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

6638 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

6639 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

6640 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

6641 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

6642 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

6643 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

6644 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

6645 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

6646 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

6647 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

6648 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

6649 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

6650 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

6651 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

6652 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

6653 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

6654 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

6655 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

6658 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

6659 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

6660 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

6661 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

6662 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

6663 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

6664 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

6665 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

6666 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

6667 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

6668 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

6669 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

6670 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

6671 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

6672 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

6673 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

6674 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

6675 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

6676 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

6677 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

6678 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

6679 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

6680 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

6681 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

6682 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

6683 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

6684 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

6685 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

6686 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

6687 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

6688 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

6689 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

6692 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

6693 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

6694 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

6695 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

6696 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

6697 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

6698 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

6699 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

6700 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

6701 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

6702 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

6703 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

6704 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

6705 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

6706 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

6707 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

6708 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

6709 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

6710 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

6711 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

6712 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

6713 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

6714 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

6715 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

6716 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

6717 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

6718 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

6719 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

6720 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

6721 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

6722 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

6723 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

6726 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

6727 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

6728 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

6729 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

6730 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

6731 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

6732 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

6733 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

6734 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

6735 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

6736 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

6737 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

6738 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

6739 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

6740 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

6741 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

6742 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

6743 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

6744 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

6745 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

6746 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

6747 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

6748 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

6749 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

6750 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

6751 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

6752 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

6753 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

6754 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

6755 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

6756 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

6757 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

6760 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

6761 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

6762 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

6763 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

6764 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

6765 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

6766 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

6767 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

6768 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

6769 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

6770 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

6771 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

6772 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

6773 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

6774 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

6775 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

6776 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

6777 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

6778 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

6779 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

6780 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

6781 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

6782 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

6783 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

6784 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

6785 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

6786 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

6787 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

6788 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

6789 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

6790 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

6791 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

6794 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

6795 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

6796 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

6797 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

6798 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

6799 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

6800 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

6801 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

6802 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

6803 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

6804 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

6805 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

6806 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

6807 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

6808 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

6809 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

6810 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

6811 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

6812 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

6813 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

6814 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

6815 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

6816 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

6817 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

6818 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

6819 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

6820 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

6821 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

6822 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

6823 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

6824 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

6825 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

6828 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

6829 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

6830 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

6831 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

6832 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

6833 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

6834 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

6835 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

6836 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

6837 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

6838 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

6839 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

6840 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

6841 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

6842 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

6843 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

6844 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

6845 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

6846 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

6847 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

6848 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

6849 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

6850 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

6851 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

6852 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

6853 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

6854 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

6855 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

6856 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

6857 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

6858 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

6859 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

6862 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

6863 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

6864 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

6865 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

6866 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

6867 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

6868 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

6869 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

6870 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

6871 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

6872 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

6873 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

6874 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

6875 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

6876 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

6877 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

6878 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

6879 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

6880 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

6881 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

6882 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

6883 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

6884 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

6885 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

6886 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

6887 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

6888 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

6889 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

6890 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

6891 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

6892 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

6893 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

6896 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

6897 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

6898 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

6899 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

6900 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

6901 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

6902 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

6903 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

6904 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

6905 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

6906 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

6907 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

6908 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

6909 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

6910 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

6911 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

6912 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

6913 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

6914 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

6915 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

6916 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

6917 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

6918 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

6919 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

6920 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

6921 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

6922 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

6923 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

6924 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

6925 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

6926 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

6927 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

6930 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

6931 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

6932 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

6933 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

6934 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

6935 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

6936 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

6937 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

6938 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

6939 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

6940 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

6941 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

6942 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

6943 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

6944 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

6945 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

6946 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

6947 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

6948 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

6949 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

6950 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

6951 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

6952 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

6953 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

6954 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

6955 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

6956 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

6957 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

6958 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

6959 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

6960 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

6961 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

6964 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

6965 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

6966 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

6967 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

6968 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

6969 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

6970 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

6971 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

6972 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

6973 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

6974 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

6975 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

6976 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

6977 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

6978 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

6979 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

6980 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

6981 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

6982 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

6983 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

6984 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

6985 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

6986 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

6987 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

6988 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

6989 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

6990 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

6991 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

6992 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

6993 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

6994 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

6995 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

6998 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

6999 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

7000 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

7001 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

7002 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

7003 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

7004 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

7005 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

7006 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

7007 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

7008 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

7009 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

7010 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

7011 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

7012 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

7013 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

7014 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

7015 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

7016 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

7017 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

7018 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

7019 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

7020 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

7021 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

7022 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

7023 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

7024 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

7025 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

7026 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

7027 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

7028 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

7029 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

7032 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

7033 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

7034 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

7035 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

7036 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

7037 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

7038 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

7039 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

7040 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

7041 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

7042 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

7043 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

7044 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

7045 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

7046 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

7047 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

7048 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

7049 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

7050 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

7051 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

7052 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

7053 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

7054 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

7055 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

7056 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

7057 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

7058 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

7059 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

7060 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

7061 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

7062 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

7063 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

7066 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

7067 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

7068 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

7069 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

7070 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

7071 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

7072 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

7073 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

7074 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

7075 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

7076 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

7077 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

7078 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

7079 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

7080 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

7081 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

7082 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

7083 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

7084 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

7085 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

7086 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

7087 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

7088 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

7089 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

7090 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

7091 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

7092 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

7093 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

7094 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

7095 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

7096 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

7097 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

7100 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

7101 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

7102 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

7103 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

7104 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

7105 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

7106 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

7107 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

7108 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

7109 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

7110 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

7111 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

7112 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

7113 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

7114 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

7115 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

7116 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

7117 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

7118 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

7119 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

7120 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

7121 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

7122 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

7123 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

7124 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

7125 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

7126 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

7127 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

7128 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

7129 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

7130 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

7131 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

7134 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

7135 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

7136 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

7137 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

7138 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

7139 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

7140 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

7141 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

7142 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

7143 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

7144 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

7145 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

7146 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

7147 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

7148 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

7149 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

7150 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

7151 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

7152 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

7153 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

7154 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

7155 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

7156 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

7157 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

7158 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

7159 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

7160 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

7161 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

7162 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

7163 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

7164 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

7165 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

7168 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

7169 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

7170 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

7171 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

7172 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

7173 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

7174 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

7175 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

7176 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

7177 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

7178 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

7179 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

7180 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

7181 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

7182 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

7183 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

7184 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

7185 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

7186 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

7187 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

7188 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

7189 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

7190 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

7191 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

7192 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

7193 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

7194 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

7195 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

7196 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

7197 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

7198 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

7199 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

7202 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

7203 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

7204 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

7205 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

7206 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

7207 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

7208 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

7209 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

7210 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

7211 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

7212 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

7213 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

7214 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

7215 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

7216 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

7217 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

7218 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

7219 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

7220 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

7221 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

7222 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

7223 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

7224 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

7225 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

7226 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

7227 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

7228 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

7229 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

7230 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

7231 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

7232 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

7233 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

7236 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

7237 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

7238 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

7239 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

7240 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

7241 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

7242 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

7243 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

7244 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

7245 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

7246 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

7247 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

7248 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

7249 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

7250 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

7251 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

7252 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

7253 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

7254 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

7255 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

7256 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

7257 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

7258 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

7259 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

7260 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

7261 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

7262 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

7263 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

7264 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

7265 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

7266 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

7267 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

7270 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

7271 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

7272 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

7273 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

7274 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

7275 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

7276 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

7277 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

7278 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

7279 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

7280 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

7281 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

7282 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

7283 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

7284 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

7285 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

7286 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

7287 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

7288 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

7289 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

7290 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

7291 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

7292 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

7293 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

7294 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

7295 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

7296 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

7297 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

7298 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

7299 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

7300 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

7301 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

7304 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

7305 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

7306 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

7307 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

7308 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

7309 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

7310 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

7311 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

7312 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

7313 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

7314 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

7315 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

7316 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

7317 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

7318 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

7319 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

7320 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

7321 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

7322 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

7323 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

7324 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

7325 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

7326 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

7327 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

7328 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

7329 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

7330 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

7331 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

7332 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

7333 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

7334 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

7335 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

7338 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

7339 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

7340 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

7341 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

7342 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

7343 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

7344 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

7345 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

7346 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

7347 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

7348 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

7349 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

7350 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

7351 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

7352 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

7353 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

7354 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

7355 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

7356 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

7357 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

7358 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

7359 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

7360 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

7361 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

7362 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

7363 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

7364 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

7365 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

7366 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

7367 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

7368 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

7369 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

7372 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

7373 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

7374 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

7375 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

7376 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

7377 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

7378 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

7379 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

7380 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

7381 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

7382 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

7383 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

7384 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

7385 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

7386 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

7387 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

7388 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

7389 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

7390 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

7391 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

7392 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

7393 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

7394 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

7395 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

7396 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

7397 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

7398 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

7399 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

7400 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

7401 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

7402 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

7403 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

7406 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

7407 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

7408 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

7409 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

7410 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

7411 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

7412 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

7413 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

7414 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

7415 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

7416 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

7417 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

7418 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

7419 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

7420 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

7421 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

7422 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

7423 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

7424 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

7425 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

7426 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

7427 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

7428 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

7429 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

7430 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

7431 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

7432 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

7433 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

7434 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

7435 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

7436 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

7437 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

7440 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

7441 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

7442 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

7443 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

7444 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

7445 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

7446 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

7447 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

7448 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

7449 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

7450 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

7451 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

7452 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

7453 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

7454 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

7455 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

7456 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

7457 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

7458 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

7459 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

7460 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

7461 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

7462 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

7463 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

7464 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

7465 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

7466 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

7467 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

7468 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

7469 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

7470 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

7471 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

7474 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

7475 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

7476 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

7477 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

7478 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

7479 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

7480 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

7481 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

7482 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

7483 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

7484 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

7485 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

7486 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

7487 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

7488 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

7489 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

7490 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

7491 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

7492 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

7493 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

7494 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

7495 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

7496 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

7497 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

7498 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

7499 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

7500 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

7501 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

7502 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

7503 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

7504 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

7505 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

7514 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

7515 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

7516 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

7518 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

7519 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

7520 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

7521 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

7523 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

7524 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

7525 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

7526 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

7527 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

7528 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

7529 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

7530 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

7531 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

7532 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

7535 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

7536 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

7537 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

7538 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

7539 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

7540 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

7543 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

7544 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

7545 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

7546 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

7547 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

7548 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

7549 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

7550 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

7553 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

7556 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

7559 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

7562 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

7565 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

7567 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

7568 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

7569 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

7571 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

7573 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

7574 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

7575 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

7577 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

7579 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

7580 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

7581 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

7583 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

7584 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

7587 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

7588 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

7589 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

7598 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

7599 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

7600 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

7601 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

7602 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

7603 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

7604 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

7605 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

7606 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

7607 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

7608 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

7609 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

7610 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

7611 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

7614 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

7615 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

7616 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

7617 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

7618 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

7619 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

7620 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

7622 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

7623 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

7624 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

7625 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

7626 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

7629 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

7630 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

7632 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

7633 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

7634 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

7635 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

7636 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

7637 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

7638 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

7639 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

7640 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

7641 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

7643 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

7646 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

7647 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

7650 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

7653 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

7654 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

7655 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

7656 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

7657 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

7658 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

7659 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

7660 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

7661 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

7662 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

7663 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

7664 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

7665 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

7666 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

7669 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

7670 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

7671 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

7672 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

7673 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

7674 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

7675 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

7676 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

7679 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

7680 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

7681 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

7684 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

7693 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

7694 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

7695 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

7696 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

7697 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

7698 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

7699 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

7700 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

7701 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

7702 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

7705 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

7708 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

7709 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

7712 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

7713 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

7714 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

7715 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

7716 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

7717 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

7718 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

7719 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

7720 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

7721 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

7722 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

7723 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

7724 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

7725 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

7726 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

7729 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

7730 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

7731 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

7732 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

7733 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

7734 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

7735 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

7737 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

7738 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

7739 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

7741 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

7744 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

7745 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

7746 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

7747 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

7748 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

7749 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

7750 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

7751 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

7752 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

7753 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

7754 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

7755 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

7758 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

7759 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

7760 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

7761 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

7762 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

7763 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

7764 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

7765 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

7766 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

7768 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

7777 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF

	)

7779 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000

	)

7780 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ut32_t
)0x00010000

	)

7781 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ut32_t
)0x00020000

	)

7782 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ut32_t
)0x00040000

	)

7783 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ut32_t
)0x00080000

	)

7784 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ut32_t
)0x00100000

	)

7785 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ut32_t
)0x00200000

	)

7786 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ut32_t
)0x00400000

	)

7787 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ut32_t
)0x00800000

	)

7788 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ut32_t
)0x01000000

	)

7789 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ut32_t
)0x02000000

	)

7790 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ut32_t
)0x04000000

	)

7791 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ut32_t
)0x08000000

	)

7792 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ut32_t
)0x10000000

	)

7793 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ut32_t
)0x20000000

	)

7794 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ut32_t
)0x40000000

	)

7795 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ut32_t
)0x80000000

	)

7798 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001

	)

7799 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002

	)

7800 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004

	)

7801 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020

	)

7803 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0

	)

7804 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040

	)

7805 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080

	)

7807 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ut32_t
)0x00000100

	)

7808 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ut32_t
)0x00000200

	)

7809 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ut32_t
)0x00000400

	)

7810 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ut32_t
)0x00000800

	)

7811 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ut32_t
)0x00001000

	)

7812 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ut32_t
)0x00002000

	)

7813 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ut32_t
)0x00004000

	)

7814 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00008000

	)

7815 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00010000

	)

7816 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ut32_t
)0x00020000

	)

7817 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ut32_t
)0x00040000

	)

7818 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ut32_t
)0x00080000

	)

7819 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ut32_t
)0x00100000

	)

7820 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ut32_t
)0x00200000

	)

7821 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ut32_t
)0x00400000

	)

7822 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ut32_t
)0x00800000

	)

7823 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ut32_t
)0x01000000

	)

7824 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ut32_t
)0x02000000

	)

7825 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ut32_t
)0x04000000

	)

7826 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ut32_t
)0x08000000

	)

7827 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ut32_t
)0x10000000

	)

7828 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ut32_t
)0x20000000

	)

7829 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ut32_t
)0x40000000

	)

7838 
	#FLASH_ACR_LATENCY
 ((
ut8_t
)0x03

	)

7839 
	#FLASH_ACR_LATENCY_0
 ((
ut8_t
)0x00

	)

7840 
	#FLASH_ACR_LATENCY_1
 ((
ut8_t
)0x01

	)

7841 
	#FLASH_ACR_LATENCY_2
 ((
ut8_t
)0x02

	)

7843 
	#FLASH_ACR_HLFCYA
 ((
ut8_t
)0x08

	)

7844 
	#FLASH_ACR_PRFTBE
 ((
ut8_t
)0x10

	)

7845 
	#FLASH_ACR_PRFTBS
 ((
ut8_t
)0x20

	)

7848 
	#FLASH_KEYR_FKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

7851 
	#RDP_Key
 ((
ut16_t
)0x00A5)

	)

7852 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

7853 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

7856 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ut32_t
)0xFFFFFFFF

	)

7859 
	#FLASH_SR_BSY
 ((
ut8_t
)0x01

	)

7860 
	#FLASH_SR_PGERR
 ((
ut8_t
)0x04

	)

7861 
	#FLASH_SR_WRPRTERR
 ((
ut8_t
)0x10

	)

7862 
	#FLASH_SR_EOP
 ((
ut8_t
)0x20

	)

7865 
	#FLASH_CR_PG
 ((
ut16_t
)0x0001

	)

7866 
	#FLASH_CR_PER
 ((
ut16_t
)0x0002

	)

7867 
	#FLASH_CR_MER
 ((
ut16_t
)0x0004

	)

7868 
	#FLASH_CR_OPTPG
 ((
ut16_t
)0x0010

	)

7869 
	#FLASH_CR_OPTER
 ((
ut16_t
)0x0020

	)

7870 
	#FLASH_CR_STRT
 ((
ut16_t
)0x0040

	)

7871 
	#FLASH_CR_LOCK
 ((
ut16_t
)0x0080

	)

7872 
	#FLASH_CR_OPTWRE
 ((
ut16_t
)0x0200

	)

7873 
	#FLASH_CR_ERRIE
 ((
ut16_t
)0x0400

	)

7874 
	#FLASH_CR_EOPIE
 ((
ut16_t
)0x1000

	)

7877 
	#FLASH_AR_FAR
 ((
ut32_t
)0xFFFFFFFF

	)

7880 
	#FLASH_OBR_OPTERR
 ((
ut16_t
)0x0001

	)

7881 
	#FLASH_OBR_RDPRT
 ((
ut16_t
)0x0002

	)

7883 
	#FLASH_OBR_USER
 ((
ut16_t
)0x03FC

	)

7884 
	#FLASH_OBR_WDG_SW
 ((
ut16_t
)0x0004

	)

7885 
	#FLASH_OBR_nRST_STOP
 ((
ut16_t
)0x0008

	)

7886 
	#FLASH_OBR_nRST_STDBY
 ((
ut16_t
)0x0010

	)

7887 
	#FLASH_OBR_BFB2
 ((
ut16_t
)0x0020

	)

7890 
	#FLASH_WRPR_WRP
 ((
ut32_t
)0xFFFFFFFF

	)

7895 
	#FLASH_RDP_RDP
 ((
ut32_t
)0x000000FF

	)

7896 
	#FLASH_RDP_nRDP
 ((
ut32_t
)0x0000FF00

	)

7899 
	#FLASH_USER_USER
 ((
ut32_t
)0x00FF0000

	)

7900 
	#FLASH_USER_nUSER
 ((
ut32_t
)0xFF000000

	)

7903 
	#FLASH_Da0_Da0
 ((
ut32_t
)0x000000FF

	)

7904 
	#FLASH_Da0_nDa0
 ((
ut32_t
)0x0000FF00

	)

7907 
	#FLASH_Da1_Da1
 ((
ut32_t
)0x00FF0000

	)

7908 
	#FLASH_Da1_nDa1
 ((
ut32_t
)0xFF000000

	)

7911 
	#FLASH_WRP0_WRP0
 ((
ut32_t
)0x000000FF

	)

7912 
	#FLASH_WRP0_nWRP0
 ((
ut32_t
)0x0000FF00

	)

7915 
	#FLASH_WRP1_WRP1
 ((
ut32_t
)0x00FF0000

	)

7916 
	#FLASH_WRP1_nWRP1
 ((
ut32_t
)0xFF000000

	)

7919 
	#FLASH_WRP2_WRP2
 ((
ut32_t
)0x000000FF

	)

7920 
	#FLASH_WRP2_nWRP2
 ((
ut32_t
)0x0000FF00

	)

7923 
	#FLASH_WRP3_WRP3
 ((
ut32_t
)0x00FF0000

	)

7924 
	#FLASH_WRP3_nWRP3
 ((
ut32_t
)0xFF000000

	)

7926 #ifde
STM32F10X_CL


7931 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

7932 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

7933 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

7934 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

7935 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

7936 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

7937 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

7938 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

7939 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

7940 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

7941 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

7942 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

7943 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

7944 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

7945 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

7946 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

7947 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

7948 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

7949 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

7950 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

7952 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

7953 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

7954 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

7955 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

7956 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

7957 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

7958 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

7961 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

7962 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

7963 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

7964 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

7965 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

7966 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

7967 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

7968 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

7969 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

7970 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

7971 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

7972 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

7973 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

7974 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

7977 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

7980 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

7983 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

7984 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

7985 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

7986 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

7987 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

7988 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

7989 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

7990 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

7993 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

7996 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

7997 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

7998 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

7999 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

8000 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

8001 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

8002 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

8003 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

8004 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

8005 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

8006 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

8009 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

8010 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

8013 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

8027 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

8028 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

8029 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

8030 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

8031 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

8032 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

8033 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

8036 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

8037 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

8038 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

8039 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

8040 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

8043 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

8044 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

8047 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

8050 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

8053 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

8054 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

8055 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

8056 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8057 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8058 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8059 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8060 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8061 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8062 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

8065 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

8068 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

8069 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

8070 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

8071 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8072 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8073 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8074 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8075 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8076 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8077 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

8080 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

8083 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

8084 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

8085 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

8086 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

8087 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

8088 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

8089 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

8090 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

8091 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

8092 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

8095 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

8102 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

8103 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

8104 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

8105 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

8108 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

8109 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

8110 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

8113 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

8114 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

8115 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

8118 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

8119 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

8120 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

8123 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

8124 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

8125 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

8128 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8131 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

8134 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

8137 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

8140 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

8143 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

8150 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

8151 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

8152 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

8153 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

8154 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

8155 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

8158 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

8161 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

8164 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

8165 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

8168 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

8171 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

8172 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

8175 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

8178 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

8181 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

8188 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

8189 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

8190 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

8191 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

8192 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

8193 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

8194 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

8195 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

8196 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

8197 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

8198 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

8199 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

8200 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

8201 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

8202 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

8203 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

8204 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

8205 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

8206 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

8207 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

8208 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

8209 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

8210 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

8211 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

8212 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

8213 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

8214 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

8215 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

8216 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

8217 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

8218 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

8219 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

8220 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

8221 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

8222 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

8223 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

8224 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

8225 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

8228 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

8231 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

8234 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

8237 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

8240 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

8241 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

8242 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

8243 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

8245 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

8246 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

8247 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

8248 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

8249 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

8250 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

8251 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

8252 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

8253 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

8254 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

8255 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

8256 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

8257 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

8258 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

8259 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

8260 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

8261 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

8262 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

8263 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

8264 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

8265 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

8266 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

8267 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

8268 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

8269 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

8270 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

8271 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

8272 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

8273 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

8274 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

8275 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

8276 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

8279 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

8280 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

8281 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

8282 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

8283 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

8284 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

8285 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

8286 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

8287 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

8288 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

8289 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

8290 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

8291 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

8292 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

8293 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

8294 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

8295 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

8296 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

8297 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

8298 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

8299 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

8300 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

8301 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

8302 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

8305 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

8306 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

8307 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

8308 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

8309 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

8310 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

8311 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

8312 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

8313 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

8314 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

8315 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

8316 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

8317 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

8318 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

8319 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

8322 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

8323 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

8324 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

8325 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

8328 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

8331 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

8334 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

8337 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

8348 #ifde
USE_STDPERIPH_DRIVER


8349 
	~"m32f10x_cf.h
"

8356 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

8358 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

8360 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

8362 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

8364 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

8366 
	#READ_REG
(
REG
((REG))

	)

8368 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

8374 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32F~2.H

30 #ide
__STM32F10x_CONF_H


31 
	#__STM32F10x_CONF_H


	)

35 
	~"m32f10x_adc.h
"

36 
	~"m32f10x_bkp.h
"

37 
	~"m32f10x_n.h
"

38 
	~"m32f10x_c.h
"

39 
	~"m32f10x_dac.h
"

40 
	~"m32f10x_dbgmcu.h
"

41 
	~"m32f10x_dma.h
"

42 
	~"m32f10x_exti.h
"

43 
	~"m32f10x_ash.h
"

44 
	~"m32f10x_fsmc.h
"

45 
	~"m32f10x_gpio.h
"

46 
	~"m32f10x_i2c.h
"

47 
	~"m32f10x_iwdg.h
"

48 
	~"m32f10x_pwr.h
"

49 
	~"m32f10x_rcc.h
"

50 
	~"m32f10x_c.h
"

51 
	~"m32f10x_sdio.h
"

52 
	~"m32f10x_i.h
"

53 
	~"m32f10x_tim.h
"

54 
	~"m32f10x_u.h
"

55 
	~"m32f10x_wwdg.h
"

56 
	~"misc.h
"

65 #ifde 
USE_FULL_ASSERT


76 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

78 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

80 
	#as_m
(
ex
(()0)

	)

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32_~1.H

29 #ide
__STM32_EVAL_LEGACY_H


30 
	#__STM32_EVAL_LEGACY_H


	)

32 #ifde
__lulus


41 #ifde
USE_STM3220F_EVAL


42 
	#USE_STM322xG_EVAL


	)

44 
	#STM3220F_LCD_In
 
STM322xG_LCD_In


	)

47 
	#Bu_WAKEUP
 
BUTTON_WAKEUP


	)

48 
	#Bu_TAMPER
 
BUTTON_TAMPER


	)

49 
	#Bu_KEY
 
BUTTON_KEY


	)

50 
	#Bu_RIGHT
 
BUTTON_RIGHT


	)

51 
	#Bu_LEFT
 
BUTTON_LEFT


	)

52 
	#Bu_UP
 
BUTTON_UP


	)

53 
	#Bu_DOWN
 
BUTTON_DOWN


	)

54 
	#Bu_SEL
 
BUTTON_SEL


	)

55 
	#Mode_GPIO
 
BUTTON_MODE_GPIO


	)

56 
	#Mode_EXTI
 
BUTTON_MODE_EXTI


	)

57 
	#Bu_Mode_TyDef
 
BuMode_TyDef


	)

58 
	#JOY_CENTER
 
JOY_SEL


	)

59 
	#JOY_S_TyDef
 
JOYS_TyDef


	)

62 
	#LCD_RSNWR_GPIO_CLK
 
LCD_NWR_GPIO_CLK


	)

63 
	#LCD_SPI_GPIO_PORT
 
LCD_SPI_SCK_GPIO_PORT


	)

64 
	#LCD_SPI_GPIO_CLK
 
LCD_SPI_SCK_GPIO_CLK


	)

65 
	#R0
 
LCD_REG_0


	)

66 
	#R1
 
LCD_REG_1


	)

67 
	#R2
 
LCD_REG_2


	)

68 
	#R3
 
LCD_REG_3


	)

69 
	#R4
 
LCD_REG_4


	)

70 
	#R5
 
LCD_REG_5


	)

71 
	#R6
 
LCD_REG_6


	)

72 
	#R7
 
LCD_REG_7


	)

73 
	#R8
 
LCD_REG_8


	)

74 
	#R9
 
LCD_REG_9


	)

75 
	#R10
 
LCD_REG_10


	)

76 
	#R12
 
LCD_REG_12


	)

77 
	#R13
 
LCD_REG_13


	)

78 
	#R14
 
LCD_REG_14


	)

79 
	#R15
 
LCD_REG_15


	)

80 
	#R16
 
LCD_REG_16


	)

81 
	#R17
 
LCD_REG_17


	)

82 
	#R18
 
LCD_REG_18


	)

83 
	#R19
 
LCD_REG_19


	)

84 
	#R20
 
LCD_REG_20


	)

85 
	#R21
 
LCD_REG_21


	)

86 
	#R22
 
LCD_REG_22


	)

87 
	#R23
 
LCD_REG_23


	)

88 
	#R24
 
LCD_REG_24


	)

89 
	#R25
 
LCD_REG_25


	)

90 
	#R26
 
LCD_REG_26


	)

91 
	#R27
 
LCD_REG_27


	)

92 
	#R28
 
LCD_REG_28


	)

93 
	#R29
 
LCD_REG_29


	)

94 
	#R30
 
LCD_REG_30


	)

95 
	#R31
 
LCD_REG_31


	)

96 
	#R32
 
LCD_REG_32


	)

97 
	#R33
 
LCD_REG_33


	)

98 
	#R34
 
LCD_REG_34


	)

99 
	#R36
 
LCD_REG_36


	)

100 
	#R37
 
LCD_REG_37


	)

101 
	#R40
 
LCD_REG_40


	)

102 
	#R41
 
LCD_REG_41


	)

103 
	#R43
 
LCD_REG_43


	)

104 
	#R45
 
LCD_REG_45


	)

105 
	#R48
 
LCD_REG_48


	)

106 
	#R49
 
LCD_REG_49


	)

107 
	#R50
 
LCD_REG_50


	)

108 
	#R51
 
LCD_REG_51


	)

109 
	#R52
 
LCD_REG_52


	)

110 
	#R53
 
LCD_REG_53


	)

111 
	#R54
 
LCD_REG_54


	)

112 
	#R55
 
LCD_REG_55


	)

113 
	#R56
 
LCD_REG_56


	)

114 
	#R57
 
LCD_REG_57


	)

115 
	#R59
 
LCD_REG_59


	)

116 
	#R60
 
LCD_REG_60


	)

117 
	#R61
 
LCD_REG_61


	)

118 
	#R62
 
LCD_REG_62


	)

119 
	#R63
 
LCD_REG_63


	)

120 
	#R64
 
LCD_REG_64


	)

121 
	#R65
 
LCD_REG_65


	)

122 
	#R66
 
LCD_REG_66


	)

123 
	#R67
 
LCD_REG_67


	)

124 
	#R68
 
LCD_REG_68


	)

125 
	#R69
 
LCD_REG_69


	)

126 
	#R70
 
LCD_REG_70


	)

127 
	#R71
 
LCD_REG_71


	)

128 
	#R72
 
LCD_REG_72


	)

129 
	#R73
 
LCD_REG_73


	)

130 
	#R74
 
LCD_REG_74


	)

131 
	#R75
 
LCD_REG_75


	)

132 
	#R76
 
LCD_REG_76


	)

133 
	#R77
 
LCD_REG_77


	)

134 
	#R78
 
LCD_REG_78


	)

135 
	#R79
 
LCD_REG_79


	)

136 
	#R80
 
LCD_REG_80


	)

137 
	#R81
 
LCD_REG_81


	)

138 
	#R82
 
LCD_REG_82


	)

139 
	#R83
 
LCD_REG_83


	)

140 
	#R96
 
LCD_REG_96


	)

141 
	#R97
 
LCD_REG_97


	)

142 
	#R106
 
LCD_REG_106


	)

143 
	#R118
 
LCD_REG_118


	)

144 
	#R128
 
LCD_REG_128


	)

145 
	#R129
 
LCD_REG_129


	)

146 
	#R130
 
LCD_REG_130


	)

147 
	#R131
 
LCD_REG_131


	)

148 
	#R132
 
LCD_REG_132


	)

149 
	#R133
 
LCD_REG_133


	)

150 
	#R134
 
LCD_REG_134


	)

151 
	#R135
 
LCD_REG_135


	)

152 
	#R136
 
LCD_REG_136


	)

153 
	#R137
 
LCD_REG_137


	)

154 
	#R139
 
LCD_REG_139


	)

155 
	#R140
 
LCD_REG_140


	)

156 
	#R141
 
LCD_REG_141


	)

157 
	#R143
 
LCD_REG_143


	)

158 
	#R144
 
LCD_REG_144


	)

159 
	#R145
 
LCD_REG_145


	)

160 
	#R146
 
LCD_REG_146


	)

161 
	#R147
 
LCD_REG_147


	)

162 
	#R148
 
LCD_REG_148


	)

163 
	#R149
 
LCD_REG_149


	)

164 
	#R150
 
LCD_REG_150


	)

165 
	#R151
 
LCD_REG_151


	)

166 
	#R152
 
LCD_REG_152


	)

167 
	#R153
 
LCD_REG_153


	)

168 
	#R154
 
LCD_REG_154


	)

169 
	#R157
 
LCD_REG_157


	)

170 
	#R192
 
LCD_REG_192


	)

171 
	#R193
 
LCD_REG_193


	)

172 
	#R227
 
LCD_REG_227


	)

173 
	#R229
 
LCD_REG_229


	)

174 
	#R231
 
LCD_REG_231


	)

175 
	#R239
 
LCD_REG_239


	)

176 
	#Whe
 
LCD_COLOR_WHITE


	)

177 
	#Bck
 
LCD_COLOR_BLACK


	)

178 
	#Gy
 
LCD_COLOR_GREY


	)

179 
	#Blue
 
LCD_COLOR_BLUE


	)

180 
	#Blue2
 
LCD_COLOR_BLUE2


	)

181 
	#Red
 
LCD_COLOR_RED


	)

182 
	#Mag
 
LCD_COLOR_MAGENTA


	)

183 
	#G
 
LCD_COLOR_GREEN


	)

184 
	#Cy
 
LCD_COLOR_CYAN


	)

185 
	#Ylow
 
LCD_COLOR_YELLOW


	)

186 
	#Le0
 
LCD_LINE_0


	)

187 
	#Le1
 
LCD_LINE_1


	)

188 
	#Le2
 
LCD_LINE_2


	)

189 
	#Le3
 
LCD_LINE_3


	)

190 
	#Le4
 
LCD_LINE_4


	)

191 
	#Le5
 
LCD_LINE_5


	)

192 
	#Le6
 
LCD_LINE_6


	)

193 
	#Le7
 
LCD_LINE_7


	)

194 
	#Le8
 
LCD_LINE_8


	)

195 
	#Le9
 
LCD_LINE_9


	)

196 
	#Hizڏl
 
LCD_DIR_HORIZONTAL


	)

197 
	#Vtil
 
LCD_DIR_VERTICAL


	)

202 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\SYSTEM~1.H

33 #ide
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifde
__lulus


53 
ut32_t
 
SyemCeClock
;

79 
SyemIn
();

80 
SyemCeClockUpde
();

85 #ifde
__lulus


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\USART_~1.H

1 #ide
USART_CONF_H_INCLUDED


2 
	#USART_CONF_H_INCLUDED


	)

4 
	#USART_BUFFER_SIZE
 320

	)

6 
	#_DEBUG_SIM900A_


	)

8 #ifde
_DEBUG_SIM900A_


9 
	~"hw_cfig.h
"

10 
	~"usb_lib.h
"

11 
	~"usb_desc.h
"

12 
	~"usb_pwr.h
"

13 
	~<dio.h
>

14 
	~<rg.h
>

17 
	~"fm_cfig.h
"

18 
	~<dbo.h
>

21 
USART_TyDef
* 
	mUSART_num
;

22 
ut8_t
 
	mbufr
[
USART_BUFFER_SIZE
];

23 
ut16_t
 
	m
;

24 
ut16_t
 
	mhd
;

25 
bo
 
	misovow
;

26 } 
	tUSART_BUFFER
;

28 
USART_BUFFER
 
U1_buf_rx
, 
U2_buf_rx
, 
U1_buf_tx
, 
U2_buf_tx
;

30 
USART_Cfig
();

31 
ut8_t
 
g_ch
(
USART_BUFFER
*);

32 
put_ch
(
USART_BUFFER
*, 
ut8_t
);

33 
_u_bufr
(
USART_BUFFER
*, 
USART_TyDef
*);

34 
queue
(
USART_BUFFER
*, 
ut8_t
);

35 
ut8_t
 
dequeue
(
USART_BUFFER
*);

36 
r_queue
(
USART_BUFFER
*);

37 
bo
 
imy
(
USART_BUFFER
*);

38 
t_r
(
USART_BUFFER
*, 
ut8_t
*, );

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\main.h

1 #ide
MAIN_H_INCLUDED


2 
	#MAIN_H_INCLUDED


	)

5 
	~"hw_cfig.h
"

6 
	~"usb_lib.h
"

7 
	~"usb_desc.h
"

8 
	~"usb_pwr.h
"

10 
	~"u_cf.h
"

11 
	~"sim900a.h
"

13 
	~<dio.h
>

14 
	~<rg.h
>

15 
	~<dbo.h
>

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\sim900a.h

1 #ide
SIM900A_H_INCLUDED


2 
	#SIM900A_H_INCLUDED


	)

4 
	~"u_cf.h
"

5 
	~<rg.h
>

7 
CMD_AT
[];

8 
CMD_AT_CIPSHUT
[];

9 
CMD_AT_CIPMUX
[];

10 
CMD_AT_CGATT
[];

11 
CMD_AT_CSTT
[];

12 
CMD_AT_CIICR
[];

13 
CMD_AT_CIFSR
[];

14 
CMD_AT_CIPSTART
[];

15 
CMD_AT_CIPSEND
[];

16 
CMD_AT_CIPCLOSE
[];

18 
_hp_po
[];

19 
_po_ms
[];

20 
_po_ms_2
[];

21 
_po_ms_3
[];

22 
_ms
[50];

23 
AT_CMD_BUF
[255];

25 
USART_BUFFER
* 
	gSIM_USART_TX
;

27 
sim900_cfig_bufr
(
USART_BUFFER
*);

28 
nd_sim_cmd
(*);

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\stm32_it.h

30 #ide
__STM32_IT_H


31 
	#__STM32_IT_H


	)

34 
	~"fm_cfig.h
"

41 
NMI_Hdr
();

42 
HdFau_Hdr
();

43 
MemMage_Hdr
();

44 
BusFau_Hdr
();

45 
UgeFau_Hdr
();

46 
SVC_Hdr
();

47 
DebugM_Hdr
();

48 
PdSV_Hdr
();

50 
USBWakeUp_IRQHdr
();

51 
USB_FS_WKUP_IRQHdr
();

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_conf.h

30 #ide
__USB_CONF_H


31 
	#__USB_CONF_H


	)

45 
	#EP_NUM
 (4)

	)

52 
	#BTABLE_ADDRESS
 (0x00)

	)

56 
	#ENDP0_RXADDR
 (0x40)

	)

57 
	#ENDP0_TXADDR
 (0x80)

	)

61 
	#ENDP1_TXADDR
 (0xC0)

	)

62 
	#ENDP2_TXADDR
 (0x100)

	)

63 
	#ENDP3_RXADDR
 (0x110)

	)

72 
	#IMR_MSK
 (
CNTR_CTRM
 | 
CNTR_WKUPM
 | 
CNTR_SUSPM
 | 
CNTR_ERRM
 | 
CNTR_SOFM
 \

73 | 
CNTR_ESOFM
 | 
CNTR_RESETM
 )

	)

86 
	#EP2_IN_Clback
 
NOP_Pross


	)

87 
	#EP3_IN_Clback
 
NOP_Pross


	)

88 
	#EP4_IN_Clback
 
NOP_Pross


	)

89 
	#EP5_IN_Clback
 
NOP_Pross


	)

90 
	#EP6_IN_Clback
 
NOP_Pross


	)

91 
	#EP7_IN_Clback
 
NOP_Pross


	)

93 
	#EP1_OUT_Clback
 
NOP_Pross


	)

94 
	#EP2_OUT_Clback
 
NOP_Pross


	)

96 
	#EP4_OUT_Clback
 
NOP_Pross


	)

97 
	#EP5_OUT_Clback
 
NOP_Pross


	)

98 
	#EP6_OUT_Clback
 
NOP_Pross


	)

99 
	#EP7_OUT_Clback
 
NOP_Pross


	)

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_core.h

30 #ide
__USB_CORE_H


31 
	#__USB_CORE_H


	)

35 
	e_CONTROL_STATE


37 
	mWAIT_SETUP
,

38 
	mSETTING_UP
,

39 
	mIN_DATA
,

40 
	mOUT_DATA
,

41 
	mLAST_IN_DATA
,

42 
	mLAST_OUT_DATA
,

43 
	mWAIT_STATUS_IN
,

44 
	mWAIT_STATUS_OUT
,

45 
	mSTALLED
,

46 
	mPAUSE


47 } 
	tCONTROL_STATE
;

49 
	sODest


51 
ut8_t
 *
	mDest
;

52 
ut16_t
 
	mDest_Size
;

54 
	tONE_DESCRIPTOR
, *
	tPONE_DESCRIPTOR
;

58 
	e_RESULT


60 
	mUSB_SUCCESS
 = 0,

61 
	mUSB_ERROR
,

62 
	mUSB_UNSUPPORT
,

63 
	mUSB_NOT_READY


65 } 
	tRESULT
;

69 
	s_ENDPOINT_INFO


93 
ut16_t
 
	mUsb_wLgth
;

94 
ut16_t
 
	mUsb_wOfft
;

95 
ut16_t
 
	mPackSize
;

96 
	mut8_t
 *(*
	mCyDa
)(
ut16_t
 
	mLgth
);

97 }
	tENDPOINT_INFO
;

101 
	s_DEVICE


103 
ut8_t
 
	mTٮ_Endpot
;

104 
ut8_t
 
	mTٮ_Cfiguti
;

106 
	tDEVICE
;

110 
ut16_t
 
	mw
;

111 
	sBW


113 
ut8_t
 
	mbb1
;

114 
ut8_t
 
	mbb0
;

116 
	mbw
;

117 } 
	tut16_t_ut8_t
;

119 
	s_DEVICE_INFO


121 
ut8_t
 
	mUSBbmRequeTy
;

122 
ut8_t
 
	mUSBbReque
;

123 
ut16_t_ut8_t
 
	mUSBwVues
;

124 
ut16_t_ut8_t
 
	mUSBwIndexs
;

125 
ut16_t_ut8_t
 
	mUSBwLgths
;

127 
ut8_t
 
	mCڌS
;

128 
ut8_t
 
	mCut_Ftu
;

129 
ut8_t
 
	mCut_Cfiguti
;

130 
ut8_t
 
	mCut_I
;

131 
ut8_t
 
	mCut_AɔǋStg
;

134 
ENDPOINT_INFO
 
	mCl_Info
;

135 }
	tDEVICE_INFO
;

137 
	s_DEVICE_PROP


139 (*
	mIn
)();

140 (*
	mRet
)();

143 (*
	mPross_Stus_IN
)();

144 (*
	mPross_Stus_OUT
)();

162 
RESULT
 (*
Css_Da_Sup
)(
ut8_t
 
	mRequeNo
);

173 
RESULT
 (*
Css_NoDa_Sup
)(
ut8_t
 
	mRequeNo
);

183 
RESULT
 (*
Css_G_I_Stg
)(
ut8_t
 
	mI
, ut8_
	mAɔǋStg
);

185 
	mut8_t
* (*
	mGDeviDest
)(
ut16_t
 
	mLgth
);

186 
	mut8_t
* (*
	mGCfigDest
)(
ut16_t
 
	mLgth
);

187 
	mut8_t
* (*
	mGSgDest
)(
ut16_t
 
	mLgth
);

191 * 
	mRxEP_bufr
;

193 
ut8_t
 
	mMaxPackSize
;

195 }
	tDEVICE_PROP
;

197 
	s_USER_STANDARD_REQUESTS


199 (*
	mUr_GCfiguti
)();

200 (*
	mUr_SCfiguti
)();

201 (*
	mUr_GI
)();

202 (*
	mUr_SI
)();

203 (*
	mUr_GStus
)();

204 (*
	mUr_CˬFtu
)();

205 (*
	mUr_SEndPotFtu
)();

206 (*
	mUr_SDeviFtu
)();

207 (*
	mUr_SDeviAddss
)();

209 
	tUSER_STANDARD_REQUESTS
;

212 
	#Ty_Rec
 (
pInfmi
->
USBbmRequeTy
 & (
REQUEST_TYPE
 | 
RECIPIENT
))

	)

214 
	#Usb_rLgth
 
Usb_wLgth


	)

215 
	#Usb_rOfft
 
Usb_wOfft


	)

217 
	#USBwVue
 
USBwVues
.
w


	)

218 
	#USBwVue0
 
USBwVues
.
bw
.
bb0


	)

219 
	#USBwVue1
 
USBwVues
.
bw
.
bb1


	)

220 
	#USBwIndex
 
USBwIndexs
.
w


	)

221 
	#USBwIndex0
 
USBwIndexs
.
bw
.
bb0


	)

222 
	#USBwIndex1
 
USBwIndexs
.
bw
.
bb1


	)

223 
	#USBwLgth
 
USBwLgths
.
w


	)

224 
	#USBwLgth0
 
USBwLgths
.
bw
.
bb0


	)

225 
	#USBwLgth1
 
USBwLgths
.
bw
.
bb1


	)

229 
ut8_t
 
Sup0_Pross
();

230 
ut8_t
 
Po0_Pross
();

231 
ut8_t
 
Out0_Pross
();

232 
ut8_t
 
In0_Pross
();

234 
RESULT
 
Sndd_SEndPotFtu
();

235 
RESULT
 
Sndd_SDeviFtu
();

237 
ut8_t
 *
Sndd_GCfiguti
(
ut16_t
 
Lgth
);

238 
RESULT
 
Sndd_SCfiguti
();

239 
ut8_t
 *
Sndd_GI
(
ut16_t
 
Lgth
);

240 
RESULT
 
Sndd_SI
();

241 
ut8_t
 *
Sndd_GDestDa
(
ut16_t
 
Lgth
, 
PONE_DESCRIPTOR
 
pDesc
);

243 
ut8_t
 *
Sndd_GStus
(
ut16_t
 
Lgth
);

244 
RESULT
 
Sndd_CˬFtu
();

245 
SDeviAddss
(
ut8_t
);

246 
NOP_Pross
();

248 
DEVICE_PROP
 
Devi_Prݔty
;

249 
USER_STANDARD_REQUESTS
 
Ur_Sndd_Reques
;

250 
DEVICE
 
Devi_Tab
;

251 
DEVICE_INFO
 
Devi_Info
;

254 
__IO
 
ut16_t
 
SaveRS
;

255 
__IO
 
ut16_t
 
SaveTS
;

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_def.h

29 #ide
__USB_DEF_H


30 
	#__USB_DEF_H


	)

34 
	e_RECIPIENT_TYPE


36 
	mDEVICE_RECIPIENT
,

37 
	mINTERFACE_RECIPIENT
,

38 
	mENDPOINT_RECIPIENT
,

39 
	mOTHER_RECIPIENT


40 } 
	tRECIPIENT_TYPE
;

43 
	e_STANDARD_REQUESTS


45 
	mGET_STATUS
 = 0,

46 
	mCLEAR_FEATURE
,

47 
	mRESERVED1
,

48 
	mSET_FEATURE
,

49 
	mRESERVED2
,

50 
	mSET_ADDRESS
,

51 
	mGET_DESCRIPTOR
,

52 
	mSET_DESCRIPTOR
,

53 
	mGET_CONFIGURATION
,

54 
	mSET_CONFIGURATION
,

55 
	mGET_INTERFACE
,

56 
	mSET_INTERFACE
,

57 
	mTOTAL_sREQUEST
,

58 
	mSYNCH_FRAME
 = 12

59 } 
	tSTANDARD_REQUESTS
;

62 
	e_DESCRIPTOR_TYPE


64 
	mDEVICE_DESCRIPTOR
 = 1,

65 
	mCONFIG_DESCRIPTOR
,

66 
	mSTRING_DESCRIPTOR
,

67 
	mINTERFACE_DESCRIPTOR
,

68 
	mENDPOINT_DESCRIPTOR


69 } 
	tDESCRIPTOR_TYPE
;

72 
	e_FEATURE_SELECTOR


74 
	mENDPOINT_STALL
,

75 
	mDEVICE_REMOTE_WAKEUP


76 } 
	tFEATURE_SELECTOR
;

80 
	#REQUEST_TYPE
 0x60

	)

81 
	#STANDARD_REQUEST
 0x00

	)

82 
	#CLASS_REQUEST
 0x20

	)

83 
	#VENDOR_REQUEST
 0x40

	)

85 
	#RECIPIENT
 0x1F

	)

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_desc.h

30 #ide
__USB_DESC_H


31 
	#__USB_DESC_H


	)

38 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

39 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

40 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

41 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

42 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

44 
	#VIRTUAL_COM_PORT_DATA_SIZE
 64

	)

45 
	#VIRTUAL_COM_PORT_INT_SIZE
 8

	)

47 
	#VIRTUAL_COM_PORT_SIZ_DEVICE_DESC
 18

	)

48 
	#VIRTUAL_COM_PORT_SIZ_CONFIG_DESC
 67

	)

49 
	#VIRTUAL_COM_PORT_SIZ_STRING_LANGID
 4

	)

50 
	#VIRTUAL_COM_PORT_SIZ_STRING_VENDOR
 38

	)

51 
	#VIRTUAL_COM_PORT_SIZ_STRING_PRODUCT
 50

	)

52 
	#VIRTUAL_COM_PORT_SIZ_STRING_SERIAL
 26

	)

54 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

57 cڡ 
ut8_t
 
Vtu_Com_Pt_DeviDest
[
VIRTUAL_COM_PORT_SIZ_DEVICE_DESC
];

58 cڡ 
ut8_t
 
Vtu_Com_Pt_CfigDest
[
VIRTUAL_COM_PORT_SIZ_CONFIG_DESC
];

60 cڡ 
ut8_t
 
Vtu_Com_Pt_SgLgID
[
VIRTUAL_COM_PORT_SIZ_STRING_LANGID
];

61 cڡ 
ut8_t
 
Vtu_Com_Pt_SgVd
[
VIRTUAL_COM_PORT_SIZ_STRING_VENDOR
];

62 cڡ 
ut8_t
 
Vtu_Com_Pt_SgProdu
[
VIRTUAL_COM_PORT_SIZ_STRING_PRODUCT
];

63 
ut8_t
 
Vtu_Com_Pt_SgSl
[
VIRTUAL_COM_PORT_SIZ_STRING_SERIAL
];

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_init.h

30 #ide
__USB_INIT_H


31 
	#__USB_INIT_H


	)

38 
USB_In
();

42 
ut8_t
 
EPdex
;

47 
DEVICE_INFO
* 
pInfmi
;

50 
DEVICE_PROP
* 
pPrݔty
;

55 
USER_STANDARD_REQUESTS
 *
pUr_Sndd_Reques
;

57 
ut16_t
 
SaveS
 ;

58 
ut16_t
 
wIru_Mask
;

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_int.h

30 #ide
__USB_INT_H


31 
	#__USB_INT_H


	)

38 
CTR_LP
();

39 
CTR_HP
();

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_istr.h

30 #ide
__USB_ISTR_H


31 
	#__USB_ISTR_H


	)

34 
	~"usb_cf.h
"

41 
USB_Ir
();

45 
EP1_IN_Clback
();

46 
EP2_IN_Clback
();

47 
EP3_IN_Clback
();

48 
EP4_IN_Clback
();

49 
EP5_IN_Clback
();

50 
EP6_IN_Clback
();

51 
EP7_IN_Clback
();

53 
EP1_OUT_Clback
();

54 
EP2_OUT_Clback
();

55 
EP3_OUT_Clback
();

56 
EP4_OUT_Clback
();

57 
EP5_OUT_Clback
();

58 
EP6_OUT_Clback
();

59 
EP7_OUT_Clback
();

61 #ifde
CTR_CALLBACK


62 
CTR_Clback
();

65 #ifde
DOVR_CALLBACK


66 
DOVR_Clback
();

69 #ifde
ERR_CALLBACK


70 
ERR_Clback
();

73 #ifde
WKUP_CALLBACK


74 
WKUP_Clback
();

77 #ifde
SUSP_CALLBACK


78 
SUSP_Clback
();

81 #ifde
RESET_CALLBACK


82 
RESET_Clback
();

85 #ifde
SOF_CALLBACK


86 
SOF_Clback
();

89 #ifde
ESOF_CALLBACK


90 
ESOF_Clback
();

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_lib.h

30 #ide
__USB_LIB_H


31 
	#__USB_LIB_H


	)

34 
	~"hw_cfig.h
"

35 
	~"usb_ty.h
"

36 
	~"usb_gs.h
"

37 
	~"usb_def.h
"

38 
	~"usb_ce.h
"

39 
	~"usb_.h
"

40 
	~"usb_s.h
"

41 
	~"usb_mem.h
"

42 
	~"usb_t.h
"

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_mem.h

30 #ide
__USB_MEM_H


31 
	#__USB_MEM_H


	)

38 
UrToPMABufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
);

39 
PMAToUrBufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
);

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_prop.h

30 #ide
__usb__H


31 
	#__usb__H


	)

37 
ut32_t
 
	mb
;

38 
ut8_t
 
	mfm
;

39 
ut8_t
 
	mryty
;

40 
ut8_t
 
	mdy
;

41 }
	tLINE_CODING
;

47 
	#Vtu_Com_Pt_GCfiguti
 
NOP_Pross


	)

49 
	#Vtu_Com_Pt_GI
 
NOP_Pross


	)

50 
	#Vtu_Com_Pt_SI
 
NOP_Pross


	)

51 
	#Vtu_Com_Pt_GStus
 
NOP_Pross


	)

52 
	#Vtu_Com_Pt_CˬFtu
 
NOP_Pross


	)

53 
	#Vtu_Com_Pt_SEndPotFtu
 
NOP_Pross


	)

54 
	#Vtu_Com_Pt_SDeviFtu
 
NOP_Pross


	)

57 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

58 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

59 
	#SET_COMM_FEATURE
 0x02

	)

60 
	#GET_COMM_FEATURE
 0x03

	)

61 
	#CLEAR_COMM_FEATURE
 0x04

	)

62 
	#SET_LINE_CODING
 0x20

	)

63 
	#GET_LINE_CODING
 0x21

	)

64 
	#SET_CONTROL_LINE_STATE
 0x22

	)

65 
	#SEND_BREAK
 0x23

	)

68 
Vtu_Com_Pt_
();

69 
Vtu_Com_Pt_Ret
();

70 
Vtu_Com_Pt_SCfiguti
();

71 
Vtu_Com_Pt_SDeviAddss
 ();

72 
Vtu_Com_Pt_Stus_In
 ();

73 
Vtu_Com_Pt_Stus_Out
 ();

74 
RESULT
 
Vtu_Com_Pt_Da_Sup
(
ut8_t
);

75 
RESULT
 
Vtu_Com_Pt_NoDa_Sup
(
ut8_t
);

76 
RESULT
 
Vtu_Com_Pt_G_I_Stg
(
ut8_t
 
I
, ut8_
AɔǋStg
);

77 
ut8_t
 *
Vtu_Com_Pt_GDeviDest
(
ut16_t
 );

78 
ut8_t
 *
Vtu_Com_Pt_GCfigDest
(
ut16_t
);

79 
ut8_t
 *
Vtu_Com_Pt_GSgDest
(
ut16_t
);

81 
ut8_t
 *
Vtu_Com_Pt_GLeCodg
(
ut16_t
 
Lgth
);

82 
ut8_t
 *
Vtu_Com_Pt_SLeCodg
(
ut16_t
 
Lgth
);

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_pwr.h

30 #ide
__USB_PWR_H


31 
	#__USB_PWR_H


	)

35 
	e_RESUME_STATE


37 
	mRESUME_EXTERNAL
,

38 
	mRESUME_INTERNAL
,

39 
	mRESUME_LATER
,

40 
	mRESUME_WAIT
,

41 
	mRESUME_START
,

42 
	mRESUME_ON
,

43 
	mRESUME_OFF
,

44 
	mRESUME_ESOF


45 } 
	tRESUME_STATE
;

47 
	e_DEVICE_STATE


49 
	mUNCONNECTED
,

50 
	mATTACHED
,

51 
	mPOWERED
,

52 
	mSUSPENDED
,

53 
	mADDRESSED
,

54 
	mCONFIGURED


55 } 
	tDEVICE_STATE
;

60 
Sud
();

61 
Resume_In
();

62 
Resume
(
RESUME_STATE
 
eResumeSV
);

63 
RESULT
 
PowOn
();

64 
RESULT
 
PowOff
();

67 
__IO
 
ut32_t
 
bDeviS
;

68 
__IO
 
bo
 
fSudEbd
;

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_regs.h

30 #ide
__USB_REGS_H


31 
	#__USB_REGS_H


	)

35 
	e_EP_DBUF_DIR


38 
	mEP_DBUF_ERR
,

39 
	mEP_DBUF_OUT
,

40 
	mEP_DBUF_IN


41 }
	tEP_DBUF_DIR
;

44 
	eEP_BUF_NUM


46 
	mEP_NOBUF
,

47 
	mEP_BUF0
,

48 
	mEP_BUF1


52 
	#RegBa
 (0x40005C00L

	)

53 
	#PMAAddr
 (0x40006000L

	)

60 
	#CNTR
 ((
__IO
 *)(
RegBa
 + 0x40))

	)

62 
	#ISTR
 ((
__IO
 *)(
RegBa
 + 0x44))

	)

64 
	#FNR
 ((
__IO
 *)(
RegBa
 + 0x48))

	)

66 
	#DADDR
 ((
__IO
 *)(
RegBa
 + 0x4C))

	)

68 
	#BTABLE
 ((
__IO
 *)(
RegBa
 + 0x50))

	)

72 
	#EP0REG
 ((
__IO
 *)(
RegBa
)

	)

75 
	#EP0_OUT
 ((
ut8_t
)0x00)

	)

76 
	#EP0_IN
 ((
ut8_t
)0x80)

	)

77 
	#EP1_OUT
 ((
ut8_t
)0x01)

	)

78 
	#EP1_IN
 ((
ut8_t
)0x81)

	)

79 
	#EP2_OUT
 ((
ut8_t
)0x02)

	)

80 
	#EP2_IN
 ((
ut8_t
)0x82)

	)

81 
	#EP3_OUT
 ((
ut8_t
)0x03)

	)

82 
	#EP3_IN
 ((
ut8_t
)0x83)

	)

83 
	#EP4_OUT
 ((
ut8_t
)0x04)

	)

84 
	#EP4_IN
 ((
ut8_t
)0x84)

	)

85 
	#EP5_OUT
 ((
ut8_t
)0x05)

	)

86 
	#EP5_IN
 ((
ut8_t
)0x85)

	)

87 
	#EP6_OUT
 ((
ut8_t
)0x06)

	)

88 
	#EP6_IN
 ((
ut8_t
)0x86)

	)

89 
	#EP7_OUT
 ((
ut8_t
)0x07)

	)

90 
	#EP7_IN
 ((
ut8_t
)0x87)

	)

93 
	#ENDP0
 ((
ut8_t
)0)

	)

94 
	#ENDP1
 ((
ut8_t
)1)

	)

95 
	#ENDP2
 ((
ut8_t
)2)

	)

96 
	#ENDP3
 ((
ut8_t
)3)

	)

97 
	#ENDP4
 ((
ut8_t
)4)

	)

98 
	#ENDP5
 ((
ut8_t
)5)

	)

99 
	#ENDP6
 ((
ut8_t
)6)

	)

100 
	#ENDP7
 ((
ut8_t
)7)

	)

105 
	#ISTR_CTR
 (0x8000

	)

106 
	#ISTR_DOVR
 (0x4000

	)

107 
	#ISTR_ERR
 (0x2000

	)

108 
	#ISTR_WKUP
 (0x1000

	)

109 
	#ISTR_SUSP
 (0x0800

	)

110 
	#ISTR_RESET
 (0x0400

	)

111 
	#ISTR_SOF
 (0x0200

	)

112 
	#ISTR_ESOF
 (0x0100

	)

115 
	#ISTR_DIR
 (0x0010

	)

116 
	#ISTR_EP_ID
 (0x000F

	)

118 
	#CLR_CTR
 (~
ISTR_CTR


	)

119 
	#CLR_DOVR
 (~
ISTR_DOVR


	)

120 
	#CLR_ERR
 (~
ISTR_ERR


	)

121 
	#CLR_WKUP
 (~
ISTR_WKUP


	)

122 
	#CLR_SUSP
 (~
ISTR_SUSP


	)

123 
	#CLR_RESET
 (~
ISTR_RESET


	)

124 
	#CLR_SOF
 (~
ISTR_SOF


	)

125 
	#CLR_ESOF
 (~
ISTR_ESOF


	)

130 
	#CNTR_CTRM
 (0x8000

	)

131 
	#CNTR_DOVRM
 (0x4000

	)

132 
	#CNTR_ERRM
 (0x2000

	)

133 
	#CNTR_WKUPM
 (0x1000

	)

134 
	#CNTR_SUSPM
 (0x0800

	)

135 
	#CNTR_RESETM
 (0x0400

	)

136 
	#CNTR_SOFM
 (0x0200

	)

137 
	#CNTR_ESOFM
 (0x0100

	)

140 
	#CNTR_RESUME
 (0x0010

	)

141 
	#CNTR_FSUSP
 (0x0008

	)

142 
	#CNTR_LPMODE
 (0x0004

	)

143 
	#CNTR_PDWN
 (0x0002

	)

144 
	#CNTR_FRES
 (0x0001

	)

149 
	#FNR_RXDP
 (0x8000

	)

150 
	#FNR_RXDM
 (0x4000

	)

151 
	#FNR_LCK
 (0x2000

	)

152 
	#FNR_LSOF
 (0x1800

	)

153 
	#FNR_FN
 (0x07FF

	)

157 
	#DADDR_EF
 (0x80)

	)

158 
	#DADDR_ADD
 (0x7F)

	)

163 
	#EP_CTR_RX
 (0x8000

	)

164 
	#EP_DTOG_RX
 (0x4000

	)

165 
	#EPRX_STAT
 (0x3000

	)

166 
	#EP_SETUP
 (0x0800

	)

167 
	#EP_T_FIELD
 (0x0600

	)

168 
	#EP_KIND
 (0x0100

	)

169 
	#EP_CTR_TX
 (0x0080

	)

170 
	#EP_DTOG_TX
 (0x0040

	)

171 
	#EPTX_STAT
 (0x0030

	)

172 
	#EPADDR_FIELD
 (0x000F

	)

175 
	#EPREG_MASK
 (
EP_CTR_RX
|
EP_SETUP
|
EP_T_FIELD
|
EP_KIND
|
EP_CTR_TX
|
EPADDR_FIELD
)

	)

178 
	#EP_TYPE_MASK
 (0x0600

	)

179 
	#EP_BULK
 (0x0000

	)

180 
	#EP_CONTROL
 (0x0200

	)

181 
	#EP_ISOCHRONOUS
 (0x0400

	)

182 
	#EP_INTERRUPT
 (0x0600

	)

183 
	#EP_T_MASK
 (~
EP_T_FIELD
 & 
EPREG_MASK
)

	)

187 
	#EPKIND_MASK
 (~
EP_KIND
 & 
EPREG_MASK
)

	)

190 
	#EP_TX_DIS
 (0x0000

	)

191 
	#EP_TX_STALL
 (0x0010

	)

192 
	#EP_TX_NAK
 (0x0020

	)

193 
	#EP_TX_VALID
 (0x0030

	)

194 
	#EPTX_DTOG1
 (0x0010

	)

195 
	#EPTX_DTOG2
 (0x0020

	)

196 
	#EPTX_DTOGMASK
 (
EPTX_STAT
|
EPREG_MASK
)

	)

199 
	#EP_RX_DIS
 (0x0000

	)

200 
	#EP_RX_STALL
 (0x1000

	)

201 
	#EP_RX_NAK
 (0x2000

	)

202 
	#EP_RX_VALID
 (0x3000

	)

203 
	#EPRX_DTOG1
 (0x1000

	)

204 
	#EPRX_DTOG2
 (0x2000

	)

205 
	#EPRX_DTOGMASK
 (
EPRX_STAT
|
EPREG_MASK
)

	)

208 
	#_SCNTR
(
wRegVue
(*
CNTR
 = (
ut16_t
)wRegVue)

	)

211 
	#_SISTR
(
wRegVue
(*
ISTR
 = (
ut16_t
)wRegVue)

	)

214 
	#_SDADDR
(
wRegVue
(*
DADDR
 = (
ut16_t
)wRegVue)

	)

217 
	#_SBTABLE
(
wRegVue
)(*
BTABLE
 = (
ut16_t
)(wRegVu& 0xFFF8))

	)

220 
	#_GCNTR
(((
ut16_t
*
CNTR
)

	)

223 
	#_GISTR
(((
ut16_t
*
ISTR
)

	)

226 
	#_GFNR
(((
ut16_t
*
FNR
)

	)

229 
	#_GDADDR
(((
ut16_t
*
DADDR
)

	)

232 
	#_GBTABLE
(((
ut16_t
*
BTABLE
)

	)

235 
	#_SENDPOINT
(
bEpNum
,
wRegVue
(*(
EP0REG
 + bEpNum)= \

236 (
ut16_t
)
wRegVue
)

	)

239 
	#_GENDPOINT
(
bEpNum
((
ut16_t
)(*(
EP0REG
 + bEpNum)))

	)

249 
	#_SEPTy
(
bEpNum
,
wTy
(
	`_SENDPOINT
(bEpNum,\

250 ((
	`_GENDPOINT
(
bEpNum
& 
EP_T_MASK
| 
wTy
 )))

	)

259 
	#_GEPTy
(
bEpNum
(
	`_GENDPOINT
(bEpNum& 
EP_T_FIELD
)

	)

269 
	#_SEPTxStus
(
bEpNum
,
wS
) {\

270 
ut16_t
 
_wRegV
; \

271 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& 
EPTX_DTOGMASK
;\

273 if((
EPTX_DTOG1
 & 
wS
)!= 0) \

274 
_wRegV
 ^
EPTX_DTOG1
; \

276 if((
EPTX_DTOG2
 & 
wS
)!= 0) \

277 
_wRegV
 ^
EPTX_DTOG2
; \

278 
	`_SENDPOINT
(
bEpNum
, (
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

279 }

	)

289 
	#_SEPRxStus
(
bEpNum
,
wS
) {\

290 
ut16_t
 
_wRegV
; \

292 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& 
EPRX_DTOGMASK
;\

294 if((
EPRX_DTOG1
 & 
wS
)!= 0) \

295 
_wRegV
 ^
EPRX_DTOG1
; \

297 if((
EPRX_DTOG2
 & 
wS
)!= 0) \

298 
_wRegV
 ^
EPRX_DTOG2
; \

299 
	`_SENDPOINT
(
bEpNum
, (
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

300 }

	)

311 
	#_SEPRxTxStus
(
bEpNum
,
wSrx
,
wStx
) {\

312 
ut32_t
 
_wRegV
; \

314 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& (
EPRX_DTOGMASK
 |
EPTX_STAT
) ;\

316 if((
EPRX_DTOG1
 & 
wSrx
)!= 0) \

317 
_wRegV
 ^
EPRX_DTOG1
; \

319 if((
EPRX_DTOG2
 & 
wSrx
)!= 0) \

320 
_wRegV
 ^
EPRX_DTOG2
; \

322 if((
EPTX_DTOG1
 & 
wStx
)!= 0) \

323 
_wRegV
 ^
EPTX_DTOG1
; \

325 if((
EPTX_DTOG2
 & 
wStx
)!= 0) \

326 
_wRegV
 ^
EPTX_DTOG2
; \

327 
	`_SENDPOINT
(
bEpNum
, 
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
); \

328 }

	)

337 
	#_GEPTxStus
(
bEpNum
((
ut16_t
)
	`_GENDPOINT
(bEpNum& 
EPTX_STAT
)

	)

339 
	#_GEPRxStus
(
bEpNum
((
ut16_t
)
	`_GENDPOINT
(bEpNum& 
EPRX_STAT
)

	)

348 
	#_SEPTxVid
(
bEpNum
(
	`_SEPTxStus
(bEpNum, 
EP_TX_VALID
))

	)

350 
	#_SEPRxVid
(
bEpNum
(
	`_SEPRxStus
(bEpNum, 
EP_RX_VALID
))

	)

359 
	#_GTxSStus
(
bEpNum
(
	`_GEPTxStus
(bEpNum) \

360 =
EP_TX_STALL
)

	)

361 
	#_GRxSStus
(
bEpNum
(
	`_GEPRxStus
(bEpNum) \

362 =
EP_RX_STALL
)

	)

371 
	#_SEP_KIND
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

372 (
EP_CTR_RX
|
EP_CTR_TX
|((
	`_GENDPOINT
(
bEpNum
| 
EP_KIND
& 
EPREG_MASK
))))

	)

373 
	#_CˬEP_KIND
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

374 (
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GENDPOINT
(
bEpNum
& 
EPKIND_MASK
))))

	)

383 
	#_S_Stus_Out
(
bEpNum

	`_SEP_KIND
(bEpNum)

	)

384 
	#_Cˬ_Stus_Out
(
bEpNum

	`_CˬEP_KIND
(bEpNum)

	)

393 
	#_SEPDoubBuff
(
bEpNum

	`_SEP_KIND
(bEpNum)

	)

394 
	#_CˬEPDoubBuff
(
bEpNum

	`_CˬEP_KIND
(bEpNum)

	)

403 
	#_CˬEP_CTR_RX
(
bEpNum
(
	`_SENDPOINT
(bEpNum,\

404 
	`_GENDPOINT
(
bEpNum
& 0x7FFF & 
EPREG_MASK
))

	)

405 
	#_CˬEP_CTR_TX
(
bEpNum
(
	`_SENDPOINT
(bEpNum,\

406 
	`_GENDPOINT
(
bEpNum
& 0xFF7F & 
EPREG_MASK
))

	)

415 
	#_ToggDTOG_RX
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

416 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_RX
 | (
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
)))

	)

417 
	#_ToggDTOG_TX
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

418 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_TX
 | (
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
)))

	)

427 
	#_CˬDTOG_RX
(
bEpNum
if((
	`_GENDPOINT
(bEpNum& 
EP_DTOG_RX
) != 0)\

428 
	`_ToggDTOG_RX
(
bEpNum
)

	)

429 
	#_CˬDTOG_TX
(
bEpNum
if((
	`_GENDPOINT
(bEpNum& 
EP_DTOG_TX
) != 0)\

430 
	`_ToggDTOG_TX
(
bEpNum
)

	)

439 
	#_SEPAddss
(
bEpNum
,
bAddr

	`_SENDPOINT
(bEpNum,\

440 
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
| 
bAddr
)

	)

449 
	#_GEPAddss
(
bEpNum
((
ut8_t
)(
	`_GENDPOINT
(bEpNum& 
EPADDR_FIELD
))

	)

451 
	#_pEPTxAddr
(
bEpNum
((
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8 )*2 + 
PMAAddr
))

	)

452 
	#_pEPTxCou
(
bEpNum
((
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+2)*2 + 
PMAAddr
))

	)

453 
	#_pEPRxAddr
(
bEpNum
((
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+4)*2 + 
PMAAddr
))

	)

454 
	#_pEPRxCou
(
bEpNum
((
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+6)*2 + 
PMAAddr
))

	)

464 
	#_SEPTxAddr
(
bEpNum
,
wAddr
(*
	`_pEPTxAddr
(bEpNum((wAdd>> 1<< 1))

	)

465 
	#_SEPRxAddr
(
bEpNum
,
wAddr
(*
	`_pEPRxAddr
(bEpNum((wAdd>> 1<< 1))

	)

474 
	#_GEPTxAddr
(
bEpNum
((
ut16_t
)*
	`_pEPTxAddr
(bEpNum))

	)

475 
	#_GEPRxAddr
(
bEpNum
((
ut16_t
)*
	`_pEPRxAddr
(bEpNum))

	)

485 
	#_BlocksOf32
(
dwReg
,
wCou
,
wNBlocks
) {\

486 
wNBlocks
 = 
wCou
 >> 5;\

487 if((
wCou
 & 0x1f) == 0)\

488 
wNBlocks
--;\

489 *
pdwReg
 = (
ut32_t
)((
wNBlocks
 << 10) | 0x8000);\

490 }

	)

492 
	#_BlocksOf2
(
dwReg
,
wCou
,
wNBlocks
) {\

493 
wNBlocks
 = 
wCou
 >> 1;\

494 if((
wCou
 & 0x1) != 0)\

495 
wNBlocks
++;\

496 *
pdwReg
 = (
ut32_t
)(
wNBlocks
 << 10);\

497 }

	)

499 
	#_SEPCouRxReg
(
dwReg
,
wCou
) {\

500 
ut16_t
 
wNBlocks
;\

501 if(
wCou
 > 62){
	`_BlocksOf32
(
dwReg
,wCou,
wNBlocks
);}\

502 {
	`_BlocksOf2
(
dwReg
,
wCou
,
wNBlocks
);}\

503 }

	)

507 
	#_SEPRxDblBuf0Cou
(
bEpNum
,
wCou
) {\

508 
ut32_t
 *
pdwReg
 = 
	`_pEPTxCou
(
bEpNum
); \

509 
	`_SEPCouRxReg
(
pdwReg
, 
wCou
);\

510 }

	)

519 
	#_SEPTxCou
(
bEpNum
,
wCou
(*
	`_pEPTxCou
(bEpNumwCou)

	)

520 
	#_SEPRxCou
(
bEpNum
,
wCou
) {\

521 
ut32_t
 *
pdwReg
 = 
	`_pEPRxCou
(
bEpNum
); \

522 
	`_SEPCouRxReg
(
pdwReg
, 
wCou
);\

523 }

	)

531 
	#_GEPTxCou
(
bEpNum
)((
ut16_t
)(*
	`_pEPTxCou
(bEpNum)& 0x3ff)

	)

532 
	#_GEPRxCou
(
bEpNum
)((
ut16_t
)(*
	`_pEPRxCou
(bEpNum)& 0x3ff)

	)

542 
	#_SEPDblBuf0Addr
(
bEpNum
,
wBuf0Addr
{
	`_SEPTxAddr
(bEpNum, wBuf0Addr);}

	)

543 
	#_SEPDblBuf1Addr
(
bEpNum
,
wBuf1Addr
{
	`_SEPRxAddr
(bEpNum, wBuf1Addr);}

	)

554 
	#_SEPDblBuffAddr
(
bEpNum
,
wBuf0Addr
,
wBuf1Addr
) { \

555 
	`_SEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);\

556 
	`_SEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);\

557 }

	)

566 
	#_GEPDblBuf0Addr
(
bEpNum
(
	`_GEPTxAddr
(bEpNum))

	)

567 
	#_GEPDblBuf1Addr
(
bEpNum
(
	`_GEPRxAddr
(bEpNum))

	)

579 
	#_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
) { \

580 if(
bD
 =
EP_DBUF_OUT
)\

582 {
	`_SEPRxDblBuf0Cou
(
bEpNum
,
wCou
);} \

583 if(
bD
 =
EP_DBUF_IN
)\

585 *
	`_pEPTxCou
(
bEpNum
(
ut32_t
)
wCou
; \

586 }

	)

588 
	#_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
) { \

589 if(
bD
 =
EP_DBUF_OUT
)\

591 {
	`_SEPRxCou
(
bEpNum
,
wCou
);}\

592 if(
bD
 =
EP_DBUF_IN
)\

594 *
	`_pEPRxCou
(
bEpNum
(
ut32_t
)
wCou
; \

595 }

	)

597 
	#_SEPDblBuffCou
(
bEpNum
, 
bD
, 
wCou
) {\

598 
	`_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
); \

599 
	`_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
); \

600 }

	)

609 
	#_GEPDblBuf0Cou
(
bEpNum
(
	`_GEPTxCou
(bEpNum))

	)

610 
	#_GEPDblBuf1Cou
(
bEpNum
(
	`_GEPRxCou
(bEpNum))

	)

614 
__IO
 
ut16_t
 
wIr
;

617 
SCNTR
(
ut16_t
 );

618 
SISTR
(
ut16_t
 );

619 
SDADDR
(
ut16_t
 );

620 
SBTABLE
(
ut16_t
 );

621 
SBTABLE
(
ut16_t
 );

622 
ut16_t
 
GCNTR
();

623 
ut16_t
 
GISTR
();

624 
ut16_t
 
GFNR
();

625 
ut16_t
 
GDADDR
();

626 
ut16_t
 
GBTABLE
();

627 
SENDPOINT
(
ut8_t
 , 
ut16_t
 );

628 
ut16_t
 
GENDPOINT
(
ut8_t
 );

629 
SEPTy
(
ut8_t
 , 
ut16_t
 );

630 
ut16_t
 
GEPTy
(
ut8_t
 );

631 
SEPTxStus
(
ut8_t
 , 
ut16_t
 );

632 
SEPRxStus
(
ut8_t
 , 
ut16_t
 );

633 
SDouBBuffEPS
(
ut8_t
 , ut8_
bD
);

634 
ut16_t
 
GEPTxStus
(
ut8_t
 );

635 
ut16_t
 
GEPRxStus
(
ut8_t
 );

636 
SEPTxVid
(
ut8_t
 );

637 
SEPRxVid
(
ut8_t
 );

638 
ut16_t
 
GTxSStus
(
ut8_t
 );

639 
ut16_t
 
GRxSStus
(
ut8_t
 );

640 
SEP_KIND
(
ut8_t
 );

641 
CˬEP_KIND
(
ut8_t
 );

642 
S_Stus_Out
(
ut8_t
 );

643 
Cˬ_Stus_Out
(
ut8_t
 );

644 
SEPDoubBuff
(
ut8_t
 );

645 
CˬEPDoubBuff
(
ut8_t
 );

646 
CˬEP_CTR_RX
(
ut8_t
 );

647 
CˬEP_CTR_TX
(
ut8_t
 );

648 
ToggDTOG_RX
(
ut8_t
 );

649 
ToggDTOG_TX
(
ut8_t
 );

650 
CˬDTOG_RX
(
ut8_t
 );

651 
CˬDTOG_TX
(
ut8_t
 );

652 
SEPAddss
(
ut8_t
 , uint8_t );

653 
ut8_t
 
GEPAddss
(uint8_t );

654 
SEPTxAddr
(
ut8_t
 , 
ut16_t
 );

655 
SEPRxAddr
(
ut8_t
 , 
ut16_t
 );

656 
ut16_t
 
GEPTxAddr
(
ut8_t
 );

657 
ut16_t
 
GEPRxAddr
(
ut8_t
 );

658 
SEPCouRxReg
(
ut32_t
 * , 
ut16_t
 );

659 
SEPTxCou
(
ut8_t
 , 
ut16_t
 );

660 
SEPRxCou
(
ut8_t
 , 
ut16_t
 );

661 
ut16_t
 
GEPTxCou
(
ut8_t
 );

662 
ut16_t
 
GEPRxCou
(
ut8_t
 );

663 
SEPDblBuf0Addr
(
ut8_t
 , 
ut16_t
 );

664 
SEPDblBuf1Addr
(
ut8_t
 , 
ut16_t
 );

665 
SEPDblBuffAddr
(
ut8_t
 , 
ut16_t
 , uint16_t );

666 
ut16_t
 
GEPDblBuf0Addr
(
ut8_t
 );

667 
ut16_t
 
GEPDblBuf1Addr
(
ut8_t
 );

668 
SEPDblBuffCou
(
ut8_t
 , ut8_ , 
ut16_t
 );

669 
SEPDblBuf0Cou
(
ut8_t
 , ut8_ , 
ut16_t
 );

670 
SEPDblBuf1Cou
(
ut8_t
 , ut8_ , 
ut16_t
 );

671 
ut16_t
 
GEPDblBuf0Cou
(
ut8_t
 );

672 
ut16_t
 
GEPDblBuf1Cou
(
ut8_t
 );

673 
EP_DBUF_DIR
 
GEPDblBufD
(
ut8_t
 );

674 
FeUrBufr
(
ut8_t
 
bEpNum
 , ut8_
bD
);

675 
ut16_t
 
ToWd
(
ut8_t
, uint8_t);

676 
ut16_t
 
BySw
(uint16_t);

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_sil.h

30 #ide
__USB_SIL_H


31 
	#__USB_SIL_H


	)

39 
ut32_t
 
USB_SIL_In
();

40 
ut32_t
 
USB_SIL_Wre
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
, ut32_
wBufrSize
);

41 
ut32_t
 
USB_SIL_Rd
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
);

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_type.h

30 #ide
__USB_TYPE_H


31 
	#__USB_TYPE_H


	)

34 
	~"usb_cf.h
"

38 #ide
NULL


39 
	#NULL
 ((*)0)

	)

44 
	mFALSE
 = 0, 
	mTRUE
 = !
FALSE


46 
	tbo
;

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\HW_CON~1.C

30 
	~"m32_.h
"

31 
	~"usb_lib.h
"

32 
	~"usb_.h
"

33 
	~"usb_desc.h
"

34 
	~"hw_cfig.h
"

35 
	~"usb_pwr.h
"

41 
EStus
 
	gHSESUpStus
;

42 
EXTI_InTyDef
 
	gEXTI_InSuu
;

43 
__IO
 
ut32_t
 
ck_
;

44 
__IO
 
ut8_t
 
Sd_Bufr
[
VIRTUAL_COM_PORT_DATA_SIZE
] ;

45 
__IO
 
ut32_t
 
ck_ive
;

46 
__IO
 
ut8_t
 
Reive_ngth
;

48 
ut8_t
 
	gReive_Bufr
[64];

49 
ut32_t
 
	gSd_ngth
;

50 
IToUnicode
 (
ut32_t
 
vue
 , 
ut8_t
 *
pbuf
 , ut8_
n
);

53 
LINE_CODING
 
lecodg
;

63 
	$S_Syem
()

65 #i!
	`defed
(
STM32L1XX_MD
&& !defed(
STM32L1XX_HD
&& !defed(
STM32L1XX_MD_PLUS
)

66 
GPIO_InTyDef
 
GPIO_InSuu
;

69 #i
	`defed
(
USB_USE_EXTERNAL_PULLUP
)

70 
GPIO_InTyDef
 
GPIO_InSuu
;

79 #i
	`defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
)|| defed(
STM32L1XX_MD_PLUS
|| defed(
STM32F37X
|| defed(
STM32F30X
)

81 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

84 #i!
	`defed
(
STM32L1XX_MD
&& !defed(
STM32L1XX_HD
&& !defed(
STM32L1XX_MD_PLUS
&& !defed(
STM32F37X
&& !defed(
STM32F30X
)

86 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_GPIO_DISCONNECT
, 
ENABLE
);

89 
GPIO_InSuu
.
GPIO_P
 = 
USB_DISCONNECT_PIN
;

90 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

91 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_Out_OD
;

92 
	`GPIO_In
(
USB_DISCONNECT
, &
GPIO_InSuu
);

95 #i
	`defed
(
USB_USE_EXTERNAL_PULLUP
)

97 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIO_DISCONNECT
, 
ENABLE
);

100 
GPIO_InSuu
.
GPIO_P
 = 
USB_DISCONNECT_PIN
;

101 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

102 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

103 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

104 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

105 
	`GPIO_In
(
USB_DISCONNECT
, &
GPIO_InSuu
);

108 #i
	`defed
(
STM32F37X
|| defed(
STM32F30X
)

111 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIO_DISCONNECT
, 
ENABLE
);

114 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_GPIOA
, 
ENABLE
);

115 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_11
 | 
GPIO_P_12
;

116 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

117 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

118 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

119 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

120 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

123 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour11
, 
GPIO_AF_14
);

124 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour12
, 
GPIO_AF_14
);

127 
GPIO_InSuu
.
GPIO_P
 = 
USB_DISCONNECT_PIN
;

128 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

129 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

130 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

131 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

132 
	`GPIO_In
(
USB_DISCONNECT
, &
GPIO_InSuu
);

136 
	`EXTI_CˬITPdgB
(
EXTI_Le18
);

137 
EXTI_InSuu
.
EXTI_Le
 = 
EXTI_Le18
;

138 
EXTI_InSuu
.
EXTI_Trigg
 = 
EXTI_Trigg_Risg
;

139 
EXTI_InSuu
.
EXTI_LeCmd
 = 
ENABLE
;

140 
	`EXTI_In
(&
EXTI_InSuu
);

141 
	}
}

149 
	$S_USBClock
()

151 #i
	`defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
|| defed(
STM32L1XX_MD_PLUS
)

153 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USB
, 
ENABLE
);

157 
	`RCC_USBCLKCfig
(
RCC_USBCLKSour_PLLCLK_1Div5
);

160 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USB
, 
ENABLE
);

162 
	}
}

170 
	$E_LowPowMode
()

173 
bDeviS
 = 
SUSPENDED
;

174 
	}
}

182 
	$Lve_LowPowMode
()

184 
DEVICE_INFO
 *
pInfo
 = &
Devi_Info
;

187 i(
pInfo
->
Cut_Cfiguti
 != 0)

190 
bDeviS
 = 
CONFIGURED
;

194 
bDeviS
 = 
ATTACHED
;

197 
	`SyemIn
();

198 
	}
}

206 
	$USB_Irus_Cfig
()

208 
NVIC_InTyDef
 
NVIC_InSuu
;

211 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_2
);

213 #i
	`defed
(
STM32L1XX_MD
)|| defed(
STM32L1XX_HD
|| defed(
STM32L1XX_MD_PLUS
)

215 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USB_LP_IRQn
;

216 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 2;

217 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

218 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

219 
	`NVIC_In
(&
NVIC_InSuu
);

222 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USB_FS_WKUP_IRQn
;

223 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

224 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

225 
	`NVIC_In
(&
NVIC_InSuu
);

227 #i
	`defed
(
STM32F37X
)

229 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USB_LP_IRQn
;

230 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 2;

231 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

232 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

233 
	`NVIC_In
(&
NVIC_InSuu
);

236 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USBWakeUp_IRQn
;

237 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

238 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

239 
	`NVIC_In
(&
NVIC_InSuu
);

243 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USB_LP_CAN1_RX0_IRQn
;

244 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 2;

245 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

246 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

247 
	`NVIC_In
(&
NVIC_InSuu
);

250 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USBWakeUp_IRQn
;

251 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

252 
	`NVIC_In
(&
NVIC_InSuu
);

254 
	}
}

262 
	$USB_Cab_Cfig
 (
FuniڮS
 
NewS
)

264 #i
	`defed
(
STM32L1XX_MD
|| defed (
STM32L1XX_HD
)|| (
STM32L1XX_MD_PLUS
)

265 i(
NewS
 !
DISABLE
)

267 
STM32L15_USB_CONNECT
;

271 
STM32L15_USB_DISCONNECT
;

275 i(
NewS
 !
DISABLE
)

277 
	`GPIO_RetBs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
);

281 
	`GPIO_SBs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
);

284 
	}
}

293 
	$G_SlNum
()

295 
ut32_t
 
Devi_Sl0
, 
Devi_Sl1
, 
Devi_Sl2
;

297 
Devi_Sl0
 = *(
ut32_t
*)
ID1
;

298 
Devi_Sl1
 = *(
ut32_t
*)
ID2
;

299 
Devi_Sl2
 = *(
ut32_t
*)
ID3
;

301 
Devi_Sl0
 +
Devi_Sl2
;

303 i(
Devi_Sl0
 != 0)

305 
	`IToUnicode
 (
Devi_Sl0
, &
Vtu_Com_Pt_SgSl
[2] , 8);

306 
	`IToUnicode
 (
Devi_Sl1
, &
Vtu_Com_Pt_SgSl
[18], 4);

308 
	}
}

317 
	$IToUnicode
 (
ut32_t
 
vue
 , 
ut8_t
 *
pbuf
 , ut8_
n
)

319 
ut8_t
 
idx
 = 0;

321  
idx
 = 0 ; idx < 
n
 ; idx ++)

323 if((
vue
 >> 28)) < 0xA )

325 
pbuf
[ 2* 
idx
] = (
vue
 >> 28) + '0';

329 
pbuf
[2* 
idx
] = (
vue
 >> 28) + 'A' - 10;

332 
vue
 = value << 4;

334 
pbuf
[ 2* 
idx
 + 1] = 0;

336 
	}
}

345 
ut32_t
 
	$CDC_Sd_DATA
 (
ut8_t
 *
rBufr
, ut8_
Sd_ngth
)

348 if(
Sd_ngth
 < 
VIRTUAL_COM_PORT_DATA_SIZE
)

351 
ck_
 = 0;

353 
	`UrToPMABufrCy
((*)
rBufr
, 
ENDP1_TXADDR
, 
Sd_ngth
);

354 
	`SEPTxCou
(
ENDP1
, 
Sd_ngth
);

355 
	`SEPTxVid
(
ENDP1
);

362 
	}
}

371 
ut32_t
 
	$CDC_Reive_DATA
()

374 
ck_ive
 = 0;

375 
	`SEPRxVid
(
ENDP3
);

377 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\ST172A~1.C

57 
	~"m3210b_ev_i_sd.h
"

124 
	$SD_DeIn
()

126 
	`SD_LowLev_DeIn
();

127 
	}
}

136 
SD_E
 
	$SD_In
()

138 
ut32_t
 
i
 = 0;

141 
	`SD_LowLev_In
();

144 
	`SD_CS_HIGH
();

148 
i
 = 0; i <= 9; i++)

151 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

155  (
	`SD_GoIdS
());

156 
	}
}

163 
ut8_t
 
	$SD_De
()

165 
__IO
 
ut8_t
 
us
 = 
SD_PRESENT
;

168 i(
	`GPIO_RdIutDa
(
SD_DETECT_GPIO_PORT
& 
SD_DETECT_PIN
)

170 
us
 = 
SD_NOT_PRESENT
;

172  
us
;

173 
	}
}

183 
SD_E
 
	$SD_GCdInfo
(
SD_CdInfo
 *
rdfo
)

185 
SD_E
 
us
 = 
SD_RESPONSE_FAILURE
;

187 
us
 = 
	`SD_GCSDRegi
(&(
rdfo
->
SD_csd
));

188 
us
 = 
	`SD_GCIDRegi
(&(
rdfo
->
SD_cid
));

189 
rdfo
->
CdCacy
 = (rdfo->
SD_csd
.
DeviSize
 + 1) ;

190 
rdfo
->
CdCacy
 *(1 << (rdfo->
SD_csd
.
DeviSizeMul
 + 2));

191 
rdfo
->
CdBlockSize
 = 1 << (rdfo->
SD_csd
.
RdBlockL
);

192 
rdfo
->
CdCacy
 *rdfo->
CdBlockSize
;

195  
us
;

196 
	}
}

208 
SD_E
 
	$SD_RdBlock
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
BlockSize
)

210 
ut32_t
 
i
 = 0;

211 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

214 
	`SD_CS_LOW
();

217 
	`SD_SdCmd
(
SD_CMD_READ_SINGLE_BLOCK
, 
RdAddr
, 0xFF);

220 i(!
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

223 i(!
	`SD_GReڣ
(
SD_START_DATA_SINGLE_BLOCK_READ
))

226 
i
 = 0; i < 
BlockSize
; i++)

229 *
pBufr
 = 
	`SD_RdBy
();

232 
pBufr
++;

235 
	`SD_RdBy
();

236 
	`SD_RdBy
();

238 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

242 
	`SD_CS_HIGH
();

245 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

248  
rvue
;

249 
	}
}

262 
SD_E
 
	$SD_RdMuiBlocks
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
BlockSize
, ut32_
NumbOfBlocks
)

264 
ut32_t
 
i
 = 0, 
Offt
 = 0;

265 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

268 
	`SD_CS_LOW
();

270 
NumbOfBlocks
--)

273 
	`SD_SdCmd
 (
SD_CMD_READ_SINGLE_BLOCK
, 
RdAddr
 + 
Offt
, 0xFF);

275 i(
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

277  
SD_RESPONSE_FAILURE
;

280 i(!
	`SD_GReڣ
(
SD_START_DATA_SINGLE_BLOCK_READ
))

283 
i
 = 0; i < 
BlockSize
; i++)

286 *
pBufr
 = 
	`SD_RdBy
();

288 
pBufr
++;

291 
Offt
 += 512;

293 
	`SD_RdBy
();

294 
	`SD_RdBy
();

296 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

301 
rvue
 = 
SD_RESPONSE_FAILURE
;

305 
	`SD_CS_HIGH
();

307 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

309  
rvue
;

310 
	}
}

322 
SD_E
 
	$SD_WreBlock
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
BlockSize
)

324 
ut32_t
 
i
 = 0;

325 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

328 
	`SD_CS_LOW
();

331 
	`SD_SdCmd
(
SD_CMD_WRITE_SINGLE_BLOCK
, 
WreAddr
, 0xFF);

334 i(!
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

337 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

340 
	`SD_WreBy
(0xFE);

343 
i
 = 0; i < 
BlockSize
; i++)

346 
	`SD_WreBy
(*
pBufr
);

348 
pBufr
++;

351 
	`SD_RdBy
();

352 
	`SD_RdBy
();

355 i(
	`SD_GDaReڣ
(=
SD_DATA_OK
)

357 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

361 
	`SD_CS_HIGH
();

363 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

366  
rvue
;

367 
	}
}

380 
SD_E
 
	$SD_WreMuiBlocks
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
BlockSize
, ut32_
NumbOfBlocks
)

382 
ut32_t
 
i
 = 0, 
Offt
 = 0;

383 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

386 
	`SD_CS_LOW
();

388 
NumbOfBlocks
--)

391 
	`SD_SdCmd
(
SD_CMD_WRITE_SINGLE_BLOCK
, 
WreAddr
 + 
Offt
, 0xFF);

393 i(
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

395  
SD_RESPONSE_FAILURE
;

398 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

400 
	`SD_WreBy
(
SD_START_DATA_SINGLE_BLOCK_WRITE
);

402 
i
 = 0; i < 
BlockSize
; i++)

405 
	`SD_WreBy
(*
pBufr
);

407 
pBufr
++;

410 
Offt
 += 512;

412 
	`SD_RdBy
();

413 
	`SD_RdBy
();

415 i(
	`SD_GDaReڣ
(=
SD_DATA_OK
)

418 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

423 
rvue
 = 
SD_RESPONSE_FAILURE
;

427 
	`SD_CS_HIGH
();

429 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

431  
rvue
;

432 
	}
}

443 
SD_E
 
	$SD_GCSDRegi
(
SD_CSD
* 
SD_csd
)

445 
ut32_t
 
i
 = 0;

446 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

447 
ut8_t
 
CSD_Tab
[16];

450 
	`SD_CS_LOW
();

452 
	`SD_SdCmd
(
SD_CMD_SEND_CSD
, 0, 0xFF);

454 i(!
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

456 i(!
	`SD_GReڣ
(
SD_START_DATA_SINGLE_BLOCK_READ
))

458 
i
 = 0; i < 16; i++)

461 
CSD_Tab
[
i
] = 
	`SD_RdBy
();

465 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

466 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

468 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

471 
	`SD_CS_HIGH
();

473 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

476 
SD_csd
->
CSDSu
 = (
CSD_Tab
[0] & 0xC0) >> 6;

477 
SD_csd
->
SysScVsi
 = (
CSD_Tab
[0] & 0x3C) >> 2;

478 
SD_csd
->
Rerved1
 = 
CSD_Tab
[0] & 0x03;

481 
SD_csd
->
TAAC
 = 
CSD_Tab
[1];

484 
SD_csd
->
NSAC
 = 
CSD_Tab
[2];

487 
SD_csd
->
MaxBusClkFc
 = 
CSD_Tab
[3];

490 
SD_csd
->
CdComdCss
 = 
CSD_Tab
[4] << 4;

493 
SD_csd
->
CdComdCss
 |(
CSD_Tab
[5] & 0xF0) >> 4;

494 
SD_csd
->
RdBlockL
 = 
CSD_Tab
[5] & 0x0F;

497 
SD_csd
->
PtBlockRd
 = (
CSD_Tab
[6] & 0x80) >> 7;

498 
SD_csd
->
WrBlockMilign
 = (
CSD_Tab
[6] & 0x40) >> 6;

499 
SD_csd
->
RdBlockMilign
 = (
CSD_Tab
[6] & 0x20) >> 5;

500 
SD_csd
->
DSRIm
 = (
CSD_Tab
[6] & 0x10) >> 4;

501 
SD_csd
->
Rerved2
 = 0;

503 
SD_csd
->
DeviSize
 = (
CSD_Tab
[6] & 0x03) << 10;

506 
SD_csd
->
DeviSize
 |(
CSD_Tab
[7]) << 2;

509 
SD_csd
->
DeviSize
 |(
CSD_Tab
[8] & 0xC0) >> 6;

511 
SD_csd
->
MaxRdCutVDDM
 = (
CSD_Tab
[8] & 0x38) >> 3;

512 
SD_csd
->
MaxRdCutVDDMax
 = (
CSD_Tab
[8] & 0x07);

515 
SD_csd
->
MaxWrCutVDDM
 = (
CSD_Tab
[9] & 0xE0) >> 5;

516 
SD_csd
->
MaxWrCutVDDMax
 = (
CSD_Tab
[9] & 0x1C) >> 2;

517 
SD_csd
->
DeviSizeMul
 = (
CSD_Tab
[9] & 0x03) << 1;

519 
SD_csd
->
DeviSizeMul
 |(
CSD_Tab
[10] & 0x80) >> 7;

521 
SD_csd
->
EGrSize
 = (
CSD_Tab
[10] & 0x40) >> 6;

522 
SD_csd
->
EGrMul
 = (
CSD_Tab
[10] & 0x3F) << 1;

525 
SD_csd
->
EGrMul
 |(
CSD_Tab
[11] & 0x80) >> 7;

526 
SD_csd
->
WrPreGrSize
 = (
CSD_Tab
[11] & 0x7F);

529 
SD_csd
->
WrPreGrEb
 = (
CSD_Tab
[12] & 0x80) >> 7;

530 
SD_csd
->
MDeECC
 = (
CSD_Tab
[12] & 0x60) >> 5;

531 
SD_csd
->
WrSedFa
 = (
CSD_Tab
[12] & 0x1C) >> 2;

532 
SD_csd
->
MaxWrBlockL
 = (
CSD_Tab
[12] & 0x03) << 2;

535 
SD_csd
->
MaxWrBlockL
 |(
CSD_Tab
[13] & 0xC0) >> 6;

536 
SD_csd
->
WreBlockPaPtl
 = (
CSD_Tab
[13] & 0x20) >> 5;

537 
SD_csd
->
Rerved3
 = 0;

538 
SD_csd
->
CڋPreAli
 = (
CSD_Tab
[13] & 0x01);

541 
SD_csd
->
FeFmGrou
 = (
CSD_Tab
[14] & 0x80) >> 7;

542 
SD_csd
->
CyFg
 = (
CSD_Tab
[14] & 0x40) >> 6;

543 
SD_csd
->
PmWrPre
 = (
CSD_Tab
[14] & 0x20) >> 5;

544 
SD_csd
->
TempWrPre
 = (
CSD_Tab
[14] & 0x10) >> 4;

545 
SD_csd
->
FeFm
 = (
CSD_Tab
[14] & 0x0C) >> 2;

546 
SD_csd
->
ECC
 = (
CSD_Tab
[14] & 0x03);

549 
SD_csd
->
CSD_CRC
 = (
CSD_Tab
[15] & 0xFE) >> 1;

550 
SD_csd
->
Rerved4
 = 1;

553  
rvue
;

554 
	}
}

565 
SD_E
 
	$SD_GCIDRegi
(
SD_CID
* 
SD_cid
)

567 
ut32_t
 
i
 = 0;

568 
SD_E
 
rvue
 = 
SD_RESPONSE_FAILURE
;

569 
ut8_t
 
CID_Tab
[16];

572 
	`SD_CS_LOW
();

575 
	`SD_SdCmd
(
SD_CMD_SEND_CID
, 0, 0xFF);

578 i(!
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
))

580 i(!
	`SD_GReڣ
(
SD_START_DATA_SINGLE_BLOCK_READ
))

583 
i
 = 0; i < 16; i++)

585 
CID_Tab
[
i
] = 
	`SD_RdBy
();

589 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

590 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

592 
rvue
 = 
SD_RESPONSE_NO_ERROR
;

595 
	`SD_CS_HIGH
();

597 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

600 
SD_cid
->
MuurID
 = 
CID_Tab
[0];

603 
SD_cid
->
OEM_AliID
 = 
CID_Tab
[1] << 8;

606 
SD_cid
->
OEM_AliID
 |
CID_Tab
[2];

609 
SD_cid
->
ProdName1
 = 
CID_Tab
[3] << 24;

612 
SD_cid
->
ProdName1
 |
CID_Tab
[4] << 16;

615 
SD_cid
->
ProdName1
 |
CID_Tab
[5] << 8;

618 
SD_cid
->
ProdName1
 |
CID_Tab
[6];

621 
SD_cid
->
ProdName2
 = 
CID_Tab
[7];

624 
SD_cid
->
ProdRev
 = 
CID_Tab
[8];

627 
SD_cid
->
ProdSN
 = 
CID_Tab
[9] << 24;

630 
SD_cid
->
ProdSN
 |
CID_Tab
[10] << 16;

633 
SD_cid
->
ProdSN
 |
CID_Tab
[11] << 8;

636 
SD_cid
->
ProdSN
 |
CID_Tab
[12];

639 
SD_cid
->
Rerved1
 |(
CID_Tab
[13] & 0xF0) >> 4;

640 
SD_cid
->
MuDe
 = (
CID_Tab
[13] & 0x0F) << 8;

643 
SD_cid
->
MuDe
 |
CID_Tab
[14];

646 
SD_cid
->
CID_CRC
 = (
CID_Tab
[15] & 0xFE) >> 1;

647 
SD_cid
->
Rerved2
 = 1;

650  
rvue
;

651 
	}
}

660 
	$SD_SdCmd
(
ut8_t
 
Cmd
, 
ut32_t
 
Arg
, ut8_
Crc
)

662 
ut32_t
 
i
 = 0x00;

664 
ut8_t
 
Fme
[6];

666 
Fme
[0] = (
Cmd
 | 0x40);

668 
Fme
[1] = (
ut8_t
)(
Arg
 >> 24);

670 
Fme
[2] = (
ut8_t
)(
Arg
 >> 16);

672 
Fme
[3] = (
ut8_t
)(
Arg
 >> 8);

674 
Fme
[4] = (
ut8_t
)(
Arg
);

676 
Fme
[5] = (
Crc
);

678 
i
 = 0; i < 6; i++)

680 
	`SD_WreBy
(
Fme
[
i
]);

682 
	}
}

693 
ut8_t
 
	$SD_GDaReڣ
()

695 
ut32_t
 
i
 = 0;

696 
ut8_t
 
ڣ
, 
rvue
;

698 
i
 <= 64)

701 
ڣ
 = 
	`SD_RdBy
();

703 
ڣ
 &= 0x1F;

704 
ڣ
)

706 
SD_DATA_OK
:

708 
rvue
 = 
SD_DATA_OK
;

711 
SD_DATA_CRC_ERROR
:

712  
SD_DATA_CRC_ERROR
;

713 
SD_DATA_WRITE_ERROR
:

714  
SD_DATA_WRITE_ERROR
;

717 
rvue
 = 
SD_DATA_OTHER_ERROR
;

722 i(
rvue
 =
SD_DATA_OK
)

725 
i
++;

729 
	`SD_RdBy
() == 0);

732  
ڣ
;

733 
	}
}

742 
SD_E
 
	$SD_GReڣ
(
ut8_t
 
Reڣ
)

744 
ut32_t
 
Cou
 = 0xFFF;

747 (
	`SD_RdBy
(!
Reڣ
&& 
Cou
)

749 
Cou
--;

751 i(
Cou
 == 0)

754  
SD_RESPONSE_FAILURE
;

759  
SD_RESPONSE_NO_ERROR
;

761 
	}
}

768 
ut16_t
 
	$SD_GStus
()

770 
ut16_t
 
Stus
 = 0;

773 
	`SD_CS_LOW
();

776 
	`SD_SdCmd
(
SD_CMD_SEND_STATUS
, 0, 0xFF);

778 
Stus
 = 
	`SD_RdBy
();

779 
Stus
 |(
ut16_t
)(
	`SD_RdBy
() << 8);

782 
	`SD_CS_HIGH
();

785 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

787  
Stus
;

788 
	}
}

797 
SD_E
 
	$SD_GoIdS
()

800 
	`SD_CS_LOW
();

803 
	`SD_SdCmd
(
SD_CMD_GO_IDLE_STATE
, 0, 0x95);

806 i(
	`SD_GReڣ
(
SD_IN_IDLE_STATE
))

809  
SD_RESPONSE_FAILURE
;

815 
	`SD_CS_HIGH
();

818 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

821 
	`SD_CS_LOW
();

824 
	`SD_SdCmd
(
SD_CMD_SEND_OP_COND
, 0, 0xFF);

827 
	`SD_GReڣ
(
SD_RESPONSE_NO_ERROR
));

830 
	`SD_CS_HIGH
();

833 
	`SD_WreBy
(
SD_DUMMY_BYTE
);

835  
SD_RESPONSE_NO_ERROR
;

836 
	}
}

843 
ut8_t
 
	$SD_WreBy
(
ut8_t
 
Da
)

846 
	`SPI_I2S_GFgStus
(
SD_SPI
, 
SPI_I2S_FLAG_TXE
=
RESET
)

851 
	`SPI_I2S_SdDa
(
SD_SPI
, 
Da
);

854 
	`SPI_I2S_GFgStus
(
SD_SPI
, 
SPI_I2S_FLAG_RXNE
=
RESET
)

859  (
ut8_t
)
	`SPI_I2S_ReiveDa
(
SD_SPI
);

860 
	}
}

867 
ut8_t
 
	$SD_RdBy
()

869 
ut8_t
 
Da
 = 0;

872 
	`SPI_I2S_GFgStus
(
SD_SPI
, 
SPI_I2S_FLAG_TXE
=
RESET
)

876 
	`SPI_I2S_SdDa
(
SD_SPI
, 
SD_DUMMY_BYTE
);

879 
	`SPI_I2S_GFgStus
(
SD_SPI
, 
SPI_I2S_FLAG_RXNE
=
RESET
)

883 
Da
 = (
ut8_t
)
	`SPI_I2S_ReiveDa
(
SD_SPI
);

886  
Da
;

887 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STARTU~1.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv7
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0xC00

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


75 .
MemMage_Hdr


76 .
BusFau_Hdr


77 .
UgeFau_Hdr


82 .
SVC_Hdr


83 .
DebugM_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
TAMPER_IRQHdr


92 .
RTC_IRQHdr


93 .
FLASH_IRQHdr


94 .
RCC_IRQHdr


95 .
EXTI0_IRQHdr


96 .
EXTI1_IRQHdr


97 .
EXTI2_IRQHdr


98 .
EXTI3_IRQHdr


99 .
EXTI4_IRQHdr


100 .
DMA1_Chl1_IRQHdr


101 .
DMA1_Chl2_IRQHdr


102 .
DMA1_Chl3_IRQHdr


103 .
DMA1_Chl4_IRQHdr


104 .
DMA1_Chl5_IRQHdr


105 .
DMA1_Chl6_IRQHdr


106 .
DMA1_Chl7_IRQHdr


107 .
ADC1_2_IRQHdr


108 .
USB_HP_CAN1_TX_IRQHdr


109 .
USB_LP_CAN1_RX0_IRQHdr


110 .
CAN1_RX1_IRQHdr


111 .
CAN1_SCE_IRQHdr


112 .
EXTI9_5_IRQHdr


113 .
TIM1_BRK_IRQHdr


114 .
TIM1_UP_IRQHdr


115 .
TIM1_TRG_COM_IRQHdr


116 .
TIM1_CC_IRQHdr


117 .
TIM2_IRQHdr


118 .
TIM3_IRQHdr


119 .
TIM4_IRQHdr


120 .
I2C1_EV_IRQHdr


121 .
I2C1_ER_IRQHdr


122 .
I2C2_EV_IRQHdr


123 .
I2C2_ER_IRQHdr


124 .
SPI1_IRQHdr


125 .
SPI2_IRQHdr


126 .
USART1_IRQHdr


127 .
USART2_IRQHdr


128 .
USART3_IRQHdr


129 .
EXTI15_10_IRQHdr


130 .
RTCArm_IRQHdr


131 .
USBWakeUp_IRQHdr


133 .
size
 
__i_ve
, . - 
	g__i_ve


135 .
	gxt


136 .
	gthumb


137 .
	gthumb_func


138 .
	gign
 2

139 .
globl
 
	gRet_Hdr


140 .
ty
 
	gRet_Hdr
, %
funi


141 
	gRet_Hdr
:

149 
ldr
 
r1
, =
__ext


150 
ldr
 
r2
, =
__da_t__


151 
ldr
 
r3
, =
__da_d__


157 .
ash_to_m_lo
:

158 
cmp
 
r2
, 
r3


159 

 



160 
ldt
 
	gr0
, [
r1
], #4

161 
t
 
	gr0
, [
r2
], #4

162 
	gb
 .
	gash_to_m_lo


164 
subs
 
	gr3
, 
r2


165 
	gb
 .
	gash_to_m_lo_d


166 .
	gash_to_m_lo
:

167 
subs
 
r3
, #4

168 
ldr
 
	gr0
, [
r1
, 
r3
]

169 
r
 
	gr0
, [
r2
, 
r3
]

170 
	gbgt
 .
	gash_to_m_lo


171 .
	gash_to_m_lo_d
:

174 #ide
__NO_SYSTEM_INIT


175 
ldr
 
r0
, =
SyemIn


176 
blx
 
r0


179 
ldr
 
r0
, =
_t


180 
bx
 
r0


181 .
po


182 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


187 .
	gign
 1

188 .
	gthumb_func


189 .
wk
 
	g_t


190 .
ty
 
	g_t
, %
funi


191 
	g_t
:

194 
ldr
 
r1
, = 
__bss_t__


195 
ldr
 
r2
, = 
__bss_d__


196 
movs
 
r3
, #0

197 
	gb
 .
	gfl_zo_bss


198 .
	glo_zo_bss
:

199 
r
 
r3
, [
r1
], #4

201 .
	gfl_zo_bss
:

202 
cmp
 
r1
, 
r2


203 
	gbcc
 .
lo_zo_bss


206 
bl
 
ma


207 
	gb
 .

208 .
size
 
	g_t
, . - _start

213 .
mao
 
def_q_hdr
 
	ghdr_me


214 .
	gign
 1

215 .
	gthumb_func


216 .
	gwk
 \
	ghdr_me


217 .
	gty
 \
	ghdr_me
, %
	gfuni


218 \
	ghdr_me
 :

219 
b
 .

220 .
size
 \
hdr_me
, . - \
	ghdr_me


221 .
dm


223 
def_q_hdr
 
NMI_Hdr


224 
def_q_hdr
 
HdFau_Hdr


225 
def_q_hdr
 
MemMage_Hdr


226 
def_q_hdr
 
BusFau_Hdr


227 
def_q_hdr
 
UgeFau_Hdr


228 
def_q_hdr
 
SVC_Hdr


229 
def_q_hdr
 
DebugM_Hdr


230 
def_q_hdr
 
PdSV_Hdr


231 
def_q_hdr
 
SysTick_Hdr


232 
def_q_hdr
 
Deu_Hdr


235 
def_q_hdr
 
WWDG_IRQHdr


236 
def_q_hdr
 
PVD_IRQHdr


237 
def_q_hdr
 
TAMPER_IRQHdr


238 
def_q_hdr
 
RTC_IRQHdr


239 
def_q_hdr
 
FLASH_IRQHdr


240 
def_q_hdr
 
RCC_IRQHdr


241 
def_q_hdr
 
EXTI0_IRQHdr


242 
def_q_hdr
 
EXTI1_IRQHdr


243 
def_q_hdr
 
EXTI2_IRQHdr


244 
def_q_hdr
 
EXTI3_IRQHdr


245 
def_q_hdr
 
EXTI4_IRQHdr


246 
def_q_hdr
 
DMA1_Chl1_IRQHdr


247 
def_q_hdr
 
DMA1_Chl2_IRQHdr


248 
def_q_hdr
 
DMA1_Chl3_IRQHdr


249 
def_q_hdr
 
DMA1_Chl4_IRQHdr


250 
def_q_hdr
 
DMA1_Chl5_IRQHdr


251 
def_q_hdr
 
DMA1_Chl6_IRQHdr


252 
def_q_hdr
 
DMA1_Chl7_IRQHdr


253 
def_q_hdr
 
ADC1_2_IRQHdr


254 
def_q_hdr
 
USB_HP_CAN1_TX_IRQHdr


255 
def_q_hdr
 
USB_LP_CAN1_RX0_IRQHdr


256 
def_q_hdr
 
CAN1_RX1_IRQHdr


257 
def_q_hdr
 
CAN1_SCE_IRQHdr


258 
def_q_hdr
 
EXTI9_5_IRQHdr


259 
def_q_hdr
 
TIM1_BRK_IRQHdr


260 
def_q_hdr
 
TIM1_UP_IRQHdr


261 
def_q_hdr
 
TIM1_TRG_COM_IRQHdr


262 
def_q_hdr
 
TIM1_CC_IRQHdr


263 
def_q_hdr
 
TIM2_IRQHdr


264 
def_q_hdr
 
TIM3_IRQHdr


265 
def_q_hdr
 
TIM4_IRQHdr


266 
def_q_hdr
 
I2C1_EV_IRQHdr


267 
def_q_hdr
 
I2C1_ER_IRQHdr


268 
def_q_hdr
 
I2C2_EV_IRQHdr


269 
def_q_hdr
 
I2C2_ER_IRQHdr


270 
def_q_hdr
 
SPI1_IRQHdr


271 
def_q_hdr
 
SPI2_IRQHdr


272 
def_q_hdr
 
USART1_IRQHdr


273 
def_q_hdr
 
USART2_IRQHdr


274 
def_q_hdr
 
USART3_IRQHdr


275 
def_q_hdr
 
EXTI15_10_IRQHdr


276 
def_q_hdr
 
RTCArm_IRQHdr


277 
def_q_hdr
 
	gUSBWakeUp_IRQHdr


279 .
	gd


	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~1.C

33 
	~"m3210b_ev.h
"

82 
GPIO_TyDef
* 
	gGPIO_PORT
[
LEDn
] = {
LED1_GPIO_PORT
, 
LED2_GPIO_PORT
, 
LED3_GPIO_PORT
,

83 
LED4_GPIO_PORT
};

84 cڡ 
ut16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED1_PIN
, 
LED2_PIN
, 
LED3_PIN
,

85 
LED4_PIN
};

86 cڡ 
ut32_t
 
	gGPIO_CLK
[
LEDn
] = {
LED1_GPIO_CLK
, 
LED2_GPIO_CLK
, 
LED3_GPIO_CLK
,

87 
LED4_GPIO_CLK
};

89 
GPIO_TyDef
* 
	gBUTTON_PORT
[
BUTTONn
] = {
WAKEUP_BUTTON_GPIO_PORT
, 
TAMPER_BUTTON_GPIO_PORT
,

90 
KEY_BUTTON_GPIO_PORT
, 
RIGHT_BUTTON_GPIO_PORT
,

91 
LEFT_BUTTON_GPIO_PORT
, 
UP_BUTTON_GPIO_PORT
,

92 
DOWN_BUTTON_GPIO_PORT
, 
SEL_BUTTON_GPIO_PORT
};

94 cڡ 
ut16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
WAKEUP_BUTTON_PIN
, 
TAMPER_BUTTON_PIN
,

95 
KEY_BUTTON_PIN
, 
RIGHT_BUTTON_PIN
,

96 
LEFT_BUTTON_PIN
, 
UP_BUTTON_PIN
,

97 
DOWN_BUTTON_PIN
, 
SEL_BUTTON_PIN
};

99 cڡ 
ut32_t
 
	gBUTTON_CLK
[
BUTTONn
] = {
WAKEUP_BUTTON_GPIO_CLK
, 
TAMPER_BUTTON_GPIO_CLK
,

100 
KEY_BUTTON_GPIO_CLK
, 
RIGHT_BUTTON_GPIO_CLK
,

101 
LEFT_BUTTON_GPIO_CLK
, 
UP_BUTTON_GPIO_CLK
,

102 
DOWN_BUTTON_GPIO_CLK
, 
SEL_BUTTON_GPIO_CLK
};

104 cڡ 
ut16_t
 
	gBUTTON_EXTI_LINE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_LINE
,

105 
TAMPER_BUTTON_EXTI_LINE
,

106 
KEY_BUTTON_EXTI_LINE
,

107 
RIGHT_BUTTON_EXTI_LINE
,

108 
LEFT_BUTTON_EXTI_LINE
,

109 
UP_BUTTON_EXTI_LINE
,

110 
DOWN_BUTTON_EXTI_LINE
,

111 
SEL_BUTTON_EXTI_LINE
};

113 cڡ 
ut16_t
 
	gBUTTON_PORT_SOURCE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_PORT_SOURCE
,

114 
TAMPER_BUTTON_EXTI_PORT_SOURCE
,

115 
KEY_BUTTON_EXTI_PORT_SOURCE
,

116 
RIGHT_BUTTON_EXTI_PORT_SOURCE
,

117 
LEFT_BUTTON_EXTI_PORT_SOURCE
,

118 
UP_BUTTON_EXTI_PORT_SOURCE
,

119 
DOWN_BUTTON_EXTI_PORT_SOURCE
,

120 
SEL_BUTTON_EXTI_PORT_SOURCE
};

122 cڡ 
ut16_t
 
	gBUTTON_PIN_SOURCE
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_PIN_SOURCE
,

123 
TAMPER_BUTTON_EXTI_PIN_SOURCE
,

124 
KEY_BUTTON_EXTI_PIN_SOURCE
,

125 
RIGHT_BUTTON_EXTI_PIN_SOURCE
,

126 
LEFT_BUTTON_EXTI_PIN_SOURCE
,

127 
UP_BUTTON_EXTI_PIN_SOURCE
,

128 
DOWN_BUTTON_EXTI_PIN_SOURCE
,

129 
SEL_BUTTON_EXTI_PIN_SOURCE
};

131 cڡ 
ut16_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
WAKEUP_BUTTON_EXTI_IRQn
, 
TAMPER_BUTTON_EXTI_IRQn
,

132 
KEY_BUTTON_EXTI_IRQn
, 
RIGHT_BUTTON_EXTI_IRQn
,

133 
LEFT_BUTTON_EXTI_IRQn
, 
UP_BUTTON_EXTI_IRQn
,

134 
DOWN_BUTTON_EXTI_IRQn
, 
SEL_BUTTON_EXTI_IRQn
};

136 
USART_TyDef
* 
	gCOM_USART
[
COMn
] = {
EVAL_COM1
, 
EVAL_COM2
};

138 
GPIO_TyDef
* 
	gCOM_TX_PORT
[
COMn
] = {
EVAL_COM1_TX_GPIO_PORT
, 
EVAL_COM2_TX_GPIO_PORT
};

140 
GPIO_TyDef
* 
	gCOM_RX_PORT
[
COMn
] = {
EVAL_COM1_RX_GPIO_PORT
, 
EVAL_COM2_RX_GPIO_PORT
};

142 cڡ 
ut32_t
 
	gCOM_USART_CLK
[
COMn
] = {
EVAL_COM1_CLK
, 
EVAL_COM2_CLK
};

144 cڡ 
ut32_t
 
	gCOM_TX_PORT_CLK
[
COMn
] = {
EVAL_COM1_TX_GPIO_CLK
, 
EVAL_COM2_TX_GPIO_CLK
};

146 cڡ 
ut32_t
 
	gCOM_RX_PORT_CLK
[
COMn
] = {
EVAL_COM1_RX_GPIO_CLK
, 
EVAL_COM2_RX_GPIO_CLK
};

148 cڡ 
ut16_t
 
	gCOM_TX_PIN
[
COMn
] = {
EVAL_COM1_TX_PIN
, 
EVAL_COM2_TX_PIN
};

150 cڡ 
ut16_t
 
	gCOM_RX_PIN
[
COMn
] = {
EVAL_COM1_RX_PIN
, 
EVAL_COM2_RX_PIN
};

181 
	$STM_EVAL_LEDIn
(
Led_TyDef
 
Led
)

183 
GPIO_InTyDef
 
GPIO_InSuu
;

186 
	`RCC_APB2PhClockCmd
(
GPIO_CLK
[
Led
], 
ENABLE
);

189 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_PIN
[
Led
];

190 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

191 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

193 
	`GPIO_In
(
GPIO_PORT
[
Led
], &
GPIO_InSuu
);

194 
	}
}

206 
	$STM_EVAL_LEDOn
(
Led_TyDef
 
Led
)

208 
GPIO_PORT
[
Led
]->
BSRR
 = 
GPIO_PIN
[Led];

209 
	}
}

221 
	$STM_EVAL_LEDOff
(
Led_TyDef
 
Led
)

223 
GPIO_PORT
[
Led
]->
BRR
 = 
GPIO_PIN
[Led];

224 
	}
}

236 
	$STM_EVAL_LEDTogg
(
Led_TyDef
 
Led
)

238 
GPIO_PORT
[
Led
]->
ODR
 ^
GPIO_PIN
[Led];

239 
	}
}

260 
	$STM_EVAL_PBIn
(
Bu_TyDef
 
Bu
, 
BuMode_TyDef
 
Bu_Mode
)

262 
GPIO_InTyDef
 
GPIO_InSuu
;

263 
EXTI_InTyDef
 
EXTI_InSuu
;

264 
NVIC_InTyDef
 
NVIC_InSuu
;

267 
	`RCC_APB2PhClockCmd
(
BUTTON_CLK
[
Bu
] | 
RCC_APB2Ph_AFIO
, 
ENABLE
);

270 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

271 
GPIO_InSuu
.
GPIO_P
 = 
BUTTON_PIN
[
Bu
];

272 
	`GPIO_In
(
BUTTON_PORT
[
Bu
], &
GPIO_InSuu
);

275 i(
Bu_Mode
 =
BUTTON_MODE_EXTI
)

278 
	`GPIO_EXTILeCfig
(
BUTTON_PORT_SOURCE
[
Bu
], 
BUTTON_PIN_SOURCE
[Button]);

281 
EXTI_InSuu
.
EXTI_Le
 = 
BUTTON_EXTI_LINE
[
Bu
];

282 
EXTI_InSuu
.
EXTI_Mode
 = 
EXTI_Mode_Iru
;

284 if(
Bu
 !
BUTTON_WAKEUP
)

286 
EXTI_InSuu
.
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

290 
EXTI_InSuu
.
EXTI_Trigg
 = 
EXTI_Trigg_Risg
;

292 
EXTI_InSuu
.
EXTI_LeCmd
 = 
ENABLE
;

293 
	`EXTI_In
(&
EXTI_InSuu
);

296 
NVIC_InSuu
.
NVIC_IRQChl
 = 
BUTTON_IRQn
[
Bu
];

297 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0x0F;

298 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0x0F;

299 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

301 
	`NVIC_In
(&
NVIC_InSuu
);

303 
	}
}

319 
ut32_t
 
	$STM_EVAL_PBGS
(
Bu_TyDef
 
Bu
)

321  
	`GPIO_RdIutDaB
(
BUTTON_PORT
[
Bu
], 
BUTTON_PIN
[Button]);

322 
	}
}

334 
	$STM_EVAL_COMIn
(
COM_TyDef
 
COM
, 
USART_InTyDef
* 
USART_InSu
)

336 
GPIO_InTyDef
 
GPIO_InSuu
;

339 
	`RCC_APB2PhClockCmd
(
COM_TX_PORT_CLK
[
COM
] | 
COM_RX_PORT_CLK
[COM] | 
RCC_APB2Ph_AFIO
, 
ENABLE
);

341 i(
COM
 =
COM1
)

343 
	`RCC_APB2PhClockCmd
(
COM_USART_CLK
[
COM
], 
ENABLE
);

348 
	`GPIO_PRemCfig
(
GPIO_Rem_USART2
, 
ENABLE
);

349 
	`RCC_APB1PhClockCmd
(
COM_USART_CLK
[
COM
], 
ENABLE
);

353 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

354 
GPIO_InSuu
.
GPIO_P
 = 
COM_TX_PIN
[
COM
];

355 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

356 
	`GPIO_In
(
COM_TX_PORT
[
COM
], &
GPIO_InSuu
);

360 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

361 
GPIO_InSuu
.
GPIO_P
 = 
COM_RX_PIN
[
COM
];

362 
	`GPIO_In
(
COM_RX_PORT
[
COM
], &
GPIO_InSuu
);

365 
	`USART_In
(
COM_USART
[
COM
], 
USART_InSu
);

368 
	`USART_Cmd
(
COM_USART
[
COM
], 
ENABLE
);

369 
	}
}

376 
	$SD_LowLev_DeIn
()

378 
GPIO_InTyDef
 
GPIO_InSuu
;

380 
	`SPI_Cmd
(
SD_SPI
, 
DISABLE
);

381 
	`SPI_I2S_DeIn
(
SD_SPI
);

384 
	`RCC_APB2PhClockCmd
(
SD_SPI_CLK
, 
DISABLE
);

387 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_SCK_PIN
;

388 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

389 
	`GPIO_In
(
SD_SPI_SCK_GPIO_PORT
, &
GPIO_InSuu
);

392 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_MISO_PIN
;

393 
	`GPIO_In
(
SD_SPI_MISO_GPIO_PORT
, &
GPIO_InSuu
);

396 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_MOSI_PIN
;

397 
	`GPIO_In
(
SD_SPI_MOSI_GPIO_PORT
, &
GPIO_InSuu
);

400 
GPIO_InSuu
.
GPIO_P
 = 
SD_CS_PIN
;

401 
	`GPIO_In
(
SD_CS_GPIO_PORT
, &
GPIO_InSuu
);

404 
GPIO_InSuu
.
GPIO_P
 = 
SD_DETECT_PIN
;

405 
	`GPIO_In
(
SD_DETECT_GPIO_PORT
, &
GPIO_InSuu
);

406 
	}
}

413 
	$SD_LowLev_In
()

415 
GPIO_InTyDef
 
GPIO_InSuu
;

416 
SPI_InTyDef
 
SPI_InSuu
;

420 
	`RCC_APB2PhClockCmd
(
SD_CS_GPIO_CLK
 | 
SD_SPI_MOSI_GPIO_CLK
 | 
SD_SPI_MISO_GPIO_CLK
 |

421 
SD_SPI_SCK_GPIO_CLK
 | 
SD_DETECT_GPIO_CLK
, 
ENABLE
);

424 
	`RCC_APB2PhClockCmd
(
SD_SPI_CLK
, 
ENABLE
);

428 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_SCK_PIN
;

429 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

430 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

431 
	`GPIO_In
(
SD_SPI_SCK_GPIO_PORT
, &
GPIO_InSuu
);

434 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_MOSI_PIN
;

435 
	`GPIO_In
(
SD_SPI_MOSI_GPIO_PORT
, &
GPIO_InSuu
);

438 
GPIO_InSuu
.
GPIO_P
 = 
SD_SPI_MISO_PIN
;

439 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

440 
	`GPIO_In
(
SD_SPI_MISO_GPIO_PORT
, &
GPIO_InSuu
);

443 
GPIO_InSuu
.
GPIO_P
 = 
SD_CS_PIN
;

444 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

445 
	`GPIO_In
(
SD_CS_GPIO_PORT
, &
GPIO_InSuu
);

448 
GPIO_InSuu
.
GPIO_P
 = 
SD_DETECT_PIN
;

449 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

450 
	`GPIO_In
(
SD_DETECT_GPIO_PORT
, &
GPIO_InSuu
);

453 
SPI_InSuu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

454 
SPI_InSuu
.
SPI_Mode
 = 
SPI_Mode_Ma
;

455 
SPI_InSuu
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

456 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

457 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

458 
SPI_InSuu
.
SPI_NSS
 = 
SPI_NSS_So
;

459 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_4
;

460 
SPI_InSuu
.
SPI_FB
 = 
SPI_FB_MSB
;

461 
SPI_InSuu
.
SPI_CRCPynoml
 = 7;

462 
	`SPI_In
(
SD_SPI
, &
SPI_InSuu
);

464 
	`SPI_Cmd
(
SD_SPI
, 
ENABLE
);

465 
	}
}

472 
	$sFLASH_LowLev_DeIn
()

474 
GPIO_InTyDef
 
GPIO_InSuu
;

477 
	`SPI_Cmd
(
sFLASH_SPI
, 
DISABLE
);

480 
	`SPI_I2S_DeIn
(
sFLASH_SPI
);

483 
	`RCC_APB2PhClockCmd
(
sFLASH_SPI_CLK
, 
DISABLE
);

486 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_SCK_PIN
;

487 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

488 
	`GPIO_In
(
sFLASH_SPI_SCK_GPIO_PORT
, &
GPIO_InSuu
);

491 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_MISO_PIN
;

492 
	`GPIO_In
(
sFLASH_SPI_MISO_GPIO_PORT
, &
GPIO_InSuu
);

495 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_MOSI_PIN
;

496 
	`GPIO_In
(
sFLASH_SPI_MOSI_GPIO_PORT
, &
GPIO_InSuu
);

499 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_CS_PIN
;

500 
	`GPIO_In
(
sFLASH_CS_GPIO_PORT
, &
GPIO_InSuu
);

501 
	}
}

508 
	$sFLASH_LowLev_In
()

510 
GPIO_InTyDef
 
GPIO_InSuu
;

514 
	`RCC_APB2PhClockCmd
(
sFLASH_CS_GPIO_CLK
 | 
sFLASH_SPI_MOSI_GPIO_CLK
 | 
sFLASH_SPI_MISO_GPIO_CLK
 |

515 
sFLASH_SPI_SCK_GPIO_CLK
, 
ENABLE
);

518 
	`RCC_APB2PhClockCmd
(
sFLASH_SPI_CLK
, 
ENABLE
);

521 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_SCK_PIN
;

522 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

523 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

524 
	`GPIO_In
(
sFLASH_SPI_SCK_GPIO_PORT
, &
GPIO_InSuu
);

527 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_MOSI_PIN
;

528 
	`GPIO_In
(
sFLASH_SPI_MOSI_GPIO_PORT
, &
GPIO_InSuu
);

531 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_SPI_MISO_PIN
;

532 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

533 
	`GPIO_In
(
sFLASH_SPI_MISO_GPIO_PORT
, &
GPIO_InSuu
);

536 
GPIO_InSuu
.
GPIO_P
 = 
sFLASH_CS_PIN
;

537 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

538 
	`GPIO_In
(
sFLASH_CS_GPIO_PORT
, &
GPIO_InSuu
);

539 
	}
}

546 
	$LM75_LowLev_DeIn
()

548 
GPIO_InTyDef
 
GPIO_InSuu
;

551 
	`I2C_Cmd
(
LM75_I2C
, 
DISABLE
);

553 
	`I2C_DeIn
(
LM75_I2C
);

556 
	`RCC_APB1PhClockCmd
(
LM75_I2C_CLK
, 
DISABLE
);

559 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SCL_PIN
;

560 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

561 
	`GPIO_In
(
LM75_I2C_SCL_GPIO_PORT
, &
GPIO_InSuu
);

564 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SDA_PIN
;

565 
	`GPIO_In
(
LM75_I2C_SDA_GPIO_PORT
, &
GPIO_InSuu
);

568 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SMBUSALERT_PIN
;

569 
	`GPIO_In
(
LM75_I2C_SMBUSALERT_GPIO_PORT
, &
GPIO_InSuu
);

570 
	}
}

577 
	$LM75_LowLev_In
()

579 
GPIO_InTyDef
 
GPIO_InSuu
;

582 
	`RCC_APB1PhClockCmd
(
LM75_I2C_CLK
, 
ENABLE
);

586 
	`RCC_APB2PhClockCmd
(
LM75_I2C_SCL_GPIO_CLK
 | 
LM75_I2C_SDA_GPIO_CLK
 |

587 
LM75_I2C_SMBUSALERT_GPIO_CLK
, 
ENABLE
);

590 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SCL_PIN
;

591 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

592 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF_OD
;

593 
	`GPIO_In
(
LM75_I2C_SCL_GPIO_PORT
, &
GPIO_InSuu
);

596 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SDA_PIN
;

597 
	`GPIO_In
(
LM75_I2C_SDA_GPIO_PORT
, &
GPIO_InSuu
);

600 
GPIO_InSuu
.
GPIO_P
 = 
LM75_I2C_SMBUSALERT_PIN
;

601 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

602 
	`GPIO_In
(
LM75_I2C_SMBUSALERT_GPIO_PORT
, &
GPIO_InSuu
);

603 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~2.C

59 
	~"m3210b_ev_i2c_tns.h
"

89 
	#LM75_SD_SET
 0x01

	)

90 
	#LM75_SD_RESET
 0xFE

	)

106 
__IO
 
ut32_t
 
	gLM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

114 
LM75_DMA_Cfig
(
LM75_DMADei_TyDef
 
Dei
, 
ut8_t
* 
bufr
, ut8_
NumDa
);

130 
	$LM75_DeIn
()

132 
	`LM75_LowLev_DeIn
();

133 
	}
}

140 
	$LM75_In
()

142 
I2C_InTyDef
 
I2C_InSuu
;

144 
	`LM75_LowLev_In
();

146 
	`I2C_DeIn
(
LM75_I2C
);

149 
I2C_InSuu
.
I2C_Mode
 = 
I2C_Mode_SMBusHo
;

150 
I2C_InSuu
.
I2C_DutyCye
 = 
I2C_DutyCye_2
;

151 
I2C_InSuu
.
I2C_OwnAddss1
 = 0x00;

152 
I2C_InSuu
.
I2C_Ack
 = 
I2C_Ack_Eb
;

153 
I2C_InSuu
.
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

154 
I2C_InSuu
.
I2C_ClockSed
 = 
LM75_I2C_SPEED
;

155 
	`I2C_In
(
LM75_I2C
, &
I2C_InSuu
);

158 
	`I2C_ITCfig
(
LM75_I2C
, 
I2C_IT_ERR
, 
ENABLE
);

161 
	`I2C_Cmd
(
LM75_I2C
, 
ENABLE
);

162 
	}
}

171 
	$LM75_DMA_Cfig
(
LM75_DMADei_TyDef
 
Dei
, 
ut8_t
* 
bufr
, ut8_
NumDa
)

173 
DMA_InTyDef
 
DMA_InSuu
;

175 
	`RCC_AHBPhClockCmd
(
LM75_DMA_CLK
, 
ENABLE
);

178 
DMA_InSuu
.
DMA_PhBaAddr
 = 
LM75_I2C_DR
;

180 
DMA_InSuu
.
DMA_MemyBaAddr
 = (
ut32_t
)
bufr
;

182 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

184 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

186 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

188 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

190 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Nm
;

192 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_VyHigh
;

194 
DMA_InSuu
.
DMA_M2M
 = 
DMA_M2M_Dib
;

197 i(
Dei
 =
LM75_DMA_RX
)

200 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhSRC
;

203 
DMA_InSuu
.
DMA_BufrSize
 = 
NumDa
;

205 
	`DMA_DeIn
(
LM75_DMA_RX_CHANNEL
);

207 
	`DMA_In
(
LM75_DMA_RX_CHANNEL
, &
DMA_InSuu
);

210 i(
Dei
 =
LM75_DMA_TX
)

213 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhDST
;

216 
DMA_InSuu
.
DMA_BufrSize
 = 
NumDa
;

218 
	`DMA_DeIn
(
LM75_DMA_TX_CHANNEL
);

220 
	`DMA_In
(
LM75_DMA_TX_CHANNEL
, &
DMA_InSuu
);

222 
	}
}

230 
EStus
 
	$LM75_GStus
()

232 
ut32_t
 
I2C_TimeOut
 = 
I2C_TIMEOUT
;

235 
	`I2C_CˬFg
(
LM75_I2C
, 
I2C_FLAG_AF
);

238 
	`I2C_AcknowdgeCfig
(
LM75_I2C
, 
ENABLE
);

243 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

246 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
)&& 
I2C_TimeOut
)

248 
I2C_TimeOut
--;

250 i(
I2C_TimeOut
 == 0)

252  
ERROR
;

255 
I2C_TimeOut
 = 
I2C_TIMEOUT
;

258 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

260 (!
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
)&& 
I2C_TimeOut
)

262 
I2C_TimeOut
--;

265 i((
	`I2C_GFgStus
(
LM75_I2C
, 
I2C_FLAG_AF
!0x00|| (
I2C_TimeOut
 == 0))

267  
ERROR
;

271  
SUCCESS
;

273 
	}
}

283 
ut16_t
 
	$LM75_RdReg
(
ut8_t
 
RegName
)

285 
ut8_t
 
LM75_BufrRX
[2] ={0,0};

286 
ut16_t
 
tmp
 = 0;

289 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

290 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

292 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

296 
	`LM75_DMA_Cfig
(
LM75_DMA_RX
, (
ut8_t
*)
LM75_BufrRX
, 2);

299 
	`I2C_DMALaTnsrCmd
(
LM75_I2C
, 
ENABLE
);

302 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

305 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

306 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

308 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

312 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

315 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

316 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

318 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

322 
	`I2C_SdDa
(
LM75_I2C
, 
RegName
);

325 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

326 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

328 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

332 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

335 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

336 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

338 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

342 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Reiv
);

345 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

346 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

348 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

352 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

355 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
ENABLE
);

358 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

359 !
	`DMA_GFgStus
(
LM75_DMA_RX_TCFLAG
))

361 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

365 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

368 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
DISABLE
);

371 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

374 
	`DMA_CˬFg
(
LM75_DMA_RX_TCFLAG
);

377 
tmp
 = (
ut16_t
)(
LM75_BufrRX
[0] << 8);

378 
tmp
 |
LM75_BufrRX
[1];

381  (
ut16_t
)
tmp
;

382 
	}
}

393 
ut8_t
 
	$LM75_WreReg
(
ut8_t
 
RegName
, 
ut16_t
 
RegVue
)

395 
ut8_t
 
LM75_BufrTX
[2] ={0,0};

396 
LM75_BufrTX
[0] = (
ut8_t
)(
RegVue
 >> 8);

397 
LM75_BufrTX
[1] = (
ut8_t
)(
RegVue
);

400 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

401 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

403 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

407 
	`LM75_DMA_Cfig
(
LM75_DMA_TX
, (
ut8_t
*)
LM75_BufrTX
, 2);

410 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

413 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

414 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
=
RESET
)

416 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

420 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

423 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

424 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

426 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

430 
	`I2C_SdDa
(
LM75_I2C
, 
RegName
);

433 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

434 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

436 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

440 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

443 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
ENABLE
);

446 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

447 !
	`DMA_GFgStus
(
LM75_DMA_TX_TCFLAG
))

449 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

453 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

454 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BTF
))

456 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

460 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

463 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
DISABLE
);

466 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

469 
	`DMA_CˬFg
(
LM75_DMA_TX_TCFLAG
);

471  
LM75_OK
;

472 
	}
}

479 
ut16_t
 
	$LM75_RdTemp
()

481 
ut8_t
 
LM75_BufrRX
[2] ={0,0};

482 
ut16_t
 
tmp
 = 0;

485 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

486 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

488 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

492 
	`LM75_DMA_Cfig
(
LM75_DMA_RX
, (
ut8_t
*)
LM75_BufrRX
, 2);

495 
	`I2C_DMALaTnsrCmd
(
LM75_I2C
, 
ENABLE
);

498 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

501 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

502 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

504 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

508 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

511 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

512 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

514 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

518 
	`I2C_SdDa
(
LM75_I2C
, 
LM75_REG_TEMP
);

521 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

522 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

524 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

528 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

531 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

532 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

534 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

538 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Reiv
);

541 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

542 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

544 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

548 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

551 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
ENABLE
);

554 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

555 !
	`DMA_GFgStus
(
LM75_DMA_RX_TCFLAG
))

557 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

561 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

564 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
DISABLE
);

567 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

570 
	`DMA_CˬFg
(
LM75_DMA_RX_TCFLAG
);

573 
tmp
 = (
ut16_t
)(
LM75_BufrRX
[0] << 8);

574 
tmp
 |
LM75_BufrRX
[1];

577  (
ut16_t
)(
tmp
 >> 7);

578 
	}
}

585 
ut8_t
 
	$LM75_RdCfReg
()

587 
ut8_t
 
LM75_BufrRX
[2] ={0,0};

590 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

591 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

593 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

597 
	`LM75_DMA_Cfig
(
LM75_DMA_RX
, (
ut8_t
*)
LM75_BufrRX
, 2);

600 
	`I2C_DMALaTnsrCmd
(
LM75_I2C
, 
ENABLE
);

603 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

606 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

607 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

609 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

613 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

616 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

617 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

619 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

623 
	`I2C_SdDa
(
LM75_I2C
, 
LM75_REG_CONF
);

626 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

627 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

629 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

633 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

636 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

637 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

639 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

643 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Reiv
);

646 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

647 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

649 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

653 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

656 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
ENABLE
);

659 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

660 !
	`DMA_GFgStus
(
LM75_DMA_RX_TCFLAG
))

662 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

666 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

669 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
DISABLE
);

672 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

675 
	`DMA_CˬFg
(
LM75_DMA_RX_TCFLAG
);

678  (
ut8_t
)
LM75_BufrRX
[0];

679 
	}
}

687 
ut8_t
 
	$LM75_WreCfReg
(
ut8_t
 
RegVue
)

689 
ut8_t
 
LM75_BufrTX
 = 0;

690 
LM75_BufrTX
 = (
ut8_t
)(
RegVue
);

693 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

694 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

696 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

700 
	`LM75_DMA_Cfig
(
LM75_DMA_TX
, (
ut8_t
*)(&
LM75_BufrTX
), 1);

703 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

706 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

707 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
=
RESET
)

709 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

713 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

716 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

717 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

719 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

723 
	`I2C_SdDa
(
LM75_I2C
, 
LM75_REG_CONF
);

726 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

727 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

729 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

733 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

736 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
ENABLE
);

739 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

740 !
	`DMA_GFgStus
(
LM75_DMA_TX_TCFLAG
))

742 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

746 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

747 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BTF
)))

749 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

753 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

756 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
DISABLE
);

759 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

762 
	`DMA_CˬFg
(
LM75_DMA_TX_TCFLAG
);

764  
LM75_OK
;

766 
	}
}

774 
ut8_t
 
	$LM75_ShutDown
(
FuniڮS
 
NewS
)

776 
ut8_t
 
LM75_BufrRX
[2] ={0,0};

777 
ut8_t
 
LM75_BufrTX
 = 0;

778 
__IO
 
ut8_t
 
RegVue
 = 0;

781 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

782 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

784 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

788 
	`LM75_DMA_Cfig
(
LM75_DMA_RX
, (
ut8_t
*)
LM75_BufrRX
, 2);

791 
	`I2C_DMALaTnsrCmd
(
LM75_I2C
, 
ENABLE
);

794 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

797 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

798 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

800 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

804 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

807 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

808 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

810 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

814 
	`I2C_SdDa
(
LM75_I2C
, 
LM75_REG_CONF
);

817 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

818 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

820 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

824 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

827 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

828 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
))

830 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

834 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Reiv
);

837 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

838 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

840 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

844 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

847 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
ENABLE
);

850 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

851 !
	`DMA_GFgStus
(
LM75_DMA_RX_TCFLAG
))

853 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

857 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

860 
	`DMA_Cmd
(
LM75_DMA_RX_CHANNEL
, 
DISABLE
);

863 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

866 
	`DMA_CˬFg
(
LM75_DMA_RX_TCFLAG
);

869 
RegVue
 = (
ut8_t
)
LM75_BufrRX
[0];

874 i(
NewS
 !
DISABLE
)

877 
LM75_BufrTX
 = 
RegVue
 & 
LM75_SD_RESET
;

882 
LM75_BufrTX
 = 
RegVue
 | 
LM75_SD_SET
;

886 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

887 !
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BUSY
))

889 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

893 
	`LM75_DMA_Cfig
(
LM75_DMA_TX
, (
ut8_t
*)(&
LM75_BufrTX
), 1);

896 
	`I2C_GeSTART
(
LM75_I2C
, 
ENABLE
);

899 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

900 
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_SB
=
RESET
)

902 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

906 
	`I2C_Sd7bAddss
(
LM75_I2C
, 
LM75_ADDR
, 
I2C_Dei_Tnsmr
);

909 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

910 !
	`I2C_CheckEvt
(
LM75_I2C
, 
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
))

912 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

916 
	`I2C_SdDa
(
LM75_I2C
, 
LM75_REG_CONF
);

919 
LM75_Timeout
 = 
LM75_FLAG_TIMEOUT
;

920 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_TXE
)&& (!I2C_GFgStus(LM75_I2C,
I2C_FLAG_BTF
)))

922 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

926 
	`I2C_DMACmd
(
LM75_I2C
,
ENABLE
);

929 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
ENABLE
);

932 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

933 !
	`DMA_GFgStus
(
LM75_DMA_TX_TCFLAG
))

935 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

939 
LM75_Timeout
 = 
LM75_LONG_TIMEOUT
;

940 (!
	`I2C_GFgStus
(
LM75_I2C
,
I2C_FLAG_BTF
)))

942 if((
LM75_Timeout
--=0 
	`LM75_TIMEOUT_UrClback
();

946 
	`I2C_GeSTOP
(
LM75_I2C
, 
ENABLE
);

949 
	`DMA_Cmd
(
LM75_DMA_TX_CHANNEL
, 
DISABLE
);

952 
	`I2C_DMACmd
(
LM75_I2C
,
DISABLE
);

955 
	`DMA_CˬFg
(
LM75_DMA_TX_TCFLAG
);

957  
LM75_OK
;

958 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~4.C

53 
	~"m3210b_ev_i_ash.h
"

120 
	$sFLASH_DeIn
()

122 
	`sFLASH_LowLev_DeIn
();

123 
	}
}

130 
	$sFLASH_In
()

132 
SPI_InTyDef
 
SPI_InSuu
;

134 
	`sFLASH_LowLev_In
();

137 
	`sFLASH_CS_HIGH
();

140 
SPI_InSuu
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

141 
SPI_InSuu
.
SPI_Mode
 = 
SPI_Mode_Ma
;

142 
SPI_InSuu
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

143 
SPI_InSuu
.
SPI_CPOL
 = 
SPI_CPOL_High
;

144 
SPI_InSuu
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

145 
SPI_InSuu
.
SPI_NSS
 = 
SPI_NSS_So
;

146 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

147 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

149 
SPI_InSuu
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_4
;

152 
SPI_InSuu
.
SPI_FB
 = 
SPI_FB_MSB
;

153 
SPI_InSuu
.
SPI_CRCPynoml
 = 7;

154 
	`SPI_In
(
sFLASH_SPI
, &
SPI_InSuu
);

157 
	`SPI_Cmd
(
sFLASH_SPI
, 
ENABLE
);

158 
	}
}

165 
	$sFLASH_ESe
(
ut32_t
 
SeAddr
)

168 
	`sFLASH_WreEb
();

172 
	`sFLASH_CS_LOW
();

174 
	`sFLASH_SdBy
(
sFLASH_CMD_SE
);

176 
	`sFLASH_SdBy
((
SeAddr
 & 0xFF0000) >> 16);

178 
	`sFLASH_SdBy
((
SeAddr
 & 0xFF00) >> 8);

180 
	`sFLASH_SdBy
(
SeAddr
 & 0xFF);

182 
	`sFLASH_CS_HIGH
();

185 
	`sFLASH_WaFWreEnd
();

186 
	}
}

193 
	$sFLASH_EBulk
()

196 
	`sFLASH_WreEb
();

200 
	`sFLASH_CS_LOW
();

202 
	`sFLASH_SdBy
(
sFLASH_CMD_BE
);

204 
	`sFLASH_CS_HIGH
();

207 
	`sFLASH_WaFWreEnd
();

208 
	}
}

221 
	$sFLASH_WrePage
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
NumByToWre
)

224 
	`sFLASH_WreEb
();

227 
	`sFLASH_CS_LOW
();

229 
	`sFLASH_SdBy
(
sFLASH_CMD_WRITE
);

231 
	`sFLASH_SdBy
((
WreAddr
 & 0xFF0000) >> 16);

233 
	`sFLASH_SdBy
((
WreAddr
 & 0xFF00) >> 8);

235 
	`sFLASH_SdBy
(
WreAddr
 & 0xFF);

238 
NumByToWre
--)

241 
	`sFLASH_SdBy
(*
pBufr
);

243 
pBufr
++;

247 
	`sFLASH_CS_HIGH
();

250 
	`sFLASH_WaFWreEnd
();

251 
	}
}

262 
	$sFLASH_WreBufr
(
ut8_t
* 
pBufr
, 
ut32_t
 
WreAddr
, 
ut16_t
 
NumByToWre
)

264 
ut8_t
 
NumOfPage
 = 0, 
NumOfSg
 = 0, 
Addr
 = 0, 
cou
 = 0, 
mp
 = 0;

266 
Addr
 = 
WreAddr
 % 
sFLASH_SPI_PAGESIZE
;

267 
cou
 = 
sFLASH_SPI_PAGESIZE
 - 
Addr
;

268 
NumOfPage
 = 
NumByToWre
 / 
sFLASH_SPI_PAGESIZE
;

269 
NumOfSg
 = 
NumByToWre
 % 
sFLASH_SPI_PAGESIZE
;

271 i(
Addr
 == 0)

273 i(
NumOfPage
 == 0)

275 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
NumByToWre
);

279 
NumOfPage
--)

281 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
sFLASH_SPI_PAGESIZE
);

282 
WreAddr
 +
sFLASH_SPI_PAGESIZE
;

283 
pBufr
 +
sFLASH_SPI_PAGESIZE
;

286 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
NumOfSg
);

291 i(
NumOfPage
 == 0)

293 i(
NumOfSg
 > 
cou
)

295 
mp
 = 
NumOfSg
 - 
cou
;

297 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
cou
);

298 
WreAddr
 +
cou
;

299 
pBufr
 +
cou
;

301 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
mp
);

305 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
NumByToWre
);

310 
NumByToWre
 -
cou
;

311 
NumOfPage
 = 
NumByToWre
 / 
sFLASH_SPI_PAGESIZE
;

312 
NumOfSg
 = 
NumByToWre
 % 
sFLASH_SPI_PAGESIZE
;

314 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
cou
);

315 
WreAddr
 +
cou
;

316 
pBufr
 +
cou
;

318 
NumOfPage
--)

320 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
sFLASH_SPI_PAGESIZE
);

321 
WreAddr
 +
sFLASH_SPI_PAGESIZE
;

322 
pBufr
 +
sFLASH_SPI_PAGESIZE
;

325 i(
NumOfSg
 != 0)

327 
	`sFLASH_WrePage
(
pBufr
, 
WreAddr
, 
NumOfSg
);

331 
	}
}

340 
	$sFLASH_RdBufr
(
ut8_t
* 
pBufr
, 
ut32_t
 
RdAddr
, 
ut16_t
 
NumByToRd
)

343 
	`sFLASH_CS_LOW
();

346 
	`sFLASH_SdBy
(
sFLASH_CMD_READ
);

349 
	`sFLASH_SdBy
((
RdAddr
 & 0xFF0000) >> 16);

351 
	`sFLASH_SdBy
((
RdAddr
& 0xFF00) >> 8);

353 
	`sFLASH_SdBy
(
RdAddr
 & 0xFF);

355 
NumByToRd
--)

358 *
pBufr
 = 
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
);

360 
pBufr
++;

364 
	`sFLASH_CS_HIGH
();

365 
	}
}

372 
ut32_t
 
	$sFLASH_RdID
()

374 
ut32_t
 
Temp
 = 0, 
Temp0
 = 0, 
Temp1
 = 0, 
Temp2
 = 0;

377 
	`sFLASH_CS_LOW
();

380 
	`sFLASH_SdBy
(0x9F);

383 
Temp0
 = 
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
);

386 
Temp1
 = 
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
);

389 
Temp2
 = 
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
);

392 
	`sFLASH_CS_HIGH
();

394 
Temp
 = (
Temp0
 << 16| (
Temp1
 << 8| 
Temp2
;

396  
Temp
;

397 
	}
}

408 
	$sFLASH_SRdSequ
(
ut32_t
 
RdAddr
)

411 
	`sFLASH_CS_LOW
();

414 
	`sFLASH_SdBy
(
sFLASH_CMD_READ
);

418 
	`sFLASH_SdBy
((
RdAddr
 & 0xFF0000) >> 16);

420 
	`sFLASH_SdBy
((
RdAddr
& 0xFF00) >> 8);

422 
	`sFLASH_SdBy
(
RdAddr
 & 0xFF);

423 
	}
}

432 
ut8_t
 
	$sFLASH_RdBy
()

434  (
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
));

435 
	}
}

443 
ut8_t
 
	$sFLASH_SdBy
(
ut8_t
 
by
)

446 
	`SPI_I2S_GFgStus
(
sFLASH_SPI
, 
SPI_I2S_FLAG_TXE
=
RESET
);

449 
	`SPI_I2S_SdDa
(
sFLASH_SPI
, 
by
);

452 
	`SPI_I2S_GFgStus
(
sFLASH_SPI
, 
SPI_I2S_FLAG_RXNE
=
RESET
);

455  
	`SPI_I2S_ReiveDa
(
sFLASH_SPI
);

456 
	}
}

464 
ut16_t
 
	$sFLASH_SdHfWd
(
ut16_t
 
HfWd
)

467 
	`SPI_I2S_GFgStus
(
sFLASH_SPI
, 
SPI_I2S_FLAG_TXE
=
RESET
);

470 
	`SPI_I2S_SdDa
(
sFLASH_SPI
, 
HfWd
);

473 
	`SPI_I2S_GFgStus
(
sFLASH_SPI
, 
SPI_I2S_FLAG_RXNE
=
RESET
);

476  
	`SPI_I2S_ReiveDa
(
sFLASH_SPI
);

477 
	}
}

484 
	$sFLASH_WreEb
()

487 
	`sFLASH_CS_LOW
();

490 
	`sFLASH_SdBy
(
sFLASH_CMD_WREN
);

493 
	`sFLASH_CS_HIGH
();

494 
	}
}

502 
	$sFLASH_WaFWreEnd
()

504 
ut8_t
 
ashus
 = 0;

507 
	`sFLASH_CS_LOW
();

510 
	`sFLASH_SdBy
(
sFLASH_CMD_RDSR
);

517 
ashus
 = 
	`sFLASH_SdBy
(
sFLASH_DUMMY_BYTE
);

520 (
ashus
 & 
sFLASH_WIP_FLAG
=
SET
);

523 
	`sFLASH_CS_HIGH
();

524 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\SYSTEM~1.C

71 
	~"m32f10x.h
"

112 #i
defed
 (
STM32F10X_LD_VL
|| (defed 
STM32F10X_MD_VL
|| (defed 
STM32F10X_HD_VL
)

114 
	#SYSCLK_FREQ_24MHz
 24000000

	)

121 
	#SYSCLK_FREQ_72MHz
 72000000

	)

127 #i
defed
 (
STM32F10X_HD
|| (defed 
STM32F10X_XL
|| (defed 
STM32F10X_HD_VL
)

134 
	#VECT_TAB_OFFSET
 0x0

	)

157 #ifde
SYSCLK_FREQ_HSE


158 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_HSE
;

159 #i
defed
 
SYSCLK_FREQ_24MHz


160 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_24MHz
;

161 #i
defed
 
SYSCLK_FREQ_36MHz


162 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_36MHz
;

163 #i
defed
 
SYSCLK_FREQ_48MHz


164 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_48MHz
;

165 #i
defed
 
SYSCLK_FREQ_56MHz


166 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_56MHz
;

167 #i
defed
 
SYSCLK_FREQ_72MHz


168 
ut32_t
 
	gSyemCeClock
 = 
SYSCLK_FREQ_72MHz
;

170 
ut32_t
 
	gSyemCeClock
 = 
HSI_VALUE
;

173 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

182 
SSysClock
();

184 #ifde
SYSCLK_FREQ_HSE


185 
SSysClockToHSE
();

186 #i
defed
 
SYSCLK_FREQ_24MHz


187 
SSysClockTo24
();

188 #i
defed
 
SYSCLK_FREQ_36MHz


189 
SSysClockTo36
();

190 #i
defed
 
SYSCLK_FREQ_48MHz


191 
SSysClockTo48
();

192 #i
defed
 
SYSCLK_FREQ_56MHz


193 
SSysClockTo56
();

194 #i
defed
 
SYSCLK_FREQ_72MHz


195 
SSysClockTo72
();

198 #ifde
DATA_IN_ExtSRAM


199 
SyemIn_ExtMemC
();

218 
	$SyemIn
 ()

222 
RCC
->
CR
 |(
ut32_t
)0x00000001;

226 
RCC
->
CFGR
 &(
ut32_t
)0xF8FF0000;

229 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

232 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

235 
RCC
->
CFGR
 &(
ut32_t
)0xFF80FFFF;

237 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

239 
RCC
->
CIR
 = 0x009F0000;

242 
RCC
->
CFGR2
 = 0x00000000;

245 
RCC
->
CIR
 = 0x009F0000;

248 #i
	`defed
 (
STM32F10X_HD
|| (
defed
 
STM32F10X_XL
|| (defed 
STM32F10X_HD_VL
)

249 #ifde
DATA_IN_ExtSRAM


250 
	`SyemIn_ExtMemC
();

256 
	`SSysClock
();

258 #ifde
VECT_TAB_SRAM


259 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

261 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

263 
	}
}

300 
	$SyemCeClockUpde
 ()

302 
ut32_t
 
tmp
 = 0, 
lmu
 = 0, 
lsour
 = 0;

304 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

305 
ut32_t
 
ediv1
 = 0;

309 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

311 
tmp
)

314 
SyemCeClock
 = 
HSI_VALUE
;

317 
SyemCeClock
 = 
HSE_VALUE
;

322 
lmu
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

323 
lsour
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

325 
lmu
 = (llmull >> 18) + 2;

327 i(
lsour
 == 0x00)

330 
SyemCeClock
 = (
HSI_VALUE
 >> 1* 
lmu
;

334 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| (
defed
 
STM32F10X_HD_VL
)

335 
ediv1
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

337 
SyemCeClock
 = (
HSE_VALUE
 / 
ediv1
* 
lmu
;

340 i((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
!(
ut32_t
)
RESET
)

342 
SyemCeClock
 = (
HSE_VALUE
 >> 1* 
lmu
;

346 
SyemCeClock
 = 
HSE_VALUE
 * 
lmu
;

354 
SyemCeClock
 = 
HSI_VALUE
;

360 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

362 
SyemCeClock
 >>
tmp
;

363 
	}
}

370 
	$SSysClock
()

372 #ifde
SYSCLK_FREQ_HSE


373 
	`SSysClockToHSE
();

374 #i
defed
 
SYSCLK_FREQ_24MHz


375 
	`SSysClockTo24
();

376 #i
defed
 
SYSCLK_FREQ_36MHz


377 
	`SSysClockTo36
();

378 #i
defed
 
SYSCLK_FREQ_48MHz


379 
	`SSysClockTo48
();

380 #i
defed
 
SYSCLK_FREQ_56MHz


381 
	`SSysClockTo56
();

382 #i
defed
 
SYSCLK_FREQ_72MHz


383 
	`SSysClockTo72
();

388 
	}
}

396 #ifde
DATA_IN_ExtSRAM


406 
	$SyemIn_ExtMemC
()

412 
RCC
->
AHBENR
 = 0x00000114;

415 
RCC
->
APB2ENR
 = 0x000001E0;

423 
GPIOD
->
CRL
 = 0x44BB44BB;

424 
GPIOD
->
CRH
 = 0xBBBBBBBB;

426 
GPIOE
->
CRL
 = 0xB44444BB;

427 
GPIOE
->
CRH
 = 0xBBBBBBBB;

429 
GPIOF
->
CRL
 = 0x44BBBBBB;

430 
GPIOF
->
CRH
 = 0xBBBB4444;

432 
GPIOG
->
CRL
 = 0x44BBBBBB;

433 
GPIOG
->
CRH
 = 0x44444B44;

438 
FSMC_Bk1
->
BTCR
[4] = 0x00001011;

439 
FSMC_Bk1
->
BTCR
[5] = 0x00000200;

440 
	}
}

443 #ifde
SYSCLK_FREQ_HSE


451 
	$SSysClockToHSE
()

453 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

457 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

462 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

463 
SUpCou
++;

464 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

466 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

468 
HSEStus
 = (
ut32_t
)0x01;

472 
HSEStus
 = (
ut32_t
)0x00;

475 i(
HSEStus
 =(
ut32_t
)0x01)

478 #i!
defed
 
STM32F10X_LD_VL
 && !defed 
STM32F10X_MD_VL
 && !defed 
STM32F10X_HD_VL


480 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

483 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

485 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_0
;

489 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

492 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

495 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

498 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

499 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_HSE
;

502 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

510 
	}
}

511 #i
defed
 
SYSCLK_FREQ_24MHz


519 
	$SSysClockTo24
()

521 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

525 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

530 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

531 
SUpCou
++;

532 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

534 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

536 
HSEStus
 = (
ut32_t
)0x01;

540 
HSEStus
 = (
ut32_t
)0x00;

543 i(
HSEStus
 =(
ut32_t
)0x01)

545 #i!
defed
 
STM32F10X_LD_VL
 && !defed 
STM32F10X_MD_VL
 && !defed 
STM32F10X_HD_VL


547 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

550 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

551 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_0
;

555 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

558 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

561 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

563 #i
	`defed
 (
STM32F10X_LD_VL
|| defed (
STM32F10X_MD_VL
|| defed (
STM32F10X_HD_VL
)

565 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

566 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

569 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

570 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

574 
RCC
->
CR
 |
RCC_CR_PLLON
;

577 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

582 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

583 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

586 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

594 
	}
}

595 #i
defed
 
SYSCLK_FREQ_36MHz


603 
	$SSysClockTo36
()

605 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

609 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

614 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

615 
SUpCou
++;

616 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

618 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

620 
HSEStus
 = (
ut32_t
)0x01;

624 
HSEStus
 = (
ut32_t
)0x00;

627 i(
HSEStus
 =(
ut32_t
)0x01)

630 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

633 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

634 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_1
;

637 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

640 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

643 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV1
;

646 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

647 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

650 
RCC
->
CR
 |
RCC_CR_PLLON
;

653 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

658 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

659 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

662 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

670 
	}
}

671 #i
defed
 
SYSCLK_FREQ_48MHz


679 
	$SSysClockTo48
()

681 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

685 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

690 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

691 
SUpCou
++;

692 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

694 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

696 
HSEStus
 = (
ut32_t
)0x01;

700 
HSEStus
 = (
ut32_t
)0x00;

703 i(
HSEStus
 =(
ut32_t
)0x01)

706 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

709 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

710 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_1
;

713 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

716 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

719 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

722 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

723 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

726 
RCC
->
CR
 |
RCC_CR_PLLON
;

729 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

734 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

735 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

738 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

746 
	}
}

748 #i
defed
 
SYSCLK_FREQ_56MHz


756 
	$SSysClockTo56
()

758 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

762 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

767 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

768 
SUpCou
++;

769 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

771 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

773 
HSEStus
 = (
ut32_t
)0x01;

777 
HSEStus
 = (
ut32_t
)0x00;

780 i(
HSEStus
 =(
ut32_t
)0x01)

783 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

786 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

787 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_2
;

790 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

793 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

796 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

800 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

801 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

804 
RCC
->
CR
 |
RCC_CR_PLLON
;

807 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

812 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

813 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

816 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

824 
	}
}

826 #i
defed
 
SYSCLK_FREQ_72MHz


834 
	$SSysClockTo72
()

836 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

840 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

845 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

846 
SUpCou
++;

847 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

849 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

851 
HSEStus
 = (
ut32_t
)0x01;

855 
HSEStus
 = (
ut32_t
)0x00;

858 i(
HSEStus
 =(
ut32_t
)0x01)

861 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

864 
FLASH
->
ACR
 &(
ut32_t
)((ut32_t)~
FLASH_ACR_LATENCY
);

865 
FLASH
->
ACR
 |(
ut32_t
)
FLASH_ACR_LATENCY_2
;

869 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_HPRE_DIV1
;

872 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE2_DIV1
;

875 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_PPRE1_DIV2
;

878 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

879 
RCC_CFGR_PLLMULL
));

880 
RCC
->
CFGR
 |(
ut32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

883 
RCC
->
CR
 |
RCC_CR_PLLON
;

886 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

891 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

892 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_SW_PLL
;

895 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

903 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\USART_~1.C

1 
	~"u_cf.h
"

3 
USART_BUFFER
 
	gU1_buf_rx
, 
	gU2_buf_rx
, 
	gU1_buf_tx
, 
	gU2_buf_tx
;

5 
	$USART_Cfig
(){

6 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

7 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

9 
	`GPIO_PRemCfig
(
GPIO_Rem_USART1
, 
ENABLE
);

11 
GPIO_InTyDef
 
gpio
;

13 
gpio
.
GPIO_P
 = 
GPIO_P_6
;

14 
gpio
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

15 
gpio
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

16 
	`GPIO_In
(
GPIOB
 , &
gpio
);

19 
gpio
.
GPIO_P
 = 
GPIO_P_7
;

20 
gpio
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

21 
	`GPIO_In
(
GPIOB
 , &
gpio
);

23 
USART_InTyDef
 
USART_InSuu
;

25 
	`USART_SuIn
(&
USART_InSuu
);

28 
USART_InSuu
.
USART_BaudRe
 = 9600;

29 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

30 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

31 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

32 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
 ;

33 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

34 
	`USART_In
(
USART1
,&
USART_InSuu
);

35 
	`USART_Cmd
(
USART1
, 
ENABLE
);

37 
NVIC_InTyDef
 
NVIC_InSuu
;

38 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART1_IRQn
;

39 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

40 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

41 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

42 
	`NVIC_In
(&
NVIC_InSuu
);

44 
	`USART_ITCfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

45 
	`USART_ITCfig
(
USART1
, 
USART_IT_TXE
, 
ENABLE
);

48 
gpio
.
GPIO_P
 = 
GPIO_P_10
;

49 
gpio
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

50 
gpio
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

51 
	`GPIO_In
(
GPIOB
 , &
gpio
);

54 
gpio
.
GPIO_P
 = 
GPIO_P_11
;

55 
gpio
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

56 
	`GPIO_In
(
GPIOB
, &
gpio
);

59 
	`USART_SuIn
(&
USART_InSuu
);

62 
USART_InSuu
.
USART_BaudRe
 = 9600;

63 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

64 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

65 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

66 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
 ;

67 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

68 
	`USART_In
(
USART3
, &
USART_InSuu
);

69 
	`USART_Cmd
(
USART3
, 
ENABLE
);

71 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART3_IRQn
;

72 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

73 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

74 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

75 
	`NVIC_In
(&
NVIC_InSuu
);

77 
	`USART_ITCfig
(
USART3
, 
USART_IT_RXNE
, 
ENABLE
);

78 
	`USART_ITCfig
(
USART3
, 
USART_IT_TXE
, 
ENABLE
);

80 
	`_u_bufr
(&
U1_buf_rx
, 
USART1
);

81 
	`_u_bufr
(&
U2_buf_rx
, 
USART3
);

82 
	`_u_bufr
(&
U1_buf_tx
, 
USART1
);

83 
	`_u_bufr
(&
U2_buf_tx
, 
USART3
);

84 
	}
}

86 
ut8_t
 
	$g_ch
(
USART_BUFFER
* 
u_buf
){

87  
	`dequeue
(
u_buf
);

88 
	}
}

90 
	$put_ch
(
USART_BUFFER
* 
u_buf
, 
ut8_t
 
c
)

92 
	`queue
(
u_buf
 , 
c
);

95 if(
	`USART_GITStus
(
u_buf
->
USART_num
 , 
USART_IT_TXE
=
RESET
)

96 
	`USART_ITCfig
(
u_buf
->
USART_num
 , 
USART_IT_TXE
 , 
ENABLE
);

98 
	}
}

100 
	$_u_bufr
(
USART_BUFFER
* 
u_buf
, 
USART_TyDef
* 
USART_num
){

101 
u_buf
->

=0;

102 
u_buf
->
hd
=0;

103 
u_buf
->
isovow
=
l
;

104 
u_buf
->
USART_num
=USART_num;

105 
	}
}

107 
	$queue
(
USART_BUFFER
* 
u_buf
, 
ut8_t
 
da
)

109 
ut16_t
 

 = 
u_buf
->tail;

110 if(++
u_buf
->

 >
USART_BUFFER_SIZE
)

112 
u_buf
->

 = 0;

114 if(
u_buf
->

 =u_buf->
hd
)

120 
u_buf
->

 =ail;

121 
u_buf
->
isovow
=
ue
;

123 
u_buf
->
bufr
[

] = 
da
;

124 
	}
}

126 
ut8_t
 
	$dequeue
(
USART_BUFFER
* 
u_buf
)

128 if(
u_buf
->

 =u_buf->
hd
)

132 
ut8_t
 
da
 =
u_buf
->
bufr
[u_buf->
hd
];

133 if(++
u_buf
->
hd
 >
USART_BUFFER_SIZE
)

135 
u_buf
->
hd
 = 0;

137  
da
;

138 
	}
}

140 
	$r_queue
(
USART_BUFFER
* 
u_buf
)

142 
u_buf
->

 = u_buf->
hd
 = u_buf->
isovow
 = 0;

143 
	}
}

145 
bo
 
	$imy
(
USART_BUFFER
* 
u_buf
)

147 if(
u_buf
->

 =u_buf->
hd
)

149  
ue
;

152  
l
;

154 
	}
}

156 
	$USART1_IRQHdr
()

158 if(
	`USART_GITStus
(
USART1
 , 
USART_IT_RXNE
!
RESET
)

160 
ut8_t
 
da
;

163 
da
 = 
	`USART_ReiveDa
(
USART1
) & 0xff;

164 
	`queue
(&
U1_buf_rx
, 
da
);

166 if(
	`USART_GITStus
(
USART1
 , 
USART_IT_TXE
!
RESET
)

170 i(!
	`imy
(&
U1_buf_tx
)){

171 
ut8_t
 
da
 = 
	`dequeue
(&
U1_buf_tx
);

172 
	`USART_SdDa
(
USART1
 , 
da
);

176 
	`USART_ITCfig
(
USART1
, 
USART_IT_TXE
 , 
DISABLE
);

180 
	}
}

182 
	$USART3_IRQHdr
()

184 if(
	`USART_GITStus
(
USART3
, 
USART_IT_RXNE
!
RESET
)

186 
ut8_t
 
da
;

189 
da
 = 
	`USART_ReiveDa
(
USART3
) & 0xff;

190 #ifde
_DEBUG_SIM900A_


201 
	`queue
(&
U2_buf_rx
, 
da
);

204 if(
	`USART_GITStus
(
USART3
 , 
USART_IT_TXE
!
RESET
)

209 i(!
	`imy
(&
U2_buf_tx
)){

210 
ut8_t
 
da
 = 
	`dequeue
(&
U2_buf_tx
);

211 
	`USART_SdDa
(
USART3
 , 
da
);

215 
	`USART_ITCfig
(
USART3
, 
USART_IT_TXE
 , 
DISABLE
);

219 
	}
}

221 
	$t_r
(
USART_BUFFER
* 
u_tx
, 
ut8_t
* 
p_r
, 
ngth
){

222 
i
 = 0; i < 
ngth
; ++i){

223 
	`put_ch
(
u_tx
, *(
p_r
++));

225 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\main.c

37 
	~"ma.h
"

41 
	#GTC_GATE_IDL
 0x01

	)

42 
	#GTC_GATE_IDH
 0x00

	)

43 
	#GTC_CMD_PING
 0x01

	)

44 
	#GTC_CMD_ECHO
 0x02

	)

45 
	#GTC_CMD_ACK
 0xFF

	)

47 
	#GTC_BUFFER_SIZE
 32

	)

51 
	gmlis
 = 0;

54 
__IO
 
ut8_t
 
Reive_Bufr
[64];

55 
__IO
 
ut32_t
 
Reive_ngth
;

56 
__IO
 
ut32_t
 
ngth
;

57 
ut8_t
 
	gck_ive
=1;

58 
ut8_t
 
	gck_
=1;

60 
	gd_e
=0;

63 
ut8_t
 
	mbufr
[
GTC_BUFFER_SIZE
];

64 
	mngth
;

65 } 
	tGTC_BUFFER_STRUCT
;

67 
GTC_BUFFER_STRUCT
 
	gGTC_Bufr
;

69 
	gwcome_msg
[] = "---Debugog start---\r\n";

71 
day_ms
(
ut32_t
);

73 
	$ma
()

75 
	`S_Syem
();

76 
	`S_USBClock
();

77 
	`USB_Irus_Cfig
();

78 
	`USB_In
();

80 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_GPIOB
 | 
RCC_APB2Ph_GPIOC
 | 
RCC_APB2Ph_GPIOA
 | 
RCC_APB2Ph_AFIO
, 
ENABLE
);

82 
GPIO_InTyDef
 
gpio
;

83 
	`GPIO_SuIn
(&
gpio
);

84 
gpio
.
GPIO_P
 = 
GPIO_P_13
;

85 
gpio
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

86 
gpio
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

87 
	`GPIO_In
(
GPIOC
, &
gpio
);

89 
	`USART_Cfig
();

90 
	`sim900_cfig_bufr
(&
U2_buf_tx
);

92 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

94 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

96 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
 , 
ENABLE
);

98 
NVIC_InTyDef
 
NVIC_InSuu
;

99 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM2_IRQn
;

100 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

101 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

102 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

103 
	`NVIC_In
(&
NVIC_InSuu
);

105 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

106 
TIM_TimeBaSuu
.
TIM_Psr


107 
SyemCeClock
 / 10000 - 1;

108 
TIM_TimeBaSuu
.
TIM_Piod
 = 10000-1;

109 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

110 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

111 
	`TIM_TimeBaIn
(
TIM2
 , &
TIM_TimeBaSuu
);

113 
	`TIM_ITCfig
(
TIM2
 , 
TIM_IT_Upde
 , 
ENABLE
);

114 
	`TIM_Cmd
(
TIM2
 , 
ENABLE
);

117 
f_time
 = 1;

118 
da
[50];

119 
ut8_t
 
d
 = 0;

120 
cur_i
 = 0;

121 
id
[5];

122 
id
[4] = 0;

125 
	`GPIO_WreB
(
GPIOB
, 
GPIO_P_12
, 
B_RESET
);

126 i(
bDeviS
 =
CONFIGURED
)

128 
	`CDC_Reive_DATA
();

130 i(
Reive_ngth
 != 0)

132 i(
ck_
 == 1){

133 if(
f_time
){

134 
f_time
=0;

135 
	`CDC_Sd_DATA
 (
wcome_msg
,
	`
(welcome_msg));

139 if(
Reive_Bufr
[0] == '1'){

140 
	`nd_sim_cmd
(
CMD_AT_CIPSHUT
);

144 } if(
Reive_Bufr
[0] == '2'){

145 
	`nd_sim_cmd
(
CMD_AT_CIPMUX
);

149 } if(
Reive_Bufr
[0] == '3'){

150 
	`nd_sim_cmd
(
CMD_AT_CGATT
);

154 } if(
Reive_Bufr
[0] == '4'){

155 
	`nd_sim_cmd
(
CMD_AT_CSTT
);

159 } if(
Reive_Bufr
[0] == '5'){

160 
	`nd_sim_cmd
(
CMD_AT_CIICR
);

164 } if(
Reive_Bufr
[0] == '6'){

165 
	`nd_sim_cmd
(
CMD_AT_CIFSR
);

169 } if(
Reive_Bufr
[0] == '7'){

170 
	`nd_sim_cmd
(
CMD_AT_CIPSTART
);

174 } if(
Reive_Bufr
[0] == '8'){

175 
	`nd_sim_cmd
(
CMD_AT_CIPSEND
);

179 } if(
Reive_Bufr
[0] == '9'){

180 
	`rtf
(
AT_CMD_BUF
, 
_hp_po
, 
	`
(
_po_ms
), _post_params);

181 
	`nd_sim_cmd
(
AT_CMD_BUF
);

182 
	`put_ch
(&
U2_buf_tx
, (
ut8_t
) 26);

186 } if(
Reive_Bufr
[0] == '/'){

187 
	`rtf
(
AT_CMD_BUF
, 
_hp_po
, 
	`
(
_po_ms_2
), _post_params_2);

188 
	`nd_sim_cmd
(
AT_CMD_BUF
);

189 
	`put_ch
(&
U2_buf_tx
, (
ut8_t
) 26);

193 } if(
Reive_Bufr
[0] == '0'){

194 
	`nd_sim_cmd
(
CMD_AT_CIPCLOSE
);

198 } if(
Reive_Bufr
[0] != 0x0d){

199 
i
 = 0; i < 
Reive_ngth
; ++i){

200 
	`put_ch
(&
U2_buf_tx
, (
ut8_t

Reive_Bufr
[
i
]);

205 
	`put_ch
(&
U2_buf_tx
, (
ut8_t
) '\r');

206 
	`put_ch
(&
U2_buf_tx
, (
ut8_t
) '\n');

215 
Reive_ngth
 = 0;

217 if(!
f_time
){

218 if(!
	`imy
(&
U1_buf_rx
))

220 
d
 = 
	`g_ch
(&
U1_buf_rx
);

223 
id
[
cur_i
++] = 
d
;

224 if(
cur_i
>3){

225 
	`rtf
(
da
, "[%ld] RFID Deed: %02x%02x%02x%02x\r\n", 
mlis
, 
id
[0], id[1], id[2], id[3]);

226 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

227 
	`rtf
(
da
, "[%ld] Cg...\r\n", 
mlis
);

228 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

229 
cur_i
 = 0;

230 
	`nd_sim_cmd
(
CMD_AT_CIPSHUT
);

231 
	`day_ms
(1500);

232 
	`nd_sim_cmd
(
CMD_AT_CIPMUX
);

233 
	`day_ms
(1500);

234 
	`nd_sim_cmd
(
CMD_AT_CGATT
);

235 
	`day_ms
(1500);

236 
	`nd_sim_cmd
(
CMD_AT_CSTT
);

237 
	`day_ms
(1500);

238 
	`nd_sim_cmd
(
CMD_AT_CIICR
);

239 
	`day_ms
(1500);

240 
	`nd_sim_cmd
(
CMD_AT_CIFSR
);

241 
	`day_ms
(1500);

242 
	`nd_sim_cmd
(
CMD_AT_CIPSTART
);

243 
	`day_ms
(1500);

244 
	`rtf
(
da
, "[%ld] Sdg da...\r\n", 
mlis
);

245 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

246 
	`nd_sim_cmd
(
CMD_AT_CIPSEND
);

247 
	`day_ms
(1500);

248 
	`rtf
(
da
, 
_po_ms_3
, 
id
[0], id[1], id[2], id[3]);

249 
	`rtf
(
AT_CMD_BUF
, 
_hp_po
, 
	`
(
da
), data);

250 
	`day_ms
(1500);

251 
	`nd_sim_cmd
(
AT_CMD_BUF
);

252 
	`put_ch
(&
U2_buf_tx
, (
ut8_t
) 26);

253 
	`rtf
(
da
, "[%ld] D.\r\n", 
mlis
);

254 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

259 if(!
	`imy
(&
U2_buf_rx
))

261 
d
 = 
	`g_ch
(&
U2_buf_rx
);

262 if(
d
=='\n') {

263 
	`rtf
(
da
, "\r");

264 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

266 
	`rtf
(
da
, "%c", 
d
);

267 
	`CDC_Sd_DATA
 (
da
,
	`
(data));

271 
f_time
=1;

272 
	`GPIO_WreB
(
GPIOC
, 
GPIO_P_13
, 
d_e
 ? 
B_SET
 : 
B_RESET
);

273 
d_e
 = !led_state;

275 
	`day_ms
(200);

280 
	}
}

282 
__IO
 
ut32_t
 
	gTimgDay
;

283 
	$day_ms
(
ut32_t
 
nTime
){

284 
TimgDay
 = 
nTime
;

285 
TimgDay
 != 0);

286 
	}
}

288 
	$SysTick_Hdr
(){

289 i(
TimgDay
 != 0x00) --TimingDelay;

290 ++
mlis
;

291 
	}
}

293 
	$TIM2_IRQHdr
()

295 
	`TIM_CˬITPdgB
(
TIM2
 ,
TIM_IT_Upde
);

297 
GTC_Bufr
.
bufr
[0] = 0x00;

298 
GTC_Bufr
.
bufr
[1] = 0xFF;

299 
GTC_Bufr
.
bufr
[2] = 3;

300 
GTC_Bufr
.
bufr
[3] = 
GTC_CMD_PING
;

301 
GTC_Bufr
.
bufr
[4] = 
GTC_GATE_IDH
;

302 
GTC_Bufr
.
bufr
[5] = 
GTC_GATE_IDL
;

303 
GTC_Bufr
.
ngth
 = 6;

305 
	`t_r
(&
U1_buf_tx
, 
GTC_Bufr
.
bufr
, GTC_Bufr.
ngth
);

311 
	}
}

313 #ifde
USE_FULL_ASSERT


323 
	$as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
)

331 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\sim900a.c

1 
	~"sim900a.h
"

3 
	gCMD_AT
[] = "AT";

4 
	gCMD_AT_CIPSHUT
[] = "AT+CIPSHUT\r\n";

5 
	gCMD_AT_CIPMUX
[] = "AT+CIPMUX=0\r\n";

6 
	gCMD_AT_CGATT
[] = "AT+CGATT=1\r\n";

7 
	gCMD_AT_CSTT
[] = "AT+CSTT=\"internet\",\"wap\",\"wap123\"\r\n";

8 
	gCMD_AT_CIICR
[] = "AT+CIICR\r\n";

9 
	gCMD_AT_CIFSR
[] = "AT+CIFSR\r\n";

10 
	gCMD_AT_CIPSTART
[] = "AT+CIPSTART=\"TCP\",\"gtc.ariefatkhur.web.id\",80\r\n";

11 
	gCMD_AT_CIPSEND
[] = "AT+CIPSEND\r\n";

12 
	gCMD_AT_CIPCLOSE
[] = "AT+CIPCLOSE\r\n";

14 
	g_hp_po
[] = "POST /bot/gate_entry.php HTTP/1.1\r\nHost: gtc.ariefatkhur.web.id\r\nConnection: close\r\nContent-Type:pplication/x-www-form-urlencoded\r\nContent-Length: %d\r\n\r\n%s\r\n";

15 
	g_po_ms
[] = "rfid=e2960207&gate=1&time=1506602290";

16 
	g_po_ms_3
[] = "rfid=%02x%02x%02x%02x&gate=1&time=1506602290";

17 
	g_po_ms_2
[] = "rfid=86ffecd5&gate=1&time=1506602290";

18 
	g_ms
[50];

19 
	gAT_CMD_BUF
[255];

21 
	$sim900_cfig_bufr
(
USART_BUFFER
* 
buf_tx
){

22 
SIM_USART_TX
 = 
buf_tx
;

23 
	}
}

25 
	$nd_sim_cmd
(* 
cmd
)

27 
n
 = 
	`
(
cmd
);

28 
i
 = 0; i < 
n
; ++i)

30 
	`put_ch
(
SIM_USART_TX
, 
cmd
[
i
]);

32 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\stm32_it.c

31 
	~"hw_cfig.h
"

32 
	~"m32_.h
"

33 
	~"usb_lib.h
"

34 
	~"usb_ir.h
"

53 
	$NMI_Hdr
()

55 
	}
}

64 
	$HdFau_Hdr
()

70 
	}
}

79 
	$MemMage_Hdr
()

85 
	}
}

94 
	$BusFau_Hdr
()

100 
	}
}

109 
	$UgeFau_Hdr
()

115 
	}
}

124 
	$SVC_Hdr
()

126 
	}
}

135 
	$DebugM_Hdr
()

137 
	}
}

146 
	$PdSV_Hdr
()

148 
	}
}

169 #i
defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
)|| defed(
STM32L1XX_MD_PLUS
)|| defed (
STM32F37X
)

170 
	$USB_LP_IRQHdr
()

172 
	$USB_LP_CAN1_RX0_IRQHdr
()

175 
	`USB_Ir
();

176 
	}
}

186 #i
defed
(
STM32L1XX_MD
|| defed(
STM32L1XX_HD
)|| defed(
STM32L1XX_MD_PLUS
)

187 
	$USB_FS_WKUP_IRQHdr
()

189 
	$USBWakeUp_IRQHdr
()

192 
	`EXTI_CˬITPdgB
(
EXTI_Le18
);

193 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_core.c

30 
	~"usb_lib.h
"

33 
	#VB
(
VAR
,
P
(VAR & (1 << P))

	)

34 
	#SB
(
VAR
,
P
(VAR |(1 << P))

	)

35 
	#CB
(
VAR
,
P
(VAR &((1 << P^ 255))

	)

36 
	#Sd0LgthDa
({ 
	`_SEPTxCou
(
ENDP0
, 0); \

37 
	`vSEPTxStus
(
EP_TX_VALID
); \

38 }

	)

40 
	#vSEPRxStus
(

(
SaveRS
 = st)

	)

41 
	#vSEPTxStus
(

(
SaveTS
 = st)

	)

43 
	#USB_StusIn
(
	`Sd0LgthDa
()

	)

44 
	#USB_StusOut
(
	`vSEPRxStus
(
EP_RX_VALID
)

	)

46 
	#StusInfo0
 
StusInfo
.
bw
.
bb1


	)

47 
	#StusInfo1
 
StusInfo
.
bw
.
bb0


	)

51 
ut16_t_ut8_t
 
	gStusInfo
;

53 
bo
 
	gDa_Mul_MaxPackSize
 = 
FALSE
;

55 
DaSgeOut
();

56 
DaSgeIn
();

57 
NoDa_Sup0
();

58 
Da_Sup0
();

69 
ut8_t
 *
	$Sndd_GCfiguti
(
ut16_t
 
Lgth
)

71 i(
Lgth
 == 0)

73 
pInfmi
->
Cl_Info
.
Usb_wLgth
 =

74 (
pInfmi
->
Cut_Cfiguti
);

77 
pUr_Sndd_Reques
->
	`Ur_GCfiguti
();

78  (
ut8_t
 *)&
pInfmi
->
Cut_Cfiguti
;

79 
	}
}

90 
RESULT
 
	$Sndd_SCfiguti
()

93 i((
pInfmi
->
USBwVue0
 <=

94 
Devi_Tab
.
Tٮ_Cfiguti
&& (
pInfmi
->
USBwVue1
 == 0)

95 && (
pInfmi
->
USBwIndex
 == 0))

97 
pInfmi
->
Cut_Cfiguti
 =Infmi->
USBwVue0
;

98 
pUr_Sndd_Reques
->
	`Ur_SCfiguti
();

99  
USB_SUCCESS
;

103  
USB_UNSUPPORT
;

105 
	}
}

115 
ut8_t
 *
	$Sndd_GI
(
ut16_t
 
Lgth
)

117 i(
Lgth
 == 0)

119 
pInfmi
->
Cl_Info
.
Usb_wLgth
 =

120 (
pInfmi
->
Cut_AɔǋStg
);

123 
pUr_Sndd_Reques
->
	`Ur_GI
();

124  (
ut8_t
 *)&
pInfmi
->
Cut_AɔǋStg
;

125 
	}
}

136 
RESULT
 
	$Sndd_SI
()

138 
RESULT
 
Re
;

141 
Re
 = (*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
,Infmi->
USBwVue0
);

143 i(
pInfmi
->
Cut_Cfiguti
 != 0)

145 i((
Re
 !
USB_SUCCESS
|| (
pInfmi
->
USBwIndex1
 != 0)

146 || (
pInfmi
->
USBwVue1
 != 0))

148  
USB_UNSUPPORT
;

150 i(
Re
 =
USB_SUCCESS
)

152 
pUr_Sndd_Reques
->
	`Ur_SI
();

153 
pInfmi
->
Cut_I
 =Infmi->
USBwIndex0
;

154 
pInfmi
->
Cut_AɔǋStg
 =Infmi->
USBwVue0
;

155  
USB_SUCCESS
;

160  
USB_UNSUPPORT
;

161 
	}
}

171 
ut8_t
 *
	$Sndd_GStus
(
ut16_t
 
Lgth
)

173 i(
Lgth
 == 0)

175 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 2;

180 
StusInfo
.
w
 = 0;

182 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

185 
ut8_t
 
Ftu
 = 
pInfmi
->
Cut_Ftu
;

188 i(
	`VB
(
Ftu
, 5))

190 
	`SB
(
StusInfo0
, 1);

194 
	`CB
(
StusInfo0
, 1);

198 i(
	`VB
(
Ftu
, 6))

200 
	`SB
(
StusInfo0
, 0);

204 
	`CB
(
StusInfo0
, 0);

208 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

210  (
ut8_t
 *)&
StusInfo
;

213 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

215 
ut8_t
 
Red_Endpot
;

216 
ut8_t
 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

218 
Red_Endpot
 = (
wIndex0
 & 0x0f);

219 i(
	`VB
(
wIndex0
, 7))

222 i(
	`_GTxSStus
(
Red_Endpot
))

224 
	`SB
(
StusInfo0
, 0);

230 i(
	`_GRxSStus
(
Red_Endpot
))

232 
	`SB
(
StusInfo0
, 0);

239  
NULL
;

241 
pUr_Sndd_Reques
->
	`Ur_GStus
();

242  (
ut8_t
 *)&
StusInfo
;

243 
	}
}

253 
RESULT
 
	$Sndd_CˬFtu
()

255 
ut32_t
 
Ty_Rec
 = 
Ty_Rec
;

256 
ut32_t
 
Stus
;

259 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

261 
	`CB
(
pInfmi
->
Cut_Ftu
, 5);

262  
USB_SUCCESS
;

264 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

266 
DEVICE
* 
pDev
;

267 
ut32_t
 
Red_Endpot
;

268 
ut32_t
 
wIndex0
;

269 
ut32_t
 
rEP
;

271 i((
pInfmi
->
USBwVue
 !
ENDPOINT_STALL
)

272 || (
pInfmi
->
USBwIndex1
 != 0))

274  
USB_UNSUPPORT
;

277 
pDev
 = &
Devi_Tab
;

278 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

279 
rEP
 = 
wIndex0
 & ~0x80;

280 
Red_Endpot
 = 
ENDP0
 + 
rEP
;

282 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

286 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

290 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

293 i((
rEP
 >
pDev
->
Tٮ_Endpot
|| (
Stus
 == 0)

294 || (
pInfmi
->
Cut_Cfiguti
 == 0))

296  
USB_UNSUPPORT
;

300 i(
wIndex0
 & 0x80)

303 i(
	`_GTxSStus
(
Red_Endpot
 ))

305 
	`CˬDTOG_TX
(
Red_Endpot
);

306 
	`SEPTxStus
(
Red_Endpot
, 
EP_TX_VALID
);

312 i(
	`_GRxSStus
(
Red_Endpot
))

314 i(
Red_Endpot
 =
ENDP0
)

317 
	`SEPRxCou
(
Red_Endpot
, 
Devi_Prݔty
.
MaxPackSize
);

318 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_VALID
);

322 
	`CˬDTOG_RX
(
Red_Endpot
);

323 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_VALID
);

327 
pUr_Sndd_Reques
->
	`Ur_CˬFtu
();

328  
USB_SUCCESS
;

331  
USB_UNSUPPORT
;

332 
	}
}

342 
RESULT
 
	$Sndd_SEndPotFtu
()

344 
ut32_t
 
wIndex0
;

345 
ut32_t
 
Red_Endpot
;

346 
ut32_t
 
rEP
;

347 
ut32_t
 
Stus
;

349 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

350 
rEP
 = 
wIndex0
 & ~0x80;

351 
Red_Endpot
 = 
ENDP0
 + 
rEP
;

353 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

357 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

361 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

364 i(
Red_Endpot
 >
Devi_Tab
.
Tٮ_Endpot


365 || 
pInfmi
->
USBwVue
 !0 || 
Stus
 == 0

366 || 
pInfmi
->
Cut_Cfiguti
 == 0)

368  
USB_UNSUPPORT
;

372 i(
wIndex0
 & 0x80)

375 
	`_SEPTxStus
(
Red_Endpot
, 
EP_TX_STALL
);

381 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_STALL
);

384 
pUr_Sndd_Reques
->
	`Ur_SEndPotFtu
();

385  
USB_SUCCESS
;

386 
	}
}

396 
RESULT
 
	$Sndd_SDeviFtu
()

398 
	`SB
(
pInfmi
->
Cut_Ftu
, 5);

399 
pUr_Sndd_Reques
->
	`Ur_SDeviFtu
();

400  
USB_SUCCESS
;

401 
	}
}

422 
ut8_t
 *
	$Sndd_GDestDa
(
ut16_t
 
Lgth
, 
ONE_DESCRIPTOR
 *
pDesc
)

424 
ut32_t
 
wOfft
;

426 
wOfft
 = 
pInfmi
->
Cl_Info
.
Usb_wOfft
;

427 i(
Lgth
 == 0)

429 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 
pDesc
->
Dest_Size
 - 
wOfft
;

433  
pDesc
->
Dest
 + 
wOfft
;

434 
	}
}

443 
	$DaSgeOut
()

445 
ENDPOINT_INFO
 *
pEPfo
 = &
pInfmi
->
Cl_Info
;

446 
ut32_t
 
ve_rLgth
;

448 
ve_rLgth
 = 
pEPfo
->
Usb_rLgth
;

450 i(
pEPfo
->
CyDa
 && 
ve_rLgth
)

452 
ut8_t
 *
Bufr
;

453 
ut32_t
 
Lgth
;

455 
Lgth
 = 
pEPfo
->
PackSize
;

456 i(
Lgth
 > 
ve_rLgth
)

458 
Lgth
 = 
ve_rLgth
;

461 
Bufr
 = (*
pEPfo
->
CyDa
)(
Lgth
);

462 
pEPfo
->
Usb_rLgth
 -
Lgth
;

463 
pEPfo
->
Usb_rOfft
 +
Lgth
;

464 
	`PMAToUrBufrCy
(
Bufr
, 
	`GEPRxAddr
(
ENDP0
), 
Lgth
);

468 i(
pEPfo
->
Usb_rLgth
 != 0)

470 
	`vSEPRxStus
(
EP_RX_VALID
);

471 
	`SEPTxCou
(
ENDP0
, 0);

472 
	`vSEPTxStus
(
EP_TX_VALID
);

475 i(
pEPfo
->
Usb_rLgth
 >pEPfo->
PackSize
)

477 
pInfmi
->
CڌS
 = 
OUT_DATA
;

481 i(
pEPfo
->
Usb_rLgth
 > 0)

483 
pInfmi
->
CڌS
 = 
LAST_OUT_DATA
;

485 i(
pEPfo
->
Usb_rLgth
 == 0)

487 
pInfmi
->
CڌS
 = 
WAIT_STATUS_IN
;

488 
	`USB_StusIn
();

491 
	}
}

500 
	$DaSgeIn
()

502 
ENDPOINT_INFO
 *
pEPfo
 = &
pInfmi
->
Cl_Info
;

503 
ut32_t
 
ve_wLgth
 = 
pEPfo
->
Usb_wLgth
;

504 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

506 
ut8_t
 *
DaBufr
;

507 
ut32_t
 
Lgth
;

509 i((
ve_wLgth
 =0&& (
CڌS
 =
LAST_IN_DATA
))

511 if(
Da_Mul_MaxPackSize
 =
TRUE
)

514 
	`Sd0LgthDa
();

515 
CڌS
 = 
LAST_IN_DATA
;

516 
Da_Mul_MaxPackSize
 = 
FALSE
;

521 
CڌS
 = 
WAIT_STATUS_OUT
;

522 
	`vSEPTxStus
(
EP_TX_STALL
);

526 
Ex_Stus_Out
;

529 
Lgth
 = 
pEPfo
->
PackSize
;

530 
CڌS
 = (
ve_wLgth
 <
Lgth
? 
LAST_IN_DATA
 : 
IN_DATA
;

532 i(
Lgth
 > 
ve_wLgth
)

534 
Lgth
 = 
ve_wLgth
;

537 
DaBufr
 = (*
pEPfo
->
CyDa
)(
Lgth
);

539 
	`UrToPMABufrCy
(
DaBufr
, 
	`GEPTxAddr
(
ENDP0
), 
Lgth
);

541 
	`SEPTxCou
(
ENDP0
, 
Lgth
);

543 
pEPfo
->
Usb_wLgth
 -
Lgth
;

544 
pEPfo
->
Usb_wOfft
 +
Lgth
;

545 
	`vSEPTxStus
(
EP_TX_VALID
);

547 
	`USB_StusOut
();

549 
Ex_Stus_Out
:

550 
pInfmi
->
CڌS
 = ControlState;

551 
	}
}

560 
	$NoDa_Sup0
()

562 
RESULT
 
Resu
 = 
USB_UNSUPPORT
;

563 
ut32_t
 
RequeNo
 = 
pInfmi
->
USBbReque
;

564 
ut32_t
 
CڌS
;

566 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

570 i(
RequeNo
 =
SET_CONFIGURATION
)

572 
Resu
 = 
	`Sndd_SCfiguti
();

576 i(
RequeNo
 =
SET_ADDRESS
)

578 i((
pInfmi
->
USBwVue0
 > 127|| (pInfmi->
USBwVue1
 != 0)

579 || (
pInfmi
->
USBwIndex
 != 0)

580 || (
pInfmi
->
Cut_Cfiguti
 != 0))

583 
CڌS
 = 
STALLED
;

584 
ex_NoDa_Sup0
;

588 
Resu
 = 
USB_SUCCESS
;

592 i(
RequeNo
 =
SET_FEATURE
)

594 i((
pInfmi
->
USBwVue0
 =
DEVICE_REMOTE_WAKEUP
) \

595 && (
pInfmi
->
USBwIndex
 == 0))

597 
Resu
 = 
	`Sndd_SDeviFtu
();

601 
Resu
 = 
USB_UNSUPPORT
;

605 i(
RequeNo
 =
CLEAR_FEATURE
)

607 i(
pInfmi
->
USBwVue0
 =
DEVICE_REMOTE_WAKEUP


608 && 
pInfmi
->
USBwIndex
 == 0

609 && 
	`VB
(
pInfmi
->
Cut_Ftu
, 5))

611 
Resu
 = 
	`Sndd_CˬFtu
();

615 
Resu
 = 
USB_UNSUPPORT
;

622 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

625 i(
RequeNo
 =
SET_INTERFACE
)

627 
Resu
 = 
	`Sndd_SI
();

632 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

635 i(
RequeNo
 =
CLEAR_FEATURE
)

637 
Resu
 = 
	`Sndd_CˬFtu
();

640 i(
RequeNo
 =
SET_FEATURE
)

642 
Resu
 = 
	`Sndd_SEndPotFtu
();

647 
Resu
 = 
USB_UNSUPPORT
;

651 i(
Resu
 !
USB_SUCCESS
)

653 
Resu
 = (*
pPrݔty
->
Css_NoDa_Sup
)(
RequeNo
);

654 i(
Resu
 =
USB_NOT_READY
)

656 
CڌS
 = 
PAUSE
;

657 
ex_NoDa_Sup0
;

661 i(
Resu
 !
USB_SUCCESS
)

663 
CڌS
 = 
STALLED
;

664 
ex_NoDa_Sup0
;

667 
CڌS
 = 
WAIT_STATUS_IN
;

669 
	`USB_StusIn
();

671 
ex_NoDa_Sup0
:

672 
pInfmi
->
CڌS
 = ControlState;

674 
	}
}

683 
	$Da_Sup0
()

685 
ut8_t
 *(*
CyRoute
)(
ut16_t
);

686 
RESULT
 
Resu
;

687 
ut32_t
 
Reque_No
 = 
pInfmi
->
USBbReque
;

689 
ut32_t
 
Red_Endpot
, 
Rerved
;

690 
ut32_t
 
wOfft
, 
Stus
;

694 
CyRoute
 = 
NULL
;

695 
wOfft
 = 0;

698 i(
Reque_No
 =
GET_DESCRIPTOR
)

700 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

702 
ut8_t
 
wVue1
 = 
pInfmi
->
USBwVue1
;

703 i(
wVue1
 =
DEVICE_DESCRIPTOR
)

705 
CyRoute
 = 
pPrݔty
->
GDeviDest
;

707 i(
wVue1
 =
CONFIG_DESCRIPTOR
)

709 
CyRoute
 = 
pPrݔty
->
GCfigDest
;

711 i(
wVue1
 =
STRING_DESCRIPTOR
)

713 
CyRoute
 = 
pPrݔty
->
GSgDest
;

719 i((
Reque_No
 =
GET_STATUS
&& (
pInfmi
->
USBwVue
 == 0)

720 && (
pInfmi
->
USBwLgth
 == 0x0002)

721 && (
pInfmi
->
USBwIndex1
 == 0))

724 i((
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

725 && (
pInfmi
->
USBwIndex
 == 0))

727 
CyRoute
 = 
Sndd_GStus
;

731 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

733 i(((*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
, 0=
USB_SUCCESS
)

734 && (
pInfmi
->
Cut_Cfiguti
 != 0))

736 
CyRoute
 = 
Sndd_GStus
;

741 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

743 
Red_Endpot
 = (
pInfmi
->
USBwIndex0
 & 0x0f);

744 
Rerved
 = 
pInfmi
->
USBwIndex0
 & 0x70;

746 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

750 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

754 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

757 i((
Red_Endpot
 < 
Devi_Tab
.
Tٮ_Endpot
&& (
Rerved
 == 0)

758 && (
Stus
 != 0))

760 
CyRoute
 = 
Sndd_GStus
;

767 i(
Reque_No
 =
GET_CONFIGURATION
)

769 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

771 
CyRoute
 = 
Sndd_GCfiguti
;

775 i(
Reque_No
 =
GET_INTERFACE
)

777 i((
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

778 && (
pInfmi
->
Cut_Cfiguti
 !0&& (pInfmi->
USBwVue
 == 0)

779 && (
pInfmi
->
USBwIndex1
 =0&& (pInfmi->
USBwLgth
 == 0x0001)

780 && ((*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
, 0=
USB_SUCCESS
))

782 
CyRoute
 = 
Sndd_GI
;

787 i(
CyRoute
)

789 
pInfmi
->
Cl_Info
.
Usb_wOfft
 = 
wOfft
;

790 
pInfmi
->
Cl_Info
.
CyDa
 = 
CyRoute
;

793 (*
CyRoute
)(0);

794 
Resu
 = 
USB_SUCCESS
;

798 
Resu
 = (*
pPrݔty
->
Css_Da_Sup
)(
pInfmi
->
USBbReque
);

799 i(
Resu
 =
USB_NOT_READY
)

801 
pInfmi
->
CڌS
 = 
PAUSE
;

806 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 == 0xFFFF)

809 
pInfmi
->
CڌS
 = 
PAUSE
;

812 i((
Resu
 =
USB_UNSUPPORT
|| (
pInfmi
->
Cl_Info
.
Usb_wLgth
 == 0))

815 
pInfmi
->
CڌS
 = 
STALLED
;

820 i(
	`VB
(
pInfmi
->
USBbmRequeTy
, 7))

823 
__IO
 
ut32_t
 
wLgth
 = 
pInfmi
->
USBwLgth
;

826 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 > 
wLgth
)

828 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 
wLgth
;

831 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 <Infmi->
USBwLgth
)

833 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 < 
pPrݔty
->
MaxPackSize
)

835 
Da_Mul_MaxPackSize
 = 
FALSE
;

837 i((
pInfmi
->
Cl_Info
.
Usb_wLgth
 % 
pPrݔty
->
MaxPackSize
) == 0)

839 
Da_Mul_MaxPackSize
 = 
TRUE
;

843 
pInfmi
->
Cl_Info
.
PackSize
 = 
pPrݔty
->
MaxPackSize
;

844 
	`DaSgeIn
();

848 
pInfmi
->
CڌS
 = 
OUT_DATA
;

849 
	`vSEPRxStus
(
EP_RX_VALID
);

853 
	}
}

862 
ut8_t
 
	$Sup0_Pross
()

867 
ut8_t
* 
b
;

868 
ut16_t
* 
w
;

869 } 
pBuf
;

870 
ut16_t
 
offt
 = 1;

872 
pBuf
.
b
 = 
PMAAddr
 + (
ut8_t
 *)(
	`_GEPRxAddr
(
ENDP0
) * 2);

874 i(
pInfmi
->
CڌS
 !
PAUSE
)

876 
pInfmi
->
USBbmRequeTy
 = *
pBuf
.
b
++;

877 
pInfmi
->
USBbReque
 = *
pBuf
.
b
++;

878 
pBuf
.
w
 +
offt
;

879 
pInfmi
->
USBwVue
 = 
	`BySw
(*
pBuf
.
w
++);

880 
pBuf
.
w
 +
offt
;

881 
pInfmi
->
USBwIndex
 = 
	`BySw
(*
pBuf
.
w
++);

882 
pBuf
.
w
 +
offt
;

883 
pInfmi
->
USBwLgth
 = *
pBuf
.
w
;

886 
pInfmi
->
CڌS
 = 
SETTING_UP
;

887 i(
pInfmi
->
USBwLgth
 == 0)

890 
	`NoDa_Sup0
();

895 
	`Da_Sup0
();

897  
	`Po0_Pross
();

898 
	}
}

907 
ut8_t
 
	$In0_Pross
()

909 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

911 i((
CڌS
 =
IN_DATA
|| (CڌS =
LAST_IN_DATA
))

913 
	`DaSgeIn
();

915 
CڌS
 = 
pInfmi
->ControlState;

918 i(
CڌS
 =
WAIT_STATUS_IN
)

920 i((
pInfmi
->
USBbReque
 =
SET_ADDRESS
) &&

921 (
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
)))

923 
	`SDeviAddss
(
pInfmi
->
USBwVue0
);

924 
pUr_Sndd_Reques
->
	`Ur_SDeviAddss
();

926 (*
pPrݔty
->
Pross_Stus_IN
)();

927 
CڌS
 = 
STALLED
;

932 
CڌS
 = 
STALLED
;

935 
pInfmi
->
CڌS
 = ControlState;

937  
	`Po0_Pross
();

938 
	}
}

947 
ut8_t
 
	$Out0_Pross
()

949 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

951 i((
CڌS
 =
IN_DATA
|| (CڌS =
LAST_IN_DATA
))

954 
CڌS
 = 
STALLED
;

956 i((
CڌS
 =
OUT_DATA
|| (CڌS =
LAST_OUT_DATA
))

958 
	`DaSgeOut
();

959 
CڌS
 = 
pInfmi
->ControlState;

962 i(
CڌS
 =
WAIT_STATUS_OUT
)

964 (*
pPrݔty
->
Pross_Stus_OUT
)();

965 
CڌS
 = 
STALLED
;

972 
CڌS
 = 
STALLED
;

975 
pInfmi
->
CڌS
 = ControlState;

977  
	`Po0_Pross
();

978 
	}
}

988 
ut8_t
 
	$Po0_Pross
()

991 
	`SEPRxCou
(
ENDP0
, 
Devi_Prݔty
.
MaxPackSize
);

993 i(
pInfmi
->
CڌS
 =
STALLED
)

995 
	`vSEPRxStus
(
EP_RX_STALL
);

996 
	`vSEPTxStus
(
EP_TX_STALL
);

999  (
pInfmi
->
CڌS
 =
PAUSE
);

1000 
	}
}

1009 
	$SDeviAddss
(
ut8_t
 
V
)

1011 
ut32_t
 
i
;

1012 
ut32_t
 
nEP
 = 
Devi_Tab
.
Tٮ_Endpot
;

1015 
i
 = 0; i < 
nEP
; i++)

1017 
	`_SEPAddss
((
ut8_t
)
i
, (uint8_t)i);

1019 
	`_SDADDR
(
V
 | 
DADDR_EF
);

1020 
	}
}

1029 
	$NOP_Pross
()

1031 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_desc.c

30 
	~"usb_lib.h
"

31 
	~"usb_desc.h
"

34 cڡ 
ut8_t
 
	gVtu_Com_Pt_DeviDest
[] =

37 
USB_DEVICE_DESCRIPTOR_TYPE
,

56 cڡ 
ut8_t
 
	gVtu_Com_Pt_CfigDest
[] =

60 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

61 
VIRTUAL_COM_PORT_SIZ_CONFIG_DESC
,

70 
USB_INTERFACE_DESCRIPTOR_TYPE
,

104 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

107 
VIRTUAL_COM_PORT_INT_SIZE
,

112 
USB_INTERFACE_DESCRIPTOR_TYPE
,

122 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

125 
VIRTUAL_COM_PORT_DATA_SIZE
,

130 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

133 
VIRTUAL_COM_PORT_DATA_SIZE
,

139 cڡ 
ut8_t
 
	gVtu_Com_Pt_SgLgID
[
VIRTUAL_COM_PORT_SIZ_STRING_LANGID
] =

141 
VIRTUAL_COM_PORT_SIZ_STRING_LANGID
,

142 
USB_STRING_DESCRIPTOR_TYPE
,

147 cڡ 
ut8_t
 
	gVtu_Com_Pt_SgVd
[
VIRTUAL_COM_PORT_SIZ_STRING_VENDOR
] =

149 
VIRTUAL_COM_PORT_SIZ_STRING_VENDOR
,

150 
USB_STRING_DESCRIPTOR_TYPE
,

157 cڡ 
ut8_t
 
	gVtu_Com_Pt_SgProdu
[
VIRTUAL_COM_PORT_SIZ_STRING_PRODUCT
] =

159 
VIRTUAL_COM_PORT_SIZ_STRING_PRODUCT
,

160 
USB_STRING_DESCRIPTOR_TYPE
,

167 
ut8_t
 
	gVtu_Com_Pt_SgSl
[
VIRTUAL_COM_PORT_SIZ_STRING_SERIAL
] =

169 
VIRTUAL_COM_PORT_SIZ_STRING_SERIAL
,

170 
USB_STRING_DESCRIPTOR_TYPE
,

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_endp.c

30 
	~"usb_lib.h
"

31 
	~"usb_desc.h
"

32 
	~"usb_mem.h
"

33 
	~"hw_cfig.h
"

34 
	~"usb_ir.h
"

35 
	~"usb_pwr.h
"

41 
	#VCOMPORT_IN_FRAME_INTERVAL
 5

	)

44 
__IO
 
ut32_t
 
ck_
;

45 
__IO
 
ut32_t
 
ck_ive
;

46 
__IO
 
ut8_t
 
Reive_Bufr
[64];

47 
ut32_t
 
	gReive_ngth
;

59 
	$EP1_IN_Clback
 ()

61 
ck_
 = 1;

62 
	}
}

71 
	$EP3_OUT_Clback
()

73 
ck_ive
 = 1;

74 
Reive_ngth
 = 
	`GEPRxCou
(
ENDP3
);

75 
	`PMAToUrBufrCy
((*)
Reive_Bufr
, 
ENDP3_RXADDR
, 
Reive_ngth
);

76 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_init.c

30 
	~"usb_lib.h
"

37 
ut8_t
 
	gEPdex
;

42 
DEVICE_INFO
 *
	gpInfmi
;

45 
DEVICE_PROP
 *
	gpPrݔty
;

50 
ut16_t
 
	gSaveS
 ;

51 
ut16_t
 
	gwIru_Mask
;

52 
DEVICE_INFO
 
	gDevi_Info
;

53 
USER_STANDARD_REQUESTS
 *
	gpUr_Sndd_Reques
;

66 
	$USB_In
()

68 
pInfmi
 = &
Devi_Info
;

69 
pInfmi
->
CڌS
 = 2;

70 
pPrݔty
 = &
Devi_Prݔty
;

71 
pUr_Sndd_Reques
 = &
Ur_Sndd_Reques
;

73 
pPrݔty
->
	`In
();

74 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_int.c

29 
	~"usb_lib.h
"

35 
__IO
 
ut16_t
 
	gSaveRS
;

36 
__IO
 
ut16_t
 
	gSaveTS
;

39 (*
pEpI_IN
[7])();

40 (*
pEpI_OUT
[7])();

53 
	$CTR_LP
()

55 
__IO
 
ut16_t
 
wEPV
 = 0;

57 ((
wIr
 = 
	`_GISTR
()& 
ISTR_CTR
) != 0)

60 
EPdex
 = (
ut8_t
)(
wIr
 & 
ISTR_EP_ID
);

61 i(
EPdex
 == 0)

70 
SaveRS
 = 
	`_GENDPOINT
(
ENDP0
);

71 
SaveTS
 = 
SaveRS
 & 
EPTX_STAT
;

72 
SaveRS
 &
EPRX_STAT
;

74 
	`_SEPRxTxStus
(
ENDP0
,
EP_RX_NAK
,
EP_TX_NAK
);

78 i((
wIr
 & 
ISTR_DIR
) == 0)

85 
	`_CˬEP_CTR_TX
(
ENDP0
);

86 
	`In0_Pross
();

90 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

100 
wEPV
 = 
	`_GENDPOINT
(
ENDP0
);

102 i((
wEPV
 &
EP_SETUP
) != 0)

104 
	`_CˬEP_CTR_RX
(
ENDP0
);

105 
	`Sup0_Pross
();

108 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

112 i((
wEPV
 & 
EP_CTR_RX
) != 0)

114 
	`_CˬEP_CTR_RX
(
ENDP0
);

115 
	`Out0_Pross
();

118 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

128 
wEPV
 = 
	`_GENDPOINT
(
EPdex
);

129 i((
wEPV
 & 
EP_CTR_RX
) != 0)

132 
	`_CˬEP_CTR_RX
(
EPdex
);

135 (*
pEpI_OUT
[
EPdex
-1])();

139 i((
wEPV
 & 
EP_CTR_TX
) != 0)

142 
	`_CˬEP_CTR_TX
(
EPdex
);

145 (*
pEpI_IN
[
EPdex
-1])();

151 
	}
}

161 
	$CTR_HP
()

163 
ut32_t
 
wEPV
 = 0;

165 ((
wIr
 = 
	`_GISTR
()& 
ISTR_CTR
) != 0)

167 
	`_SISTR
((
ut16_t
)
CLR_CTR
);

169 
EPdex
 = (
ut8_t
)(
wIr
 & 
ISTR_EP_ID
);

171 
wEPV
 = 
	`_GENDPOINT
(
EPdex
);

172 i((
wEPV
 & 
EP_CTR_RX
) != 0)

175 
	`_CˬEP_CTR_RX
(
EPdex
);

178 (*
pEpI_OUT
[
EPdex
-1])();

181 i((
wEPV
 & 
EP_CTR_TX
) != 0)

184 
	`_CˬEP_CTR_TX
(
EPdex
);

187 (*
pEpI_IN
[
EPdex
-1])();

193 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_istr.c

30 
	~"usb_lib.h
"

31 
	~"usb_.h
"

32 
	~"usb_pwr.h
"

33 
	~"usb_ir.h
"

39 
__IO
 
ut16_t
 
	gwIr
;

40 
__IO
 
ut8_t
 
	gbIPackSOF
 = 0;

41 
__IO
 
ut32_t
 
	gesof_cou
 =0;

42 
__IO
 
ut32_t
 
	gwCNTR
=0;

48 (*
pEpI_IN
[7])() =

50 
EP1_IN_Clback
,

51 
EP2_IN_Clback
,

52 
EP3_IN_Clback
,

53 
EP4_IN_Clback
,

54 
EP5_IN_Clback
,

55 
EP6_IN_Clback
,

56 
EP7_IN_Clback
,

57 
	}
};

59 (*
pEpI_OUT
[7])() =

61 
EP1_OUT_Clback
,

62 
EP2_OUT_Clback
,

63 
EP3_OUT_Clback
,

64 
EP4_OUT_Clback
,

65 
EP5_OUT_Clback
,

66 
EP6_OUT_Clback
,

67 
EP7_OUT_Clback
,

68 
	}
};

77 
	$USB_Ir
()

79 
ut32_t
 
i
=0;

80 
__IO
 
ut32_t
 
EP
[8];

82 
wIr
 = 
	`_GISTR
();

84 #i(
IMR_MSK
 & 
ISTR_SOF
)

85 i(
wIr
 & 
ISTR_SOF
 & 
wIru_Mask
)

87 
	`_SISTR
((
ut16_t
)
CLR_SOF
);

88 
bIPackSOF
++;

90 #ifde
SOF_CALLBACK


91 
	`SOF_Clback
();

97 #i(
IMR_MSK
 & 
ISTR_CTR
)

98 i(
wIr
 & 
ISTR_CTR
 & 
wIru_Mask
)

102 
	`CTR_LP
();

103 #ifde
CTR_CALLBACK


104 
	`CTR_Clback
();

109 #i(
IMR_MSK
 & 
ISTR_RESET
)

110 i(
wIr
 & 
ISTR_RESET
 & 
wIru_Mask
)

112 
	`_SISTR
((
ut16_t
)
CLR_RESET
);

113 
Devi_Prݔty
.
	`Ret
();

114 #ifde
RESET_CALLBACK


115 
	`RESET_Clback
();

120 #i(
IMR_MSK
 & 
ISTR_DOVR
)

121 i(
wIr
 & 
ISTR_DOVR
 & 
wIru_Mask
)

123 
	`_SISTR
((
ut16_t
)
CLR_DOVR
);

124 #ifde
DOVR_CALLBACK


125 
	`DOVR_Clback
();

130 #i(
IMR_MSK
 & 
ISTR_ERR
)

131 i(
wIr
 & 
ISTR_ERR
 & 
wIru_Mask
)

133 
	`_SISTR
((
ut16_t
)
CLR_ERR
);

134 #ifde
ERR_CALLBACK


135 
	`ERR_Clback
();

140 #i(
IMR_MSK
 & 
ISTR_WKUP
)

141 i(
wIr
 & 
ISTR_WKUP
 & 
wIru_Mask
)

143 
	`_SISTR
((
ut16_t
)
CLR_WKUP
);

144 
	`Resume
(
RESUME_EXTERNAL
);

145 #ifde
WKUP_CALLBACK


146 
	`WKUP_Clback
();

151 #i(
IMR_MSK
 & 
ISTR_SUSP
)

152 i(
wIr
 & 
ISTR_SUSP
 & 
wIru_Mask
)

156 i(
fSudEbd
)

158 
	`Sud
();

163 
	`Resume
(
RESUME_LATER
);

166 
	`_SISTR
((
ut16_t
)
CLR_SUSP
);

167 #ifde
SUSP_CALLBACK


168 
	`SUSP_Clback
();

174 #i(
IMR_MSK
 & 
ISTR_ESOF
)

175 i(
wIr
 & 
ISTR_ESOF
 & 
wIru_Mask
)

178 
	`_SISTR
((
ut16_t
)
CLR_ESOF
);

180 i((
	`_GFNR
()&
FNR_RXDP
)!=0)

183 
esof_cou
 ++;

186 i((
esof_cou
 >3)&&((
	`_GCNTR
()&
CNTR_FSUSP
)==0))

191 
wCNTR
 = 
	`_GCNTR
();

194 
i
=0;i<8;i++
EP
[i] = 
	`_GENDPOINT
(i);

197 
wCNTR
|=
CNTR_FRES
;

198 
	`_SCNTR
(
wCNTR
);

201 
wCNTR
&=~
CNTR_FRES
;

202 
	`_SCNTR
(
wCNTR
);

205 (
	`_GISTR
()&
ISTR_RESET
) == 0);

207 
	`_SISTR
((
ut16_t
)
CLR_RESET
);

210 
i
=0;i<8;i++)

211 
	`_SENDPOINT
(
i
, 
EP
[i]);

213 
esof_cou
 = 0;

218 
esof_cou
 = 0;

222 
	`Resume
(
RESUME_ESOF
);

224 #ifde
ESOF_CALLBACK


225 
	`ESOF_Clback
();

229 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_mem.c

29 
	~"usb_lib.h
"

48 
	$UrToPMABufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
)

50 
ut32_t
 
n
 = (
wNBys
 + 1) >> 1;

51 
ut32_t
 
i
, 
mp1
, 
mp2
;

52 
ut16_t
 *
pdwV
;

53 
pdwV
 = (
ut16_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

54 
i
 = 
n
; i != 0; i--)

56 
mp1
 = (
ut16_t
* 
pbUBuf
;

57 
pbUBuf
++;

58 
mp2
 = 
mp1
 | (
ut16_t
* 
pbUBuf
 << 8;

59 *
pdwV
++ = 
mp2
;

60 
pdwV
++;

61 
pbUBuf
++;

63 
	}
}

74 
	$PMAToUrBufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
)

76 
ut32_t
 
n
 = (
wNBys
 + 1) >> 1;

77 
ut32_t
 
i
;

78 
ut32_t
 *
pdwV
;

79 
pdwV
 = (
ut32_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

80 
i
 = 
n
; i != 0; i--)

82 *(
ut16_t
*)
pbUBuf
++ = *
pdwV
++;

83 
pbUBuf
++;

85 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_prop.c

30 
	~"usb_lib.h
"

31 
	~"usb_cf.h
"

32 
	~"usb_.h
"

33 
	~"usb_desc.h
"

34 
	~"usb_pwr.h
"

35 
	~"hw_cfig.h
"

41 
ut8_t
 
	gReque
 = 0;

43 
LINE_CODING
 
	glecodg
 =

55 
DEVICE
 
	gDevi_Tab
 =

57 
EP_NUM
,

61 
DEVICE_PROP
 
	gDevi_Prݔty
 =

63 
Vtu_Com_Pt_
,

64 
Vtu_Com_Pt_Ret
,

65 
Vtu_Com_Pt_Stus_In
,

66 
Vtu_Com_Pt_Stus_Out
,

67 
Vtu_Com_Pt_Da_Sup
,

68 
Vtu_Com_Pt_NoDa_Sup
,

69 
Vtu_Com_Pt_G_I_Stg
,

70 
Vtu_Com_Pt_GDeviDest
,

71 
Vtu_Com_Pt_GCfigDest
,

72 
Vtu_Com_Pt_GSgDest
,

77 
USER_STANDARD_REQUESTS
 
	gUr_Sndd_Reques
 =

79 
Vtu_Com_Pt_GCfiguti
,

80 
Vtu_Com_Pt_SCfiguti
,

81 
Vtu_Com_Pt_GI
,

82 
Vtu_Com_Pt_SI
,

83 
Vtu_Com_Pt_GStus
,

84 
Vtu_Com_Pt_CˬFtu
,

85 
Vtu_Com_Pt_SEndPotFtu
,

86 
Vtu_Com_Pt_SDeviFtu
,

87 
Vtu_Com_Pt_SDeviAddss


90 
ONE_DESCRIPTOR
 
	gDevi_Dest
 =

92 (
ut8_t
*)
Vtu_Com_Pt_DeviDest
,

93 
VIRTUAL_COM_PORT_SIZ_DEVICE_DESC


96 
ONE_DESCRIPTOR
 
	gCfig_Dest
 =

98 (
ut8_t
*)
Vtu_Com_Pt_CfigDest
,

99 
VIRTUAL_COM_PORT_SIZ_CONFIG_DESC


102 
ONE_DESCRIPTOR
 
	gSg_Dest
[4] =

104 {(
ut8_t
*)
Vtu_Com_Pt_SgLgID
, 
VIRTUAL_COM_PORT_SIZ_STRING_LANGID
},

105 {(
ut8_t
*)
Vtu_Com_Pt_SgVd
, 
VIRTUAL_COM_PORT_SIZ_STRING_VENDOR
},

106 {(
ut8_t
*)
Vtu_Com_Pt_SgProdu
, 
VIRTUAL_COM_PORT_SIZ_STRING_PRODUCT
},

107 {(
ut8_t
*)
Vtu_Com_Pt_SgSl
, 
VIRTUAL_COM_PORT_SIZ_STRING_SERIAL
}

121 
	$Vtu_Com_Pt_
()

126 
	`G_SlNum
();

128 
pInfmi
->
Cut_Cfiguti
 = 0;

131 
	`PowOn
();

134 
	`USB_SIL_In
();

136 
bDeviS
 = 
UNCONNECTED
;

137 
	}
}

146 
	$Vtu_Com_Pt_Ret
()

149 
pInfmi
->
Cut_Cfiguti
 = 0;

152 
pInfmi
->
Cut_Ftu
 = 
Vtu_Com_Pt_CfigDest
[7];

155 
pInfmi
->
Cut_I
 = 0;

157 
	`SBTABLE
(
BTABLE_ADDRESS
);

160 
	`SEPTy
(
ENDP0
, 
EP_CONTROL
);

161 
	`SEPTxStus
(
ENDP0
, 
EP_TX_STALL
);

162 
	`SEPRxAddr
(
ENDP0
, 
ENDP0_RXADDR
);

163 
	`SEPTxAddr
(
ENDP0
, 
ENDP0_TXADDR
);

164 
	`Cˬ_Stus_Out
(
ENDP0
);

165 
	`SEPRxCou
(
ENDP0
, 
Devi_Prݔty
.
MaxPackSize
);

166 
	`SEPRxVid
(
ENDP0
);

169 
	`SEPTy
(
ENDP1
, 
EP_BULK
);

170 
	`SEPTxAddr
(
ENDP1
, 
ENDP1_TXADDR
);

171 
	`SEPTxStus
(
ENDP1
, 
EP_TX_NAK
);

172 
	`SEPRxStus
(
ENDP1
, 
EP_RX_DIS
);

175 
	`SEPTy
(
ENDP2
, 
EP_INTERRUPT
);

176 
	`SEPTxAddr
(
ENDP2
, 
ENDP2_TXADDR
);

177 
	`SEPRxStus
(
ENDP2
, 
EP_RX_DIS
);

178 
	`SEPTxStus
(
ENDP2
, 
EP_TX_NAK
);

181 
	`SEPTy
(
ENDP3
, 
EP_BULK
);

182 
	`SEPRxAddr
(
ENDP3
, 
ENDP3_RXADDR
);

183 
	`SEPRxCou
(
ENDP3
, 
VIRTUAL_COM_PORT_DATA_SIZE
);

184 
	`SEPRxStus
(
ENDP3
, 
EP_RX_VALID
);

185 
	`SEPTxStus
(
ENDP3
, 
EP_TX_DIS
);

188 
	`SDeviAddss
(0);

190 
bDeviS
 = 
ATTACHED
;

191 
	}
}

200 
	$Vtu_Com_Pt_SCfiguti
()

202 
DEVICE_INFO
 *
pInfo
 = &
Devi_Info
;

204 i(
pInfo
->
Cut_Cfiguti
 != 0)

207 
bDeviS
 = 
CONFIGURED
;

209 
	}
}

218 
	$Vtu_Com_Pt_SDeviAddss
 ()

220 
bDeviS
 = 
ADDRESSED
;

221 
	}
}

230 
	$Vtu_Com_Pt_Stus_In
()

232 i(
Reque
 =
SET_LINE_CODING
)

234 
Reque
 = 0;

236 
	}
}

245 
	$Vtu_Com_Pt_Stus_Out
()

246 {
	}
}

255 
RESULT
 
	$Vtu_Com_Pt_Da_Sup
(
ut8_t
 
RequeNo
)

257 
ut8_t
 *(*
CyRoute
)(
ut16_t
);

259 
CyRoute
 = 
NULL
;

261 i(
RequeNo
 =
GET_LINE_CODING
)

263 i(
Ty_Rec
 =(
CLASS_REQUEST
 | 
INTERFACE_RECIPIENT
))

265 
CyRoute
 = 
Vtu_Com_Pt_GLeCodg
;

268 i(
RequeNo
 =
SET_LINE_CODING
)

270 i(
Ty_Rec
 =(
CLASS_REQUEST
 | 
INTERFACE_RECIPIENT
))

272 
CyRoute
 = 
Vtu_Com_Pt_SLeCodg
;

274 
Reque
 = 
SET_LINE_CODING
;

277 i(
CyRoute
 =
NULL
)

279  
USB_UNSUPPORT
;

282 
pInfmi
->
Cl_Info
.
CyDa
 = 
CyRoute
;

283 
pInfmi
->
Cl_Info
.
Usb_wOfft
 = 0;

284 (*
CyRoute
)(0);

285  
USB_SUCCESS
;

286 
	}
}

295 
RESULT
 
	$Vtu_Com_Pt_NoDa_Sup
(
ut8_t
 
RequeNo
)

298 i(
Ty_Rec
 =(
CLASS_REQUEST
 | 
INTERFACE_RECIPIENT
))

300 i(
RequeNo
 =
SET_COMM_FEATURE
)

302  
USB_SUCCESS
;

304 i(
RequeNo
 =
SET_CONTROL_LINE_STATE
)

306  
USB_SUCCESS
;

310  
USB_UNSUPPORT
;

311 
	}
}

320 
ut8_t
 *
	$Vtu_Com_Pt_GDeviDest
(
ut16_t
 
Lgth
)

322  
	`Sndd_GDestDa
(
Lgth
, &
Devi_Dest
);

323 
	}
}

332 
ut8_t
 *
	$Vtu_Com_Pt_GCfigDest
(
ut16_t
 
Lgth
)

334  
	`Sndd_GDestDa
(
Lgth
, &
Cfig_Dest
);

335 
	}
}

344 
ut8_t
 *
	$Vtu_Com_Pt_GSgDest
(
ut16_t
 
Lgth
)

346 
ut8_t
 
wVue0
 = 
pInfmi
->
USBwVue0
;

347 i(
wVue0
 > 4)

349  
NULL
;

353  
	`Sndd_GDestDa
(
Lgth
, &
Sg_Dest
[
wVue0
]);

355 
	}
}

366 
RESULT
 
	$Vtu_Com_Pt_G_I_Stg
(
ut8_t
 
I
, ut8_
AɔǋStg
)

368 i(
AɔǋStg
 > 0)

370  
USB_UNSUPPORT
;

372 i(
I
 > 1)

374  
USB_UNSUPPORT
;

376  
USB_SUCCESS
;

377 
	}
}

386 
ut8_t
 *
	$Vtu_Com_Pt_GLeCodg
(
ut16_t
 
Lgth
)

388 i(
Lgth
 == 0)

390 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = (
lecodg
);

391  
NULL
;

393 (
ut8_t
 *)&
lecodg
;

394 
	}
}

403 
ut8_t
 *
	$Vtu_Com_Pt_SLeCodg
(
ut16_t
 
Lgth
)

405 i(
Lgth
 == 0)

407 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = (
lecodg
);

408  
NULL
;

410 (
ut8_t
 *)&
lecodg
;

411 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_pwr.c

30 
	~"usb_lib.h
"

31 
	~"usb_cf.h
"

32 
	~"usb_pwr.h
"

33 
	~"hw_cfig.h
"

39 
__IO
 
ut32_t
 
	gbDeviS
 = 
UNCONNECTED
;

40 
__IO
 
bo
 
	gfSudEbd
 = 
TRUE
;

41 
__IO
 
ut32_t
 
	gEP
[8];

45 
__IO
 
RESUME_STATE
 
	meS
;

46 
__IO
 
ut8_t
 
	mbESOFt
;

48 
	gResumeS
;

50 
__IO
 
ut32_t
 
	gmewakeup
=0;

64 
RESULT
 
	$PowOn
()

66 
ut16_t
 
wRegV
;

69 
	`USB_Cab_Cfig
(
ENABLE
);

72 
wRegV
 = 
CNTR_FRES
;

73 
	`_SCNTR
(
wRegV
);

76 
wIru_Mask
 = 0;

77 
	`_SCNTR
(
wIru_Mask
);

79 
	`_SISTR
(0);

81 
wIru_Mask
 = 
CNTR_RESETM
 | 
CNTR_SUSPM
 | 
CNTR_WKUPM
;

82 
	`_SCNTR
(
wIru_Mask
);

84  
USB_SUCCESS
;

85 
	}
}

94 
RESULT
 
	$PowOff
()

97 
	`_SCNTR
(
CNTR_FRES
);

99 
	`_SISTR
(0);

101 
	`USB_Cab_Cfig
(
DISABLE
);

103 
	`_SCNTR
(
CNTR_FRES
 + 
CNTR_PDWN
);

107  
USB_SUCCESS
;

108 
	}
}

117 
	$Sud
()

119 
ut32_t
 
i
 =0;

120 
ut16_t
 
wCNTR
;

127 
wCNTR
 = 
	`_GCNTR
();

132 
i
=0;i<8;i++
EP
[i] = 
	`_GENDPOINT
(i);

135 
wCNTR
|=
CNTR_RESETM
;

136 
	`_SCNTR
(
wCNTR
);

139 
wCNTR
|=
CNTR_FRES
;

140 
	`_SCNTR
(
wCNTR
);

143 
wCNTR
&=~
CNTR_FRES
;

144 
	`_SCNTR
(
wCNTR
);

150 
	`_SISTR
((
ut16_t
)
CLR_RESET
);

153 
i
=0;i<8;i++)

154 
	`_SENDPOINT
(
i
, 
EP
[i]);

157 
wCNTR
 |
CNTR_FSUSP
;

158 
	`_SCNTR
(
wCNTR
);

161 
wCNTR
 = 
	`_GCNTR
();

162 
wCNTR
 |
CNTR_LPMODE
;

163 
	`_SCNTR
(
wCNTR
);

182 if((
	`_GISTR
()&
ISTR_WKUP
)==0)

186 #i
	`defed
 (
STM32F30X
|| defed (
STM32F37X
)

187 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

189 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP
);

195 
	`_SISTR
(
CLR_WKUP
);

197 
wCNTR
 = 
	`_GCNTR
();

198 
wCNTR
&=~
CNTR_FSUSP
;

199 
	`_SCNTR
(
wCNTR
);

206 #i
	`defed
 (
STM32F30X
|| defed (
STM32F37X
)

207 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

209 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP
);

213 
	}
}

222 
	$Resume_In
()

224 
ut16_t
 
wCNTR
;

231 
wCNTR
 = 
	`_GCNTR
();

232 
wCNTR
 &(~
CNTR_LPMODE
);

233 
	`_SCNTR
(
wCNTR
);

237 
	`Lve_LowPowMode
();

240 
	`_SCNTR
(
IMR_MSK
);

245 
	}
}

259 
	$Resume
(
RESUME_STATE
 
eResumeSV
)

261 
ut16_t
 
wCNTR
;

263 i(
eResumeSV
 !
RESUME_ESOF
)

264 
ResumeS
.
eS
 = 
eResumeSV
;

265 
ResumeS
.
eS
)

267 
RESUME_EXTERNAL
:

268 i(
mewakeup
 ==0)

270 
	`Resume_In
();

271 
ResumeS
.
eS
 = 
RESUME_OFF
;

275 
ResumeS
.
eS
 = 
RESUME_ON
;

278 
RESUME_INTERNAL
:

279 
	`Resume_In
();

280 
ResumeS
.
eS
 = 
RESUME_START
;

281 
mewakeup
 = 1;

283 
RESUME_LATER
:

284 
ResumeS
.
bESOFt
 = 2;

285 
ResumeS
.
eS
 = 
RESUME_WAIT
;

287 
RESUME_WAIT
:

288 
ResumeS
.
bESOFt
--;

289 i(
ResumeS
.
bESOFt
 == 0)

290 
ResumeS
.
eS
 = 
RESUME_START
;

292 
RESUME_START
:

293 
wCNTR
 = 
	`_GCNTR
();

294 
wCNTR
 |
CNTR_RESUME
;

295 
	`_SCNTR
(
wCNTR
);

296 
ResumeS
.
eS
 = 
RESUME_ON
;

297 
ResumeS
.
bESOFt
 = 10;

299 
RESUME_ON
:

300 
ResumeS
.
bESOFt
--;

301 i(
ResumeS
.
bESOFt
 == 0)

303 
wCNTR
 = 
	`_GCNTR
();

304 
wCNTR
 &(~
CNTR_RESUME
);

305 
	`_SCNTR
(
wCNTR
);

306 
ResumeS
.
eS
 = 
RESUME_OFF
;

307 
mewakeup
 = 0;

310 
RESUME_OFF
:

311 
RESUME_ESOF
:

313 
ResumeS
.
eS
 = 
RESUME_OFF
;

316 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_regs.c

29 
	~"usb_lib.h
"

46 
	$SCNTR
(
ut16_t
 
wRegVue
)

48 
	`_SCNTR
(
wRegVue
);

49 
	}
}

58 
ut16_t
 
	$GCNTR
()

60 (
	`_GCNTR
());

61 
	}
}

70 
	$SISTR
(
ut16_t
 
wRegVue
)

72 
	`_SISTR
(
wRegVue
);

73 
	}
}

82 
ut16_t
 
	$GISTR
()

84 (
	`_GISTR
());

85 
	}
}

94 
ut16_t
 
	$GFNR
()

96 (
	`_GFNR
());

97 
	}
}

106 
	$SDADDR
(
ut16_t
 
wRegVue
)

108 
	`_SDADDR
(
wRegVue
);

109 
	}
}

118 
ut16_t
 
	$GDADDR
()

120 (
	`_GDADDR
());

121 
	}
}

130 
	$SBTABLE
(
ut16_t
 
wRegVue
)

132 
	`_SBTABLE
(
wRegVue
);

133 
	}
}

142 
ut16_t
 
	$GBTABLE
()

144 (
	`_GBTABLE
());

145 
	}
}

155 
	$SENDPOINT
(
ut8_t
 
bEpNum
, 
ut16_t
 
wRegVue
)

157 
	`_SENDPOINT
(
bEpNum
, 
wRegVue
);

158 
	}
}

167 
ut16_t
 
	$GENDPOINT
(
ut8_t
 
bEpNum
)

169 (
	`_GENDPOINT
(
bEpNum
));

170 
	}
}

180 
	$SEPTy
(
ut8_t
 
bEpNum
, 
ut16_t
 
wTy
)

182 
	`_SEPTy
(
bEpNum
, 
wTy
);

183 
	}
}

192 
ut16_t
 
	$GEPTy
(
ut8_t
 
bEpNum
)

194 (
	`_GEPTy
(
bEpNum
));

195 
	}
}

205 
	$SEPTxStus
(
ut8_t
 
bEpNum
, 
ut16_t
 
wS
)

207 
	`_SEPTxStus
(
bEpNum
, 
wS
);

208 
	}
}

218 
	$SEPRxStus
(
ut8_t
 
bEpNum
, 
ut16_t
 
wS
)

220 
	`_SEPRxStus
(
bEpNum
, 
wS
);

221 
	}
}

231 
	$SDouBBuffEPS
(
ut8_t
 
bEpNum
, ut8_
bD
)

233 
ut16_t
 
Endpot_DTOG_Stus
;

234 
Endpot_DTOG_Stus
 = 
	`GENDPOINT
(
bEpNum
);

235 i(
bD
 =
EP_DBUF_OUT
)

237 
	`_SENDPOINT
(
bEpNum
, 
Endpot_DTOG_Stus
 & ~
EPRX_DTOG1
);

239 i(
bD
 =
EP_DBUF_IN
)

241 
	`_SENDPOINT
(
bEpNum
, 
Endpot_DTOG_Stus
 & ~
EPTX_DTOG1
);

243 
	}
}

252 
ut16_t
 
	$GEPTxStus
(
ut8_t
 
bEpNum
)

254 (
	`_GEPTxStus
(
bEpNum
));

255 
	}
}

264 
ut16_t
 
	$GEPRxStus
(
ut8_t
 
bEpNum
)

266 (
	`_GEPRxStus
(
bEpNum
));

267 
	}
}

276 
	$SEPTxVid
(
ut8_t
 
bEpNum
)

278 
	`_SEPTxStus
(
bEpNum
, 
EP_TX_VALID
);

279 
	}
}

288 
	$SEPRxVid
(
ut8_t
 
bEpNum
)

290 
	`_SEPRxStus
(
bEpNum
, 
EP_RX_VALID
);

291 
	}
}

300 
	$SEP_KIND
(
ut8_t
 
bEpNum
)

302 
	`_SEP_KIND
(
bEpNum
);

303 
	}
}

312 
	$CˬEP_KIND
(
ut8_t
 
bEpNum
)

314 
	`_CˬEP_KIND
(
bEpNum
);

315 
	}
}

323 
	$Cˬ_Stus_Out
(
ut8_t
 
bEpNum
)

325 
	`_CˬEP_KIND
(
bEpNum
);

326 
	}
}

334 
	$S_Stus_Out
(
ut8_t
 
bEpNum
)

336 
	`_SEP_KIND
(
bEpNum
);

337 
	}
}

345 
	$SEPDoubBuff
(
ut8_t
 
bEpNum
)

347 
	`_SEP_KIND
(
bEpNum
);

348 
	}
}

356 
	$CˬEPDoubBuff
(
ut8_t
 
bEpNum
)

358 
	`_CˬEP_KIND
(
bEpNum
);

359 
	}
}

367 
ut16_t
 
	$GTxSStus
(
ut8_t
 
bEpNum
)

369 (
	`_GTxSStus
(
bEpNum
));

370 
	}
}

378 
ut16_t
 
	$GRxSStus
(
ut8_t
 
bEpNum
)

380 (
	`_GRxSStus
(
bEpNum
));

381 
	}
}

389 
	$CˬEP_CTR_RX
(
ut8_t
 
bEpNum
)

391 
	`_CˬEP_CTR_RX
(
bEpNum
);

392 
	}
}

400 
	$CˬEP_CTR_TX
(
ut8_t
 
bEpNum
)

402 
	`_CˬEP_CTR_TX
(
bEpNum
);

403 
	}
}

411 
	$ToggDTOG_RX
(
ut8_t
 
bEpNum
)

413 
	`_ToggDTOG_RX
(
bEpNum
);

414 
	}
}

422 
	$ToggDTOG_TX
(
ut8_t
 
bEpNum
)

424 
	`_ToggDTOG_TX
(
bEpNum
);

425 
	}
}

433 
	$CˬDTOG_RX
(
ut8_t
 
bEpNum
)

435 
	`_CˬDTOG_RX
(
bEpNum
);

436 
	}
}

444 
	$CˬDTOG_TX
(
ut8_t
 
bEpNum
)

446 
	`_CˬDTOG_TX
(
bEpNum
);

447 
	}
}

456 
	$SEPAddss
(
ut8_t
 
bEpNum
, ut8_
bAddr
)

458 
	`_SEPAddss
(
bEpNum
, 
bAddr
);

459 
	}
}

467 
ut8_t
 
	$GEPAddss
(
ut8_t
 
bEpNum
)

469 (
	`_GEPAddss
(
bEpNum
));

470 
	}
}

479 
	$SEPTxAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wAddr
)

481 
	`_SEPTxAddr
(
bEpNum
, 
wAddr
);

482 
	}
}

491 
	$SEPRxAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wAddr
)

493 
	`_SEPRxAddr
(
bEpNum
, 
wAddr
);

494 
	}
}

502 
ut16_t
 
	$GEPTxAddr
(
ut8_t
 
bEpNum
)

504 (
	`_GEPTxAddr
(
bEpNum
));

505 
	}
}

513 
ut16_t
 
	$GEPRxAddr
(
ut8_t
 
bEpNum
)

515 (
	`_GEPRxAddr
(
bEpNum
));

516 
	}
}

525 
	$SEPTxCou
(
ut8_t
 
bEpNum
, 
ut16_t
 
wCou
)

527 
	`_SEPTxCou
(
bEpNum
, 
wCou
);

528 
	}
}

537 
	$SEPCouRxReg
(
ut32_t
 *
pdwReg
, 
ut16_t
 
wCou
)

539 
	`_SEPCouRxReg
(
dwReg
, 
wCou
);

540 
	}
}

549 
	$SEPRxCou
(
ut8_t
 
bEpNum
, 
ut16_t
 
wCou
)

551 
	`_SEPRxCou
(
bEpNum
, 
wCou
);

552 
	}
}

560 
ut16_t
 
	$GEPTxCou
(
ut8_t
 
bEpNum
)

562 (
	`_GEPTxCou
(
bEpNum
));

563 
	}
}

571 
ut16_t
 
	$GEPRxCou
(
ut8_t
 
bEpNum
)

573 (
	`_GEPRxCou
(
bEpNum
));

574 
	}
}

584 
	$SEPDblBuffAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf0Addr
, ut16_
wBuf1Addr
)

586 
	`_SEPDblBuffAddr
(
bEpNum
, 
wBuf0Addr
, 
wBuf1Addr
);

587 
	}
}

596 
	$SEPDblBuf0Addr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf0Addr
)

598 
	`_SEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);

599 
	}
}

608 
	$SEPDblBuf1Addr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf1Addr
)

610 
	`_SEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);

611 
	}
}

619 
ut16_t
 
	$GEPDblBuf0Addr
(
ut8_t
 
bEpNum
)

621 (
	`_GEPDblBuf0Addr
(
bEpNum
));

622 
	}
}

630 
ut16_t
 
	$GEPDblBuf1Addr
(
ut8_t
 
bEpNum
)

632 (
	`_GEPDblBuf1Addr
(
bEpNum
));

633 
	}
}

642 
	$SEPDblBuffCou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

644 
	`_SEPDblBuffCou
(
bEpNum
, 
bD
, 
wCou
);

645 
	}
}

654 
	$SEPDblBuf0Cou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

656 
	`_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
);

657 
	}
}

666 
	$SEPDblBuf1Cou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

668 
	`_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
);

669 
	}
}

678 
ut16_t
 
	$GEPDblBuf0Cou
(
ut8_t
 
bEpNum
)

680 (
	`_GEPDblBuf0Cou
(
bEpNum
));

681 
	}
}

690 
ut16_t
 
	$GEPDblBuf1Cou
(
ut8_t
 
bEpNum
)

692 (
	`_GEPDblBuf1Cou
(
bEpNum
));

693 
	}
}

702 
EP_DBUF_DIR
 
	$GEPDblBufD
(
ut8_t
 
bEpNum
)

704 i((
ut16_t
)(*
	`_pEPRxCou
(
bEpNum
) & 0xFC00) != 0)

705 (
EP_DBUF_OUT
);

706 i(((
ut16_t
)(*
	`_pEPTxCou
(
bEpNum
)) & 0x03FF) != 0)

707 (
EP_DBUF_IN
);

709 (
EP_DBUF_ERR
);

710 
	}
}

719 
	$FeUrBufr
(
ut8_t
 
bEpNum
, ut8_
bD
)

721 i(
bD
 =
EP_DBUF_OUT
)

723 
	`_ToggDTOG_TX
(
bEpNum
);

725 i(
bD
 =
EP_DBUF_IN
)

727 
	`_ToggDTOG_RX
(
bEpNum
);

729 
	}
}

738 
ut16_t
 
	$ToWd
(
ut8_t
 
bh
, ut8_
bl
)

740 
ut16_t
 
wR
;

741 
wR
 = (
ut16_t
)
bl
 | ((ut16_t)
bh
 << 8);

742 (
wR
);

743 
	}
}

751 
ut16_t
 
	$BySw
(
ut16_t
 
wSwW
)

753 
ut8_t
 
bTemp
;

754 
ut16_t
 
wR
;

755 
bTemp
 = (
ut8_t
)(
wSwW
 & 0xff);

756 
wR
 = (
wSwW
 >> 8| ((
ut16_t
)
bTemp
 << 8);

757 (
wR
);

758 
	}
}

	@D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_sil.c

31 
	~"usb_lib.h
"

48 
ut32_t
 
	$USB_SIL_In
()

52 
	`_SISTR
(0);

53 
wIru_Mask
 = 
IMR_MSK
;

55 
	`_SCNTR
(
wIru_Mask
);

57 
	}
}

69 
ut32_t
 
	$USB_SIL_Wre
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
, 
ut32_t
 
wBufrSize
)

72 
	`UrToPMABufrCy
(
pBufrPor
, 
	`GEPTxAddr
(
bEpAddr
 & 0x7F), 
wBufrSize
);

75 
	`SEPTxCou
((
bEpAddr
 & 0x7F), 
wBufrSize
);

78 
	}
}

89 
ut32_t
 
	$USB_SIL_Rd
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
)

91 
ut32_t
 
DaLgth
 = 0;

94 
DaLgth
 = 
	`GEPRxCou
(
bEpAddr
 & 0x7F);

97 
	`PMAToUrBufrCy
(
pBufrPor
, 
	`GEPRxAddr
(
bEpAddr
 & 0x7F), 
DaLgth
);

100  
DaLgth
;

101 
	}
}

	@
1
.
0
102
5354
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST1521~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST1ED0~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST2944~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST301B~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST4334~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST5872~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST7315~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST7C3E~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST86EB~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST89BF~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\ST90EA~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA403~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA4E5~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA5E7~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STA930~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STBC07~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STDBC2~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STF8B9~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~2.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~3.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\STM32F~4.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\inc\misc.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST12DF~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST1D4B~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST508A~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST53A5~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST57C7~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST585B~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST5F15~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST7656~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST7B0D~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST866E~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\ST92BF~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STA2D5~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STB65C~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STC0DE~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STCCCA~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STF68C~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STF6A9~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STFD4F~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~2.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~3.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\STM32F~4.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\SPL\src\misc.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\STM32F~1.LD
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\STM32F~2.LD
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\CORE_C~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\CORE_C~2.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\cmsis\core_cm3.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\HW_CON~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\PLATFO~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\ST3AB4~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~2.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM321~4.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32F~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32F~2.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\STM32_~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\SYSTEM~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\USART_~1.H
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\main.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\sim900a.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\stm32_it.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_conf.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_core.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_def.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_desc.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_init.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_int.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_istr.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_lib.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_mem.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_prop.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_pwr.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_regs.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_sil.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\inc\usb_type.h
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\readme.txt
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\HW_CON~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\ST172A~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STARTU~1.S
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~2.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\STM321~4.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\SYSTEM~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\USART_~1.C
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\main.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\sim900a.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\stm32_it.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_core.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_desc.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_endp.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_init.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_int.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_istr.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_mem.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_prop.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_pwr.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_regs.c
D:\MYFILE~1\AA\TEKNIK~1\TA\cobalagi\src\usb_sil.c
