#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_green~6_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n46020.in[1] (.names)                                                0.500     0.667
n46020.out[0] (.names)                                               0.261     0.928
n46018_1.in[1] (.names)                                              0.475     1.402
n46018_1.out[0] (.names)                                             0.261     1.663
n46011.in[2] (.names)                                                0.335     1.998
n46011.out[0] (.names)                                               0.261     2.259
n45988.in[2] (.names)                                                0.476     2.735
n45988.out[0] (.names)                                               0.235     2.970
n46121.in[2] (.names)                                                0.617     3.586
n46121.out[0] (.names)                                               0.235     3.821
n60663.in[3] (.names)                                                0.480     4.301
n60663.out[0] (.names)                                               0.261     4.562
top^tm3_vidout_green~6_FF_NODE.D[0] (.latch)                         0.000     4.562
data arrival time                                                              4.562

clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^tm3_vidout_green~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.562
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.586


#Path 2
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46114.in[3] (.names)                                               0.617     3.586
n46114.out[0] (.names)                                              0.235     3.821
n60603.in[4] (.names)                                               0.479     4.300
n60603.out[0] (.names)                                              0.261     4.561
top^tm3_vidout_blue~4_FF_NODE.D[0] (.latch)                         0.000     4.561
data arrival time                                                             4.561

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.561
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.585


#Path 3
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46117.in[2] (.names)                                               0.617     3.586
n46117.out[0] (.names)                                              0.235     3.821
n60608.in[3] (.names)                                               0.477     4.298
n60608.out[0] (.names)                                              0.261     4.559
top^tm3_vidout_blue~5_FF_NODE.D[0] (.latch)                         0.000     4.559
data arrival time                                                             4.559

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.559
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.583


#Path 4
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_green~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n46020.in[1] (.names)                                                0.500     0.667
n46020.out[0] (.names)                                               0.261     0.928
n46018_1.in[1] (.names)                                              0.475     1.402
n46018_1.out[0] (.names)                                             0.261     1.663
n46011.in[2] (.names)                                                0.335     1.998
n46011.out[0] (.names)                                               0.261     2.259
n45988.in[2] (.names)                                                0.476     2.735
n45988.out[0] (.names)                                               0.235     2.970
n46113_1.in[2] (.names)                                              0.617     3.586
n46113_1.out[0] (.names)                                             0.235     3.821
n60653.in[3] (.names)                                                0.476     4.297
n60653.out[0] (.names)                                               0.261     4.558
top^tm3_vidout_green~4_FF_NODE.D[0] (.latch)                         0.000     4.558
data arrival time                                                              4.558

clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^tm3_vidout_green~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.558
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.582


#Path 5
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~6_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46120.in[4] (.names)                                               0.617     3.586
n46120.out[0] (.names)                                              0.235     3.821
n60613.in[2] (.names)                                               0.337     4.158
n60613.out[0] (.names)                                              0.261     4.419
top^tm3_vidout_blue~6_FF_NODE.D[0] (.latch)                         0.000     4.419
data arrival time                                                             4.419

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.419
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.443


#Path 6
Startpoint: top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_1~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41399.in[0] (.names)                                                                   0.790     0.956
n41399.out[0] (.names)                                                                  0.235     1.191
n41398_1.in[4] (.names)                                                                 0.331     1.523
n41398_1.out[0] (.names)                                                                0.235     1.758
n41397.in[4] (.names)                                                                   0.335     2.092
n41397.out[0] (.names)                                                                  0.235     2.327
n41396.in[2] (.names)                                                                   0.480     2.808
n41396.out[0] (.names)                                                                  0.235     3.043
n8678.in[4] (.names)                                                                    0.335     3.377
n8678.out[0] (.names)                                                                   0.235     3.612
top.find_max+find_max_inst^indx_1_1~0_FF_NODE.D[0] (.latch)                             0.716     4.328
data arrival time                                                                                 4.328

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^indx_1_1~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -4.328
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.352


#Path 7
Startpoint: top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_1~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41399.in[0] (.names)                                                                   0.790     0.956
n41399.out[0] (.names)                                                                  0.235     1.191
n41398_1.in[4] (.names)                                                                 0.331     1.523
n41398_1.out[0] (.names)                                                                0.235     1.758
n41397.in[4] (.names)                                                                   0.335     2.092
n41397.out[0] (.names)                                                                  0.235     2.327
n41396.in[2] (.names)                                                                   0.480     2.808
n41396.out[0] (.names)                                                                  0.235     3.043
n8678.in[4] (.names)                                                                    0.335     3.377
n8678.out[0] (.names)                                                                   0.235     3.612
n8853.in[2] (.names)                                                                    0.479     4.091
n8853.out[0] (.names)                                                                   0.235     4.326
top.find_max+find_max_inst^res_1_1~0_FF_NODE.D[0] (.latch)                              0.000     4.326
data arrival time                                                                                 4.326

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_1~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -4.326
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.350


#Path 8
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~7_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46124.in[4] (.names)                                               0.335     3.304
n46124.out[0] (.names)                                              0.235     3.539
n60618.in[2] (.names)                                               0.481     4.020
n60618.out[0] (.names)                                              0.261     4.281
top^tm3_vidout_blue~7_FF_NODE.D[0] (.latch)                         0.000     4.281
data arrival time                                                             4.281

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.281
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.305


#Path 9
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_green~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n46020.in[1] (.names)                                                0.500     0.667
n46020.out[0] (.names)                                               0.261     0.928
n46018_1.in[1] (.names)                                              0.475     1.402
n46018_1.out[0] (.names)                                             0.261     1.663
n46011.in[2] (.names)                                                0.335     1.998
n46011.out[0] (.names)                                               0.261     2.259
n45988.in[2] (.names)                                                0.476     2.735
n45988.out[0] (.names)                                               0.235     2.970
n46130.in[3] (.names)                                                0.335     3.304
n46130.out[0] (.names)                                               0.235     3.539
n60673.in[4] (.names)                                                0.480     4.019
n60673.out[0] (.names)                                               0.261     4.280
top^tm3_vidout_green~8_FF_NODE.D[0] (.latch)                         0.000     4.280
data arrival time                                                              4.280

clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^tm3_vidout_green~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.280
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.304


#Path 10
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46099.in[2] (.names)                                               0.335     3.304
n46099.out[0] (.names)                                              0.235     3.539
n60593.in[3] (.names)                                               0.479     4.018
n60593.out[0] (.names)                                              0.261     4.279
top^tm3_vidout_blue~2_FF_NODE.D[0] (.latch)                         0.000     4.279
data arrival time                                                             4.279

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.279
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.303


#Path 11
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n45988.in[2] (.names)                                               0.476     2.735
n45988.out[0] (.names)                                              0.235     2.970
n46131.in[3] (.names)                                               0.335     3.304
n46131.out[0] (.names)                                              0.235     3.539
n60623.in[5] (.names)                                               0.477     4.016
n60623.out[0] (.names)                                              0.261     4.277
top^tm3_vidout_blue~8_FF_NODE.D[0] (.latch)                         0.000     4.277
data arrival time                                                             4.277

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.277
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.301


#Path 12
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^depth_out_reg~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]             0.124     0.166
n46020.in[1] (.names)                                             0.500     0.667
n46020.out[0] (.names)                                            0.261     0.928
n46018_1.in[1] (.names)                                           0.475     1.402
n46018_1.out[0] (.names)                                          0.261     1.663
n46011.in[2] (.names)                                             0.335     1.998
n46011.out[0] (.names)                                            0.261     2.259
n45988.in[2] (.names)                                             0.476     2.735
n45988.out[0] (.names)                                            0.235     2.970
n46055.in[2] (.names)                                             0.617     3.586
n46055.out[0] (.names)                                            0.261     3.847
n60523.in[2] (.names)                                             0.100     3.947
n60523.out[0] (.names)                                            0.261     4.208
top^depth_out_reg~2_FF_NODE.D[0] (.latch)                         0.000     4.208
data arrival time                                                           4.208

clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^depth_out_reg~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                 0.000     0.042
cell setup time                                                  -0.066    -0.024
data required time                                                         -0.024
---------------------------------------------------------------------------------
data required time                                                         -0.024
data arrival time                                                          -4.208
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.232


#Path 13
Startpoint: top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_1~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41399.in[0] (.names)                                                                   0.790     0.956
n41399.out[0] (.names)                                                                  0.235     1.191
n41398_1.in[4] (.names)                                                                 0.331     1.523
n41398_1.out[0] (.names)                                                                0.235     1.758
n41397.in[4] (.names)                                                                   0.335     2.092
n41397.out[0] (.names)                                                                  0.235     2.327
n41396.in[2] (.names)                                                                   0.480     2.808
n41396.out[0] (.names)                                                                  0.235     3.043
n8678.in[4] (.names)                                                                    0.335     3.377
n8678.out[0] (.names)                                                                   0.235     3.612
n9038.in[2] (.names)                                                                    0.337     3.949
n9038.out[0] (.names)                                                                   0.235     4.184
top.find_max+find_max_inst^res_1_1~3_FF_NODE.D[0] (.latch)                              0.000     4.184
data arrival time                                                                                 4.184

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_1~3_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -4.184
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -4.208


#Path 14
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_blue~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                               0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
n46020.in[1] (.names)                                               0.500     0.667
n46020.out[0] (.names)                                              0.261     0.928
n46018_1.in[1] (.names)                                             0.475     1.402
n46018_1.out[0] (.names)                                            0.261     1.663
n46011.in[2] (.names)                                               0.335     1.998
n46011.out[0] (.names)                                              0.261     2.259
n46104.in[3] (.names)                                               0.476     2.735
n46104.out[0] (.names)                                              0.235     2.970
n46102.in[3] (.names)                                               0.617     3.586
n46102.out[0] (.names)                                              0.261     3.847
n60598.in[2] (.names)                                               0.100     3.947
n60598.out[0] (.names)                                              0.235     4.182
top^tm3_vidout_blue~3_FF_NODE.D[0] (.latch)                         0.000     4.182
data arrival time                                                             4.182

clock top^tm3_clk_v0 (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                    0.000     0.000
top^tm3_vidout_blue~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                   0.000     0.042
cell setup time                                                    -0.066    -0.024
data required time                                                           -0.024
-----------------------------------------------------------------------------------
data required time                                                           -0.024
data arrival time                                                            -4.182
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -4.206


#Path 15
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_green~7_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n46020.in[1] (.names)                                                0.500     0.667
n46020.out[0] (.names)                                               0.261     0.928
n46018_1.in[1] (.names)                                              0.475     1.402
n46018_1.out[0] (.names)                                             0.261     1.663
n46011.in[2] (.names)                                                0.335     1.998
n46011.out[0] (.names)                                               0.261     2.259
n45988.in[2] (.names)                                                0.476     2.735
n45988.out[0] (.names)                                               0.235     2.970
n46124.in[4] (.names)                                                0.335     3.304
n46124.out[0] (.names)                                               0.235     3.539
n60668.in[2] (.names)                                                0.336     3.875
n60668.out[0] (.names)                                               0.261     4.136
top^tm3_vidout_green~7_FF_NODE.D[0] (.latch)                         0.000     4.136
data arrival time                                                              4.136

clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^tm3_vidout_green~7_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.136
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.159


#Path 16
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_green~9_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                                0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
n46020.in[1] (.names)                                                0.500     0.667
n46020.out[0] (.names)                                               0.261     0.928
n46018_1.in[1] (.names)                                              0.475     1.402
n46018_1.out[0] (.names)                                             0.261     1.663
n46011.in[2] (.names)                                                0.335     1.998
n46011.out[0] (.names)                                               0.261     2.259
n45988.in[2] (.names)                                                0.476     2.735
n45988.out[0] (.names)                                               0.235     2.970
n46132.in[4] (.names)                                                0.335     3.304
n46132.out[0] (.names)                                               0.235     3.539
n60678.in[2] (.names)                                                0.335     3.874
n60678.out[0] (.names)                                               0.261     4.135
top^tm3_vidout_green~9_FF_NODE.D[0] (.latch)                         0.000     4.135
data arrival time                                                              4.135

clock top^tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
top^tm3_vidout_green~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                    0.000     0.042
cell setup time                                                     -0.066    -0.024
data required time                                                            -0.024
------------------------------------------------------------------------------------
data required time                                                            -0.024
data arrival time                                                             -4.135
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -4.158


#Path 17
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^depth_out_reg~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]             0.124     0.166
n46020.in[1] (.names)                                             0.500     0.667
n46020.out[0] (.names)                                            0.261     0.928
n46018_1.in[1] (.names)                                           0.475     1.402
n46018_1.out[0] (.names)                                          0.261     1.663
n46011.in[2] (.names)                                             0.335     1.998
n46011.out[0] (.names)                                            0.261     2.259
n45988.in[2] (.names)                                             0.476     2.735
n45988.out[0] (.names)                                            0.235     2.970
n46062.in[2] (.names)                                             0.477     3.446
n46062.out[0] (.names)                                            0.261     3.707
n60533.in[2] (.names)                                             0.100     3.807
n60533.out[0] (.names)                                            0.261     4.068
top^depth_out_reg~3_FF_NODE.D[0] (.latch)                         0.000     4.068
data arrival time                                                           4.068

clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^depth_out_reg~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                 0.000     0.042
cell setup time                                                  -0.066    -0.024
data required time                                                         -0.024
---------------------------------------------------------------------------------
data required time                                                         -0.024
data arrival time                                                          -4.068
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.092


#Path 18
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^depth_out_reg~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]             0.124     0.166
n46020.in[1] (.names)                                             0.500     0.667
n46020.out[0] (.names)                                            0.261     0.928
n46018_1.in[1] (.names)                                           0.475     1.402
n46018_1.out[0] (.names)                                          0.261     1.663
n46011.in[2] (.names)                                             0.335     1.998
n46011.out[0] (.names)                                            0.261     2.259
n45988.in[2] (.names)                                             0.476     2.735
n45988.out[0] (.names)                                            0.235     2.970
n45987.in[2] (.names)                                             0.475     3.444
n45987.out[0] (.names)                                            0.261     3.705
n60503.in[2] (.names)                                             0.100     3.805
n60503.out[0] (.names)                                            0.261     4.066
top^depth_out_reg~0_FF_NODE.D[0] (.latch)                         0.000     4.066
data arrival time                                                           4.066

clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^depth_out_reg~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                 0.000     0.042
cell setup time                                                  -0.066    -0.024
data required time                                                         -0.024
---------------------------------------------------------------------------------
data required time                                                         -0.024
data arrival time                                                          -4.066
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -4.090


#Path 19
Startpoint: top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_1~10_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_0^dout~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41399.in[0] (.names)                                                                   0.790     0.956
n41399.out[0] (.names)                                                                  0.235     1.191
n41398_1.in[4] (.names)                                                                 0.331     1.523
n41398_1.out[0] (.names)                                                                0.235     1.758
n41397.in[4] (.names)                                                                   0.335     2.092
n41397.out[0] (.names)                                                                  0.235     2.327
n41396.in[2] (.names)                                                                   0.480     2.808
n41396.out[0] (.names)                                                                  0.235     3.043
n8678.in[4] (.names)                                                                    0.335     3.377
n8678.out[0] (.names)                                                                   0.235     3.612
n9028.in[2] (.names)                                                                    0.100     3.712
n9028.out[0] (.names)                                                                   0.235     3.947
top.find_max+find_max_inst^res_1_1~10_FF_NODE.D[0] (.latch)                             0.000     3.947
data arrival time                                                                                 3.947

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_1~10_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.947
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.971


#Path 20
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_red~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                   0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                              0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]              0.124     0.166
n46020.in[1] (.names)                                              0.500     0.667
n46020.out[0] (.names)                                             0.261     0.928
n46018_1.in[1] (.names)                                            0.475     1.402
n46018_1.out[0] (.names)                                           0.261     1.663
n46011.in[2] (.names)                                              0.335     1.998
n46011.out[0] (.names)                                             0.261     2.259
n45988.in[2] (.names)                                              0.476     2.735
n45988.out[0] (.names)                                             0.235     2.970
n46139.in[3] (.names)                                              0.335     3.304
n46139.out[0] (.names)                                             0.261     3.565
n60693.in[2] (.names)                                              0.100     3.665
n60693.out[0] (.names)                                             0.261     3.926
top^tm3_vidout_red~2_FF_NODE.D[0] (.latch)                         0.000     3.926
data arrival time                                                            3.926

clock top^tm3_clk_v0 (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                   0.000     0.000
top^tm3_vidout_red~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -3.926
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.950


#Path 21
Startpoint: top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_5_1~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_4_1~5_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41447.in[0] (.names)                                                               0.499     0.665
n41447.out[0] (.names)                                                              0.235     0.900
n41446.in[4] (.names)                                                               0.337     1.237
n41446.out[0] (.names)                                                              0.235     1.472
n41444.in[5] (.names)                                                               0.480     1.952
n41444.out[0] (.names)                                                              0.261     2.213
n41441.in[5] (.names)                                                               0.337     2.550
n41441.out[0] (.names)                                                              0.261     2.811
n41439.in[5] (.names)                                                               0.100     2.911
n41439.out[0] (.names)                                                              0.261     3.172
n8768_1.in[2] (.names)                                                              0.479     3.651
n8768_1.out[0] (.names)                                                             0.235     3.886
top.find_max+find_max_inst^indx_5_1~2_FF_NODE.D[0] (.latch)                         0.000     3.886
data arrival time                                                                             3.886

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_5_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.886
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.910


#Path 22
Startpoint: top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_5_1~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_4_1~5_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41447.in[0] (.names)                                                               0.499     0.665
n41447.out[0] (.names)                                                              0.235     0.900
n41446.in[4] (.names)                                                               0.337     1.237
n41446.out[0] (.names)                                                              0.235     1.472
n41444.in[5] (.names)                                                               0.480     1.952
n41444.out[0] (.names)                                                              0.261     2.213
n41441.in[5] (.names)                                                               0.337     2.550
n41441.out[0] (.names)                                                              0.261     2.811
n41439.in[5] (.names)                                                               0.100     2.911
n41439.out[0] (.names)                                                              0.261     3.172
n8733.in[2] (.names)                                                                0.476     3.648
n8733.out[0] (.names)                                                               0.235     3.883
top.find_max+find_max_inst^indx_5_1~1_FF_NODE.D[0] (.latch)                         0.000     3.883
data arrival time                                                                             3.883

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_5_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.883
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.907


#Path 23
Startpoint: top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_5_1~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_4_1~5_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41447.in[0] (.names)                                                               0.499     0.665
n41447.out[0] (.names)                                                              0.235     0.900
n41446.in[4] (.names)                                                               0.337     1.237
n41446.out[0] (.names)                                                              0.235     1.472
n41444.in[5] (.names)                                                               0.480     1.952
n41444.out[0] (.names)                                                              0.261     2.213
n41441.in[5] (.names)                                                               0.337     2.550
n41441.out[0] (.names)                                                              0.261     2.811
n41439.in[5] (.names)                                                               0.100     2.911
n41439.out[0] (.names)                                                              0.261     3.172
n8698.in[2] (.names)                                                                0.335     3.507
n8698.out[0] (.names)                                                               0.235     3.742
top.find_max+find_max_inst^indx_5_1~0_FF_NODE.D[0] (.latch)                         0.000     3.742
data arrival time                                                                             3.742

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_5_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.742
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.766


#Path 24
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^depth_out_reg~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]             0.124     0.166
n46020.in[1] (.names)                                             0.500     0.667
n46020.out[0] (.names)                                            0.261     0.928
n46018_1.in[1] (.names)                                           0.475     1.402
n46018_1.out[0] (.names)                                          0.261     1.663
n46011.in[2] (.names)                                             0.335     1.998
n46011.out[0] (.names)                                            0.261     2.259
n46077.in[5] (.names)                                             0.476     2.735
n46077.out[0] (.names)                                            0.261     2.996
n46076.in[4] (.names)                                             0.100     3.096
n46076.out[0] (.names)                                            0.261     3.357
n60553.in[2] (.names)                                             0.100     3.457
n60553.out[0] (.names)                                            0.261     3.718
top^depth_out_reg~5_FF_NODE.D[0] (.latch)                         0.000     3.718
data arrival time                                                           3.718

clock top^tm3_clk_v0 (rise edge)                                  0.000     0.000
clock source latency                                              0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                  0.000     0.000
top^depth_out_reg~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                 0.000     0.042
cell setup time                                                  -0.066    -0.024
data required time                                                         -0.024
---------------------------------------------------------------------------------
data required time                                                         -0.024
data arrival time                                                          -3.718
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -3.741


#Path 25
Startpoint: top^x_reg_r~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_vidout_red~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                   0.000     0.000
top^x_reg_r~1_FF_NODE.clk[0] (.latch)                              0.042     0.042
top^x_reg_r~1_FF_NODE.Q[0] (.latch) [clock-to-output]              0.124     0.166
n46020.in[1] (.names)                                              0.500     0.667
n46020.out[0] (.names)                                             0.261     0.928
n46018_1.in[1] (.names)                                            0.475     1.402
n46018_1.out[0] (.names)                                           0.261     1.663
n46011.in[2] (.names)                                              0.335     1.998
n46011.out[0] (.names)                                             0.261     2.259
n45988.in[2] (.names)                                              0.476     2.735
n45988.out[0] (.names)                                             0.235     2.970
n60683.in[2] (.names)                                              0.335     3.304
n60683.out[0] (.names)                                             0.235     3.539
top^tm3_vidout_red~0_FF_NODE.D[0] (.latch)                         0.000     3.539
data arrival time                                                            3.539

clock top^tm3_clk_v0 (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                   0.000     0.000
top^tm3_vidout_red~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                  0.000     0.042
cell setup time                                                   -0.066    -0.024
data required time                                                          -0.024
----------------------------------------------------------------------------------
data required time                                                          -0.024
data arrival time                                                           -3.539
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.563


#Path 26
Startpoint: top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_7~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43032.in[0] (.names)                                                                    0.499     0.665
n43032.out[0] (.names)                                                                   0.235     0.900
n43031.in[4] (.names)                                                                    0.476     1.376
n43031.out[0] (.names)                                                                   0.235     1.611
n43027.in[3] (.names)                                                                    0.100     1.711
n43027.out[0] (.names)                                                                   0.235     1.946
n26213_1.in[4] (.names)                                                                  0.335     2.281
n26213_1.out[0] (.names)                                                                 0.235     2.516
top.find_max+find_max_inst^indx_1_7~0_FF_NODE.D[0] (.latch)                              1.020     3.536
data arrival time                                                                                  3.536

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^indx_1_7~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.536
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.559


#Path 27
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_4_1~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41432.in[2] (.names)                                                              0.632     0.799
n41432.out[0] (.names)                                                             0.235     1.034
n41431.in[4] (.names)                                                              0.335     1.368
n41431.out[0] (.names)                                                             0.235     1.603
n41430.in[4] (.names)                                                              0.479     2.082
n41430.out[0] (.names)                                                             0.235     2.317
n41429.in[2] (.names)                                                              0.100     2.417
n41429.out[0] (.names)                                                             0.235     2.652
n8893.in[5] (.names)                                                               0.616     3.268
n8893.out[0] (.names)                                                              0.261     3.529
top.find_max+find_max_inst^res_4_1~4_FF_NODE.D[0] (.latch)                         0.000     3.529
data arrival time                                                                            3.529

clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_4_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -3.529
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -3.553


#Path 28
Startpoint: top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_5_1~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_4_1~5_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_4_1~5_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41447.in[0] (.names)                                                               0.499     0.665
n41447.out[0] (.names)                                                              0.235     0.900
n41446.in[4] (.names)                                                               0.337     1.237
n41446.out[0] (.names)                                                              0.235     1.472
n41444.in[5] (.names)                                                               0.480     1.952
n41444.out[0] (.names)                                                              0.261     2.213
n41441.in[5] (.names)                                                               0.337     2.550
n41441.out[0] (.names)                                                              0.261     2.811
n41439.in[5] (.names)                                                               0.100     2.911
n41439.out[0] (.names)                                                              0.261     3.172
n8838.in[2] (.names)                                                                0.100     3.272
n8838.out[0] (.names)                                                               0.235     3.507
top.find_max+find_max_inst^indx_5_1~4_FF_NODE.D[0] (.latch)                         0.000     3.507
data arrival time                                                                             3.507

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_5_1~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.507
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.531


#Path 29
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_4_1~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41432.in[2] (.names)                                                              0.632     0.799
n41432.out[0] (.names)                                                             0.235     1.034
n41431.in[4] (.names)                                                              0.335     1.368
n41431.out[0] (.names)                                                             0.235     1.603
n41430.in[4] (.names)                                                              0.479     2.082
n41430.out[0] (.names)                                                             0.235     2.317
n41429.in[2] (.names)                                                              0.100     2.417
n41429.out[0] (.names)                                                             0.235     2.652
n8888.in[5] (.names)                                                               0.479     3.131
n8888.out[0] (.names)                                                              0.261     3.392
top.find_max+find_max_inst^res_4_1~3_FF_NODE.D[0] (.latch)                         0.000     3.392
data arrival time                                                                            3.392

clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_4_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -3.392
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -3.416


#Path 30
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_4_1~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41432.in[2] (.names)                                                               0.632     0.799
n41432.out[0] (.names)                                                              0.235     1.034
n41431.in[4] (.names)                                                               0.335     1.368
n41431.out[0] (.names)                                                              0.235     1.603
n41430.in[4] (.names)                                                               0.479     2.082
n41430.out[0] (.names)                                                              0.235     2.317
n41429.in[2] (.names)                                                               0.100     2.417
n41429.out[0] (.names)                                                              0.235     2.652
n8798.in[5] (.names)                                                                0.477     3.129
n8798.out[0] (.names)                                                               0.261     3.390
top.find_max+find_max_inst^indx_4_1~3_FF_NODE.D[0] (.latch)                         0.000     3.390
data arrival time                                                                             3.390

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_4_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.390
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.414


#Path 31
Startpoint: top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_6~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42824.in[0] (.names)                                                                    0.120     0.286
n42824.out[0] (.names)                                                                   0.235     0.521
n42823.in[4] (.names)                                                                    0.100     0.621
n42823.out[0] (.names)                                                                   0.235     0.856
n42822.in[4] (.names)                                                                    0.454     1.310
n42822.out[0] (.names)                                                                   0.235     1.545
n42818.in[3] (.names)                                                                    0.312     1.857
n42818.out[0] (.names)                                                                   0.235     2.092
n23918_1.in[4] (.names)                                                                  0.100     2.192
n23918_1.out[0] (.names)                                                                 0.235     2.427
top.find_max+find_max_inst^indx_1_6~0_FF_NODE.D[0] (.latch)                              0.881     3.308
data arrival time                                                                                  3.308

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^indx_1_6~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.308
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.332


#Path 32
Startpoint: top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_3_3~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_5~9_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41663_1.in[3] (.names)                                                             0.499     0.665
n41663_1.out[0] (.names)                                                            0.235     0.900
n41662.in[4] (.names)                                                               0.100     1.000
n41662.out[0] (.names)                                                              0.235     1.235
n41661.in[4] (.names)                                                               0.480     1.716
n41661.out[0] (.names)                                                              0.235     1.951
n41657.in[3] (.names)                                                               0.336     2.286
n41657.out[0] (.names)                                                              0.235     2.521
n11298_1.in[5] (.names)                                                             0.481     3.003
n11298_1.out[0] (.names)                                                            0.261     3.264
top.find_max+find_max_inst^indx_3_3~0_FF_NODE.D[0] (.latch)                         0.000     3.264
data arrival time                                                                             3.264

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_3_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.264
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.287


#Path 33
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_4_1~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41432.in[2] (.names)                                                               0.632     0.799
n41432.out[0] (.names)                                                              0.235     1.034
n41431.in[4] (.names)                                                               0.335     1.368
n41431.out[0] (.names)                                                              0.235     1.603
n41430.in[4] (.names)                                                               0.479     2.082
n41430.out[0] (.names)                                                              0.235     2.317
n41429.in[2] (.names)                                                               0.100     2.417
n41429.out[0] (.names)                                                              0.235     2.652
n8693.in[5] (.names)                                                                0.336     2.988
n8693.out[0] (.names)                                                               0.261     3.249
top.find_max+find_max_inst^indx_4_1~0_FF_NODE.D[0] (.latch)                         0.000     3.249
data arrival time                                                                             3.249

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_4_1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.249
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.273


#Path 34
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_4_1~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41432.in[2] (.names)                                                               0.632     0.799
n41432.out[0] (.names)                                                              0.235     1.034
n41431.in[4] (.names)                                                               0.335     1.368
n41431.out[0] (.names)                                                              0.235     1.603
n41430.in[4] (.names)                                                               0.479     2.082
n41430.out[0] (.names)                                                              0.235     2.317
n41429.in[2] (.names)                                                               0.100     2.417
n41429.out[0] (.names)                                                              0.235     2.652
n8728.in[5] (.names)                                                                0.335     2.987
n8728.out[0] (.names)                                                               0.261     3.248
top.find_max+find_max_inst^indx_4_1~1_FF_NODE.D[0] (.latch)                         0.000     3.248
data arrival time                                                                             3.248

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_4_1~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.248
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.272


#Path 35
Startpoint: top.lp_fltr+inst_fir_2_0^sum_tmp_3~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.lp_fltr+inst_fir_2_0^add_tmp_2~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.lp_fltr+inst_fir_2_0^sum_tmp_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.lp_fltr+inst_fir_2_0^sum_tmp_3~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41567.in[0] (.names)                                                              0.632     0.799
n41567.out[0] (.names)                                                             0.261     1.060
n41580.in[4] (.names)                                                              0.334     1.393
n41580.out[0] (.names)                                                             0.235     1.628
n41593_1.in[4] (.names)                                                            0.100     1.728
n41593_1.out[0] (.names)                                                           0.235     1.963
n10698_1.in[4] (.names)                                                            1.040     3.003
n10698_1.out[0] (.names)                                                           0.235     3.238
top.lp_fltr+inst_fir_2_0^add_tmp_2~8_FF_NODE.D[0] (.latch)                         0.000     3.238
data arrival time                                                                            3.238

clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.lp_fltr+inst_fir_2_0^add_tmp_2~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -3.238
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -3.262


#Path 36
Startpoint: top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_3_3~10_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_5~9_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41663_1.in[3] (.names)                                                             0.499     0.665
n41663_1.out[0] (.names)                                                            0.235     0.900
n41662.in[4] (.names)                                                               0.100     1.000
n41662.out[0] (.names)                                                              0.235     1.235
n41661.in[4] (.names)                                                               0.480     1.716
n41661.out[0] (.names)                                                              0.235     1.951
n41657.in[3] (.names)                                                               0.336     2.286
n41657.out[0] (.names)                                                              0.235     2.521
n11368.in[2] (.names)                                                               0.477     2.998
n11368.out[0] (.names)                                                              0.235     3.233
top.find_max+find_max_inst^res_3_3~10_FF_NODE.D[0] (.latch)                         0.000     3.233
data arrival time                                                                             3.233

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_3~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.233
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.257


#Path 37
Startpoint: top.combine_res+combine_res_inst_3^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_2~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_3^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_3^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41941.in[2] (.names)                                                                   0.493     0.660
n41941.out[0] (.names)                                                                  0.235     0.895
n41940.in[4] (.names)                                                                   0.480     1.375
n41940.out[0] (.names)                                                                  0.235     1.610
n41936.in[3] (.names)                                                                   0.337     1.947
n41936.out[0] (.names)                                                                  0.235     2.182
n14498.in[4] (.names)                                                                   0.100     2.282
n14498.out[0] (.names)                                                                  0.235     2.517
n14548.in[2] (.names)                                                                   0.479     2.996
n14548.out[0] (.names)                                                                  0.235     3.231
top.find_max+find_max_inst^res_1_2~4_FF_NODE.D[0] (.latch)                              0.000     3.231
data arrival time                                                                                 3.231

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_2~4_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.231
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.255


#Path 38
Startpoint: top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_7~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43032.in[0] (.names)                                                                    0.499     0.665
n43032.out[0] (.names)                                                                   0.235     0.900
n43031.in[4] (.names)                                                                    0.476     1.376
n43031.out[0] (.names)                                                                   0.235     1.611
n43027.in[3] (.names)                                                                    0.100     1.711
n43027.out[0] (.names)                                                                   0.235     1.946
n26213_1.in[4] (.names)                                                                  0.335     2.281
n26213_1.out[0] (.names)                                                                 0.235     2.516
n26333.in[2] (.names)                                                                    0.477     2.993
n26333.out[0] (.names)                                                                   0.235     3.228
top.find_max+find_max_inst^res_1_7~2_FF_NODE.D[0] (.latch)                               0.000     3.228
data arrival time                                                                                  3.228

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_7~2_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.228
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.251


#Path 39
Startpoint: top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_7~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43032.in[0] (.names)                                                                    0.499     0.665
n43032.out[0] (.names)                                                                   0.235     0.900
n43031.in[4] (.names)                                                                    0.476     1.376
n43031.out[0] (.names)                                                                   0.235     1.611
n43027.in[3] (.names)                                                                    0.100     1.711
n43027.out[0] (.names)                                                                   0.235     1.946
n26213_1.in[4] (.names)                                                                  0.335     2.281
n26213_1.out[0] (.names)                                                                 0.235     2.516
n26323.in[2] (.names)                                                                    0.475     2.990
n26323.out[0] (.names)                                                                   0.235     3.225
top.find_max+find_max_inst^res_1_7~1_FF_NODE.D[0] (.latch)                               0.000     3.225
data arrival time                                                                                  3.225

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_7~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.225
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.249


#Path 40
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_3~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
n16873_1.in[2] (.names)                                                                 0.477     2.989
n16873_1.out[0] (.names)                                                                0.235     3.224
top.find_max+find_max_inst^res_1_3~2_FF_NODE.D[0] (.latch)                              0.000     3.224
data arrival time                                                                                 3.224

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_3~2_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.224
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.248


#Path 41
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_3~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
n16878_1.in[2] (.names)                                                                 0.475     2.987
n16878_1.out[0] (.names)                                                                0.235     3.222
top.find_max+find_max_inst^res_1_3~3_FF_NODE.D[0] (.latch)                              0.000     3.222
data arrival time                                                                                 3.222

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_3~3_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.222
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.246


#Path 42
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_3~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
n16863_1.in[2] (.names)                                                                 0.473     2.986
n16863_1.out[0] (.names)                                                                0.235     3.221
top.find_max+find_max_inst^res_1_3~1_FF_NODE.D[0] (.latch)                              0.000     3.221
data arrival time                                                                                 3.221

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_3~1_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.221
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.245


#Path 43
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_3~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
n16883_1.in[2] (.names)                                                                 0.472     2.985
n16883_1.out[0] (.names)                                                                0.235     3.220
top.find_max+find_max_inst^res_1_3~4_FF_NODE.D[0] (.latch)                              0.000     3.220
data arrival time                                                                                 3.220

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_3~4_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.220
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.243


#Path 44
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_3~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
n16888.in[2] (.names)                                                                   0.471     2.984
n16888.out[0] (.names)                                                                  0.235     3.219
top.find_max+find_max_inst^res_1_3~5_FF_NODE.D[0] (.latch)                              0.000     3.219
data arrival time                                                                                 3.219

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_3~5_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.219
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.242


#Path 45
Startpoint: top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_5~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42585.in[0] (.names)                                                                   0.120     0.286
n42585.out[0] (.names)                                                                  0.235     0.521
n42584.in[4] (.names)                                                                   0.100     0.621
n42584.out[0] (.names)                                                                  0.235     0.856
n42583.in[4] (.names)                                                                   0.336     1.192
n42583.out[0] (.names)                                                                  0.235     1.427
n42579.in[3] (.names)                                                                   0.100     1.527
n42579.out[0] (.names)                                                                  0.235     1.762
n21463.in[4] (.names)                                                                   0.336     2.098
n21463.out[0] (.names)                                                                  0.235     2.333
top.find_max+find_max_inst^indx_1_5~0_FF_NODE.D[0] (.latch)                             0.883     3.216
data arrival time                                                                                 3.216

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^indx_1_5~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.216
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.240


#Path 46
Startpoint: top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~10_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                    0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n40763_1.in[3] (.names)                                                                                             0.642     0.809
n40763_1.out[0] (.names)                                                                                            0.261     1.070
n40792.in[4] (.names)                                                                                               0.334     1.403
n40792.out[0] (.names)                                                                                              0.235     1.638
n40793_1.in[4] (.names)                                                                                             0.100     1.738
n40793_1.out[0] (.names)                                                                                            0.235     1.973
n40794.in[2] (.names)                                                                                               0.100     2.073
n40794.out[0] (.names)                                                                                              0.235     2.308
n40796.in[4] (.names)                                                                                               0.100     2.408
n40796.out[0] (.names)                                                                                              0.235     2.643
n2038.in[2] (.names)                                                                                                0.335     2.978
n2038.out[0] (.names)                                                                                               0.235     3.213
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~10_FF_NODE.D[0] (.latch)                         0.000     3.213
data arrival time                                                                                                             3.213

clock top^tm3_clk_v0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                    0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                   0.000     0.042
cell setup time                                                                                                    -0.066    -0.024
data required time                                                                                                           -0.024
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.024
data arrival time                                                                                                            -3.213
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.236


#Path 47
Startpoint: top^horiz~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^vert~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^horiz~0_FF_NODE.clk[0] (.latch)                              0.042     0.042
top^horiz~0_FF_NODE.Q[0] (.latch) [clock-to-output]              0.124     0.166
n41180.in[0] (.names)                                            0.120     0.286
n41180.out[0] (.names)                                           0.235     0.521
n46201.in[3] (.names)                                            0.480     1.002
n46201.out[0] (.names)                                           0.235     1.237
n46214.in[1] (.names)                                            0.625     1.861
n46214.out[0] (.names)                                           0.235     2.096
n46213.in[4] (.names)                                            0.100     2.196
n46213.out[0] (.names)                                           0.261     2.457
n61308.in[3] (.names)                                            0.479     2.936
n61308.out[0] (.names)                                           0.261     3.197
top^vert~3_FF_NODE.D[0] (.latch)                                 0.000     3.197
data arrival time                                                          3.197

clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^vert~3_FF_NODE.clk[0] (.latch)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.197
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.221


#Path 48
Startpoint: top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_8~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43257.in[0] (.names)                                                                    0.120     0.286
n43257.out[0] (.names)                                                                   0.235     0.521
n43256.in[4] (.names)                                                                    0.100     0.621
n43256.out[0] (.names)                                                                   0.235     0.856
n43255.in[4] (.names)                                                                    0.335     1.191
n43255.out[0] (.names)                                                                   0.235     1.426
n43251.in[3] (.names)                                                                    0.100     1.526
n43251.out[0] (.names)                                                                   0.235     1.761
n28588.in[4] (.names)                                                                    0.478     2.239
n28588.out[0] (.names)                                                                   0.235     2.474
n28643.in[2] (.names)                                                                    0.481     2.955
n28643.out[0] (.names)                                                                   0.235     3.190
top.find_max+find_max_inst^res_1_8~5_FF_NODE.D[0] (.latch)                               0.000     3.190
data arrival time                                                                                  3.190

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_8~5_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.190
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.214


#Path 49
Startpoint: top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_8~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43257.in[0] (.names)                                                                    0.120     0.286
n43257.out[0] (.names)                                                                   0.235     0.521
n43256.in[4] (.names)                                                                    0.100     0.621
n43256.out[0] (.names)                                                                   0.235     0.856
n43255.in[4] (.names)                                                                    0.335     1.191
n43255.out[0] (.names)                                                                   0.235     1.426
n43251.in[3] (.names)                                                                    0.100     1.526
n43251.out[0] (.names)                                                                   0.235     1.761
n28588.in[4] (.names)                                                                    0.478     2.239
n28588.out[0] (.names)                                                                   0.235     2.474
top.find_max+find_max_inst^indx_1_8~0_FF_NODE.D[0] (.latch)                              0.715     3.189
data arrival time                                                                                  3.189

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^indx_1_8~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.189
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.213


#Path 50
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_4~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
n19198.in[2] (.names)                                                                   0.481     2.952
n19198.out[0] (.names)                                                                  0.235     3.187
top.find_max+find_max_inst^res_1_4~1_FF_NODE.D[0] (.latch)                              0.000     3.187
data arrival time                                                                                 3.187

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_4~1_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.187
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.210


#Path 51
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_4~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
n19218.in[2] (.names)                                                                   0.480     2.951
n19218.out[0] (.names)                                                                  0.235     3.186
top.find_max+find_max_inst^res_1_4~4_FF_NODE.D[0] (.latch)                              0.000     3.186
data arrival time                                                                                 3.186

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_4~4_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.186
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.209


#Path 52
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_4~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
n19193.in[2] (.names)                                                                   0.479     2.950
n19193.out[0] (.names)                                                                  0.235     3.185
top.find_max+find_max_inst^res_1_4~0_FF_NODE.D[0] (.latch)                              0.000     3.185
data arrival time                                                                                 3.185

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_4~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.185
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.208


#Path 53
Startpoint: top.combine_res+combine_res_inst_17^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_9~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_17^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_17^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41774.in[0] (.names)                                                                    0.120     0.286
n41774.out[0] (.names)                                                                   0.235     0.521
n41773_1.in[4] (.names)                                                                  0.100     0.621
n41773_1.out[0] (.names)                                                                 0.235     0.856
n41772.in[4] (.names)                                                                    0.335     1.191
n41772.out[0] (.names)                                                                   0.235     1.426
n41768_1.in[3] (.names)                                                                  0.100     1.526
n41768_1.out[0] (.names)                                                                 0.235     1.761
n12663.in[4] (.names)                                                                    0.335     2.096
n12663.out[0] (.names)                                                                   0.235     2.331
n12708.in[2] (.names)                                                                    0.618     2.949
n12708.out[0] (.names)                                                                   0.235     3.184
top.find_max+find_max_inst^res_1_9~3_FF_NODE.D[0] (.latch)                               0.000     3.184
data arrival time                                                                                  3.184

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_9~3_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.184
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.207


#Path 54
Startpoint: top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_3~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n42593.in[1] (.names)                                                               0.500     0.667
n42593.out[0] (.names)                                                              0.235     0.902
n42592.in[4] (.names)                                                               0.482     1.384
n42592.out[0] (.names)                                                              0.235     1.619
n42591.in[4] (.names)                                                               0.100     1.719
n42591.out[0] (.names)                                                              0.235     1.954
n42590.in[2] (.names)                                                               0.100     2.054
n42590.out[0] (.names)                                                              0.235     2.289
n21513.in[5] (.names)                                                               0.625     2.913
n21513.out[0] (.names)                                                              0.261     3.174
top.find_max+find_max_inst^indx_2_3~3_FF_NODE.D[0] (.latch)                         0.000     3.174
data arrival time                                                                             3.174

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_3~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.174
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.198


#Path 55
Startpoint: top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_3~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n42593.in[1] (.names)                                                               0.500     0.667
n42593.out[0] (.names)                                                              0.235     0.902
n42592.in[4] (.names)                                                               0.482     1.384
n42592.out[0] (.names)                                                              0.235     1.619
n42591.in[4] (.names)                                                               0.100     1.719
n42591.out[0] (.names)                                                              0.235     1.954
n42590.in[2] (.names)                                                               0.100     2.054
n42590.out[0] (.names)                                                              0.235     2.289
n21468.in[5] (.names)                                                               0.622     2.911
n21468.out[0] (.names)                                                              0.261     3.172
top.find_max+find_max_inst^indx_2_3~0_FF_NODE.D[0] (.latch)                         0.000     3.172
data arrival time                                                                             3.172

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_3~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.172
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.196


#Path 56
Startpoint: top^horiz~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^vert~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^horiz~0_FF_NODE.clk[0] (.latch)                              0.042     0.042
top^horiz~0_FF_NODE.Q[0] (.latch) [clock-to-output]              0.124     0.166
n41180.in[0] (.names)                                            0.120     0.286
n41180.out[0] (.names)                                           0.235     0.521
n46201.in[3] (.names)                                            0.480     1.002
n46201.out[0] (.names)                                           0.235     1.237
n46214.in[1] (.names)                                            0.625     1.861
n46214.out[0] (.names)                                           0.235     2.096
n46213.in[4] (.names)                                            0.100     2.196
n46213.out[0] (.names)                                           0.261     2.457
n61318.in[1] (.names)                                            0.479     2.936
n61318.out[0] (.names)                                           0.235     3.171
top^vert~5_FF_NODE.D[0] (.latch)                                 0.000     3.171
data arrival time                                                          3.171

clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^vert~5_FF_NODE.clk[0] (.latch)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.171
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.195


#Path 57
Startpoint: top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp_1~3_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp_1~3_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n40589.in[0] (.names)                                                                                              0.497     0.663
n40589.out[0] (.names)                                                                                             0.235     0.898
n40588_1.in[4] (.names)                                                                                            0.100     0.998
n40588_1.out[0] (.names)                                                                                           0.235     1.233
n40587.in[2] (.names)                                                                                              0.100     1.333
n40587.out[0] (.names)                                                                                             0.235     1.568
n738_1.in[4] (.names)                                                                                              1.345     2.914
n738_1.out[0] (.names)                                                                                             0.235     3.149
top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp~8_FF_NODE.D[0] (.latch)                           0.000     3.149
data arrival time                                                                                                            3.149

clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_v_fltr+scl_v_fltr_inst^add_2_tmp~8_FF_NODE.clk[0] (.latch)                         0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.066    -0.024
data required time                                                                                                          -0.024
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.024
data arrival time                                                                                                           -3.149
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -3.172


#Path 58
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_2~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16808_1.in[5] (.names)                                                             0.599     2.886
n16808_1.out[0] (.names)                                                            0.261     3.147
top.find_max+find_max_inst^res_2_2~0_FF_NODE.D[0] (.latch)                          0.000     3.147
data arrival time                                                                             3.147

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.147
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.171


#Path 59
Startpoint: top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_6~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42824.in[0] (.names)                                                                    0.120     0.286
n42824.out[0] (.names)                                                                   0.235     0.521
n42823.in[4] (.names)                                                                    0.100     0.621
n42823.out[0] (.names)                                                                   0.235     0.856
n42822.in[4] (.names)                                                                    0.454     1.310
n42822.out[0] (.names)                                                                   0.235     1.545
n42818.in[3] (.names)                                                                    0.312     1.857
n42818.out[0] (.names)                                                                   0.235     2.092
n23918_1.in[4] (.names)                                                                  0.100     2.192
n23918_1.out[0] (.names)                                                                 0.235     2.427
n23948_1.in[2] (.names)                                                                  0.477     2.904
n23948_1.out[0] (.names)                                                                 0.235     3.139
top.find_max+find_max_inst^res_1_6~1_FF_NODE.D[0] (.latch)                               0.000     3.139
data arrival time                                                                                  3.139

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_6~1_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.139
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.162


#Path 60
Startpoint: top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_3_3~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_5~9_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_2_5~9_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41663_1.in[3] (.names)                                                             0.499     0.665
n41663_1.out[0] (.names)                                                            0.235     0.900
n41662.in[4] (.names)                                                               0.100     1.000
n41662.out[0] (.names)                                                              0.235     1.235
n41661.in[4] (.names)                                                               0.480     1.716
n41661.out[0] (.names)                                                              0.235     1.951
n41657.in[3] (.names)                                                               0.336     2.286
n41657.out[0] (.names)                                                              0.235     2.521
n11338.in[5] (.names)                                                               0.337     2.858
n11338.out[0] (.names)                                                              0.261     3.119
top.find_max+find_max_inst^indx_3_3~4_FF_NODE.D[0] (.latch)                         0.000     3.119
data arrival time                                                                             3.119

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_3_3~4_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.119
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.143


#Path 61
Startpoint: top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_6~6_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42824.in[0] (.names)                                                                    0.120     0.286
n42824.out[0] (.names)                                                                   0.235     0.521
n42823.in[4] (.names)                                                                    0.100     0.621
n42823.out[0] (.names)                                                                   0.235     0.856
n42822.in[4] (.names)                                                                    0.454     1.310
n42822.out[0] (.names)                                                                   0.235     1.545
n42818.in[3] (.names)                                                                    0.312     1.857
n42818.out[0] (.names)                                                                   0.235     2.092
n23918_1.in[4] (.names)                                                                  0.100     2.192
n23918_1.out[0] (.names)                                                                 0.235     2.427
n23978_1.in[2] (.names)                                                                  0.452     2.879
n23978_1.out[0] (.names)                                                                 0.235     3.114
top.find_max+find_max_inst^res_1_6~6_FF_NODE.D[0] (.latch)                               0.000     3.114
data arrival time                                                                                  3.114

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_6~6_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.114
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.137


#Path 62
Startpoint: top.combine_res+combine_res_inst_3^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_2~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_3^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_3^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41941.in[2] (.names)                                                                   0.493     0.660
n41941.out[0] (.names)                                                                  0.235     0.895
n41940.in[4] (.names)                                                                   0.480     1.375
n41940.out[0] (.names)                                                                  0.235     1.610
n41936.in[3] (.names)                                                                   0.337     1.947
n41936.out[0] (.names)                                                                  0.235     2.182
n14498.in[4] (.names)                                                                   0.100     2.282
n14498.out[0] (.names)                                                                  0.235     2.517
n14523.in[2] (.names)                                                                   0.337     2.854
n14523.out[0] (.names)                                                                  0.235     3.089
top.find_max+find_max_inst^res_1_2~0_FF_NODE.D[0] (.latch)                              0.000     3.089
data arrival time                                                                                 3.089

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_2~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.089
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.112


#Path 63
Startpoint: top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_7~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_12^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43032.in[0] (.names)                                                                    0.499     0.665
n43032.out[0] (.names)                                                                   0.235     0.900
n43031.in[4] (.names)                                                                    0.476     1.376
n43031.out[0] (.names)                                                                   0.235     1.611
n43027.in[3] (.names)                                                                    0.100     1.711
n43027.out[0] (.names)                                                                   0.235     1.946
n26213_1.in[4] (.names)                                                                  0.335     2.281
n26213_1.out[0] (.names)                                                                 0.235     2.516
n26263.in[2] (.names)                                                                    0.335     2.850
n26263.out[0] (.names)                                                                   0.235     3.085
top.find_max+find_max_inst^res_1_7~0_FF_NODE.D[0] (.latch)                               0.000     3.085
data arrival time                                                                                  3.085

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_7~0_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.085
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.109


#Path 64
Startpoint: top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_3~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_4^dout~8_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42150.in[0] (.names)                                                                   0.495     0.661
n42150.out[0] (.names)                                                                  0.235     0.896
n42149.in[4] (.names)                                                                   0.477     1.373
n42149.out[0] (.names)                                                                  0.235     1.608
n42145.in[3] (.names)                                                                   0.335     1.942
n42145.out[0] (.names)                                                                  0.235     2.177
n16753.in[4] (.names)                                                                   0.100     2.277
n16753.out[0] (.names)                                                                  0.235     2.512
top.find_max+find_max_inst^indx_1_3~0_FF_NODE.D[0] (.latch)                             0.569     3.081
data arrival time                                                                                 3.081

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^indx_1_3~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.081
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.105


#Path 65
Startpoint: top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_5~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42585.in[0] (.names)                                                                   0.120     0.286
n42585.out[0] (.names)                                                                  0.235     0.521
n42584.in[4] (.names)                                                                   0.100     0.621
n42584.out[0] (.names)                                                                  0.235     0.856
n42583.in[4] (.names)                                                                   0.336     1.192
n42583.out[0] (.names)                                                                  0.235     1.427
n42579.in[3] (.names)                                                                   0.100     1.527
n42579.out[0] (.names)                                                                  0.235     1.762
n21463.in[4] (.names)                                                                   0.336     2.098
n21463.out[0] (.names)                                                                  0.235     2.333
n21538.in[2] (.names)                                                                   0.479     2.812
n21538.out[0] (.names)                                                                  0.235     3.047
top.find_max+find_max_inst^res_1_5~0_FF_NODE.D[0] (.latch)                              0.000     3.047
data arrival time                                                                                 3.047

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_5~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.047
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.071


#Path 66
Startpoint: top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_10~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41700.in[0] (.names)                                                                    0.120     0.286
n41700.out[0] (.names)                                                                   0.235     0.521
n41699.in[4] (.names)                                                                    0.100     0.621
n41699.out[0] (.names)                                                                   0.235     0.856
n41698_1.in[4] (.names)                                                                  0.336     1.192
n41698_1.out[0] (.names)                                                                 0.235     1.427
n41694.in[3] (.names)                                                                    0.335     1.762
n41694.out[0] (.names)                                                                   0.235     1.997
n11843.in[4] (.names)                                                                    0.100     2.097
n11843.out[0] (.names)                                                                   0.235     2.332
n11893.in[2] (.names)                                                                    0.479     2.811
n11893.out[0] (.names)                                                                   0.235     3.046
top.find_max+find_max_inst^res_1_10~0_FF_NODE.D[0] (.latch)                              0.000     3.046
data arrival time                                                                                  3.046

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_10~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.046
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.069


#Path 67
Startpoint: top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_8~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_14^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43257.in[0] (.names)                                                                    0.120     0.286
n43257.out[0] (.names)                                                                   0.235     0.521
n43256.in[4] (.names)                                                                    0.100     0.621
n43256.out[0] (.names)                                                                   0.235     0.856
n43255.in[4] (.names)                                                                    0.335     1.191
n43255.out[0] (.names)                                                                   0.235     1.426
n43251.in[3] (.names)                                                                    0.100     1.526
n43251.out[0] (.names)                                                                   0.235     1.761
n28588.in[4] (.names)                                                                    0.478     2.239
n28588.out[0] (.names)                                                                   0.235     2.474
n28613.in[2] (.names)                                                                    0.337     2.811
n28613.out[0] (.names)                                                                   0.235     3.046
top.find_max+find_max_inst^res_1_8~0_FF_NODE.D[0] (.latch)                               0.000     3.046
data arrival time                                                                                  3.046

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_8~0_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -3.046
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.069


#Path 68
Startpoint: top^horiz~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^horiz~9_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^horiz~2_FF_NODE.clk[0] (.latch)                              0.042     0.042
top^horiz~2_FF_NODE.Q[0] (.latch) [clock-to-output]              0.124     0.166
n41181.in[2] (.names)                                            0.499     0.665
n41181.out[0] (.names)                                           0.235     0.900
n46209.in[2] (.names)                                            0.479     1.379
n46209.out[0] (.names)                                           0.235     1.614
n46210.in[3] (.names)                                            0.480     2.095
n46210.out[0] (.names)                                           0.235     2.330
n61283.in[4] (.names)                                            0.479     2.809
n61283.out[0] (.names)                                           0.235     3.044
top^horiz~9_FF_NODE.D[0] (.latch)                                0.000     3.044
data arrival time                                                          3.044

clock top^tm3_clk_v0 (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                 0.000     0.000
top^horiz~9_FF_NODE.clk[0] (.latch)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.067


#Path 69
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_4~5_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
n19223.in[2] (.names)                                                                   0.338     2.809
n19223.out[0] (.names)                                                                  0.235     3.044
top.find_max+find_max_inst^res_1_4~5_FF_NODE.D[0] (.latch)                              0.000     3.044
data arrival time                                                                                 3.044

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_4~5_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.044
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.067


#Path 70
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_4~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
n19208.in[2] (.names)                                                                   0.337     2.808
n19208.out[0] (.names)                                                                  0.235     3.043
top.find_max+find_max_inst^res_1_4~2_FF_NODE.D[0] (.latch)                              0.000     3.043
data arrival time                                                                                 3.043

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_4~2_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.043
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.066


#Path 71
Startpoint: top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_3~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42593.in[1] (.names)                                                              0.500     0.667
n42593.out[0] (.names)                                                             0.235     0.902
n42592.in[4] (.names)                                                              0.482     1.384
n42592.out[0] (.names)                                                             0.235     1.619
n42591.in[4] (.names)                                                              0.100     1.719
n42591.out[0] (.names)                                                             0.235     1.954
n42590.in[2] (.names)                                                              0.100     2.054
n42590.out[0] (.names)                                                             0.235     2.289
n21603.in[5] (.names)                                                              0.479     2.768
n21603.out[0] (.names)                                                             0.261     3.029
top.find_max+find_max_inst^res_2_3~1_FF_NODE.D[0] (.latch)                         0.000     3.029
data arrival time                                                                            3.029

clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_2_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -3.029
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -3.053


#Path 72
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_2~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16823_1.in[5] (.names)                                                             0.480     2.767
n16823_1.out[0] (.names)                                                            0.261     3.028
top.find_max+find_max_inst^res_2_2~2_FF_NODE.D[0] (.latch)                          0.000     3.028
data arrival time                                                                             3.028

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~2_FF_NODE.clk[0] (.latch)                        0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.028
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.051


#Path 73
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_2~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16813_1.in[5] (.names)                                                             0.479     2.766
n16813_1.out[0] (.names)                                                            0.261     3.027
top.find_max+find_max_inst^res_2_2~1_FF_NODE.D[0] (.latch)                          0.000     3.027
data arrival time                                                                             3.027

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~1_FF_NODE.clk[0] (.latch)                        0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.027
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.050


#Path 74
Startpoint: top.find_max+find_max_inst^res_1_8~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_4~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_8~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_8~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43044.in[2] (.names)                                                               0.497     0.663
n43044.out[0] (.names)                                                              0.235     0.898
n43043.in[4] (.names)                                                               0.336     1.234
n43043.out[0] (.names)                                                              0.235     1.469
n43042.in[4] (.names)                                                               0.100     1.569
n43042.out[0] (.names)                                                              0.235     1.804
n43038.in[3] (.names)                                                               0.100     1.904
n43038.out[0] (.names)                                                              0.235     2.139
n26218_1.in[5] (.names)                                                             0.622     2.761
n26218_1.out[0] (.names)                                                            0.261     3.022
top.find_max+find_max_inst^indx_2_4~0_FF_NODE.D[0] (.latch)                         0.000     3.022
data arrival time                                                                             3.022

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_4~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.022
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.046


#Path 75
Startpoint: top.find_max+find_max_inst^res_1_8~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_4~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_8~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_8~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n43044.in[2] (.names)                                                               0.497     0.663
n43044.out[0] (.names)                                                              0.235     0.898
n43043.in[4] (.names)                                                               0.336     1.234
n43043.out[0] (.names)                                                              0.235     1.469
n43042.in[4] (.names)                                                               0.100     1.569
n43042.out[0] (.names)                                                              0.235     1.804
n43038.in[3] (.names)                                                               0.100     1.904
n43038.out[0] (.names)                                                              0.235     2.139
n26228_1.in[5] (.names)                                                             0.619     2.758
n26228_1.out[0] (.names)                                                            0.261     3.019
top.find_max+find_max_inst^indx_2_4~1_FF_NODE.D[0] (.latch)                         0.000     3.019
data arrival time                                                                             3.019

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_4~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.019
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.043


#Path 76
Startpoint: top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_4~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_6^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42376.in[0] (.names)                                                                   0.120     0.286
n42376.out[0] (.names)                                                                  0.235     0.521
n42375.in[4] (.names)                                                                   0.100     0.621
n42375.out[0] (.names)                                                                  0.235     0.856
n42374.in[4] (.names)                                                                   0.335     1.191
n42374.out[0] (.names)                                                                  0.235     1.426
n42370.in[3] (.names)                                                                   0.475     1.901
n42370.out[0] (.names)                                                                  0.235     2.136
n19168.in[4] (.names)                                                                   0.100     2.236
n19168.out[0] (.names)                                                                  0.235     2.471
top.find_max+find_max_inst^indx_1_4~0_FF_NODE.D[0] (.latch)                             0.548     3.018
data arrival time                                                                                 3.018

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^indx_1_4~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -3.018
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.042


#Path 77
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_4_1~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41432.in[2] (.names)                                                               0.632     0.799
n41432.out[0] (.names)                                                              0.235     1.034
n41431.in[4] (.names)                                                               0.335     1.368
n41431.out[0] (.names)                                                              0.235     1.603
n41430.in[4] (.names)                                                               0.479     2.082
n41430.out[0] (.names)                                                              0.235     2.317
n41429.in[2] (.names)                                                               0.100     2.417
n41429.out[0] (.names)                                                              0.235     2.652
n8763_1.in[5] (.names)                                                              0.100     2.752
n8763_1.out[0] (.names)                                                             0.261     3.013
top.find_max+find_max_inst^indx_4_1~2_FF_NODE.D[0] (.latch)                         0.000     3.013
data arrival time                                                                             3.013

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_4_1~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.013
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.037


#Path 78
Startpoint: top^vidin_addr_reg_2to0~0.inpad[0] (.input clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_right^vidin_gray_scld_2~6_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                               0.000     0.000
clock source latency                                                                           0.000     0.000
input external delay                                                                           0.000     0.000
top^vidin_addr_reg_2to0~0.inpad[0] (.input)                                                    0.000     0.000
n3373.in[1] (.names)                                                                           1.352     1.352
n3373.out[0] (.names)                                                                          0.235     1.587
n3663.in[2] (.names)                                                                           1.183     2.770
n3663.out[0] (.names)                                                                          0.235     3.005
top.scaler+scaler_inst_right^vidin_gray_scld_2~6_FF_NODE.D[0] (.latch)                         0.000     3.005
data arrival time                                                                                        3.005

clock top^tm3_clk_v0 (rise edge)                                                               0.000     0.000
clock source latency                                                                           0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                               0.000     0.000
top.scaler+scaler_inst_right^vidin_gray_scld_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                              0.000     0.042
cell setup time                                                                               -0.066    -0.024
data required time                                                                                      -0.024
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.024
data arrival time                                                                                       -3.005
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -3.028


#Path 79
Startpoint: top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_3~9_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42593.in[1] (.names)                                                              0.500     0.667
n42593.out[0] (.names)                                                             0.235     0.902
n42592.in[4] (.names)                                                              0.482     1.384
n42592.out[0] (.names)                                                             0.235     1.619
n42591.in[4] (.names)                                                              0.100     1.719
n42591.out[0] (.names)                                                             0.235     1.954
n42590.in[2] (.names)                                                              0.100     2.054
n42590.out[0] (.names)                                                             0.235     2.289
n21648.in[4] (.names)                                                              0.480     2.769
n21648.out[0] (.names)                                                             0.235     3.004
top.find_max+find_max_inst^res_2_3~9_FF_NODE.D[0] (.latch)                         0.000     3.004
data arrival time                                                                            3.004

clock top^tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
top.find_max+find_max_inst^res_2_3~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -3.004
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -3.028


#Path 80
Startpoint: top^vidin_addr_reg_2to0~0.inpad[0] (.input clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_left^vidin_gray_scld_2~6_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                              0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
top^vidin_addr_reg_2to0~0.inpad[0] (.input)                                                   0.000     0.000
n3373.in[1] (.names)                                                                          1.352     1.352
n3373.out[0] (.names)                                                                         0.235     1.587
n933_1.in[2] (.names)                                                                         1.182     2.769
n933_1.out[0] (.names)                                                                        0.235     3.004
top.scaler+scaler_inst_left^vidin_gray_scld_2~6_FF_NODE.D[0] (.latch)                         0.000     3.004
data arrival time                                                                                       3.004

clock top^tm3_clk_v0 (rise edge)                                                              0.000     0.000
clock source latency                                                                          0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                              0.000     0.000
top.scaler+scaler_inst_left^vidin_gray_scld_2~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                      -3.004
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.027


#Path 81
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_2~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16788.in[5] (.names)                                                               0.455     2.742
n16788.out[0] (.names)                                                              0.261     3.003
top.find_max+find_max_inst^indx_2_2~3_FF_NODE.D[0] (.latch)                         0.000     3.003
data arrival time                                                                             3.003

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_2~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.003
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.026


#Path 82
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_2~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16758.in[5] (.names)                                                               0.455     2.742
n16758.out[0] (.names)                                                              0.261     3.003
top.find_max+find_max_inst^indx_2_2~0_FF_NODE.D[0] (.latch)                         0.000     3.003
data arrival time                                                                             3.003

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_2~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -3.003
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.026


#Path 83
Startpoint: top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_6~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42824.in[0] (.names)                                                                    0.120     0.286
n42824.out[0] (.names)                                                                   0.235     0.521
n42823.in[4] (.names)                                                                    0.100     0.621
n42823.out[0] (.names)                                                                   0.235     0.856
n42822.in[4] (.names)                                                                    0.454     1.310
n42822.out[0] (.names)                                                                   0.235     1.545
n42818.in[3] (.names)                                                                    0.312     1.857
n42818.out[0] (.names)                                                                   0.235     2.092
n23918_1.in[4] (.names)                                                                  0.100     2.192
n23918_1.out[0] (.names)                                                                 0.235     2.427
n23943_1.in[2] (.names)                                                                  0.334     2.761
n23943_1.out[0] (.names)                                                                 0.235     2.996
top.find_max+find_max_inst^res_1_6~0_FF_NODE.D[0] (.latch)                               0.000     2.996
data arrival time                                                                                  2.996

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_6~0_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.996
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -3.019


#Path 84
Startpoint: top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_4_1~10_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_2~0_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_3_2~0_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n41432.in[2] (.names)                                                               0.632     0.799
n41432.out[0] (.names)                                                              0.235     1.034
n41431.in[4] (.names)                                                               0.335     1.368
n41431.out[0] (.names)                                                              0.235     1.603
n41430.in[4] (.names)                                                               0.479     2.082
n41430.out[0] (.names)                                                              0.235     2.317
n41429.in[2] (.names)                                                               0.100     2.417
n41429.out[0] (.names)                                                              0.235     2.652
n8878.in[2] (.names)                                                                0.100     2.752
n8878.out[0] (.names)                                                               0.235     2.987
top.find_max+find_max_inst^res_4_1~10_FF_NODE.D[0] (.latch)                         0.000     2.987
data arrival time                                                                             2.987

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_4_1~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -2.987
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -3.011


#Path 85
Startpoint: top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_6~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_10^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42824.in[0] (.names)                                                                    0.120     0.286
n42824.out[0] (.names)                                                                   0.235     0.521
n42823.in[4] (.names)                                                                    0.100     0.621
n42823.out[0] (.names)                                                                   0.235     0.856
n42822.in[4] (.names)                                                                    0.454     1.310
n42822.out[0] (.names)                                                                   0.235     1.545
n42818.in[3] (.names)                                                                    0.312     1.857
n42818.out[0] (.names)                                                                   0.235     2.092
n23918_1.in[4] (.names)                                                                  0.100     2.192
n23918_1.out[0] (.names)                                                                 0.235     2.427
n23963_1.in[2] (.names)                                                                  0.309     2.735
n23963_1.out[0] (.names)                                                                 0.235     2.970
top.find_max+find_max_inst^res_1_6~3_FF_NODE.D[0] (.latch)                               0.000     2.970
data arrival time                                                                                  2.970

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_6~3_FF_NODE.clk[0] (.latch)                             0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.970
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.994


#Path 86
Startpoint: top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp_2~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp_2~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp_2~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n40597.in[4] (.names)                                                                                              0.496     0.662
n40597.out[0] (.names)                                                                                             0.261     0.923
n40596.in[2] (.names)                                                                                              0.100     1.023
n40596.out[0] (.names)                                                                                             0.235     1.258
n40595.in[4] (.names)                                                                                              0.100     1.358
n40595.out[0] (.names)                                                                                             0.235     1.593
n40613_1.in[2] (.names)                                                                                            0.100     1.693
n40613_1.out[0] (.names)                                                                                           0.235     1.928
n923_1.in[4] (.names)                                                                                              0.774     2.703
n923_1.out[0] (.names)                                                                                             0.235     2.938
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp~8_FF_NODE.D[0] (.latch)                           0.000     2.938
data arrival time                                                                                                            2.938

clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_2_tmp~8_FF_NODE.clk[0] (.latch)                         0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.066    -0.024
data required time                                                                                                          -0.024
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.024
data arrival time                                                                                                           -2.938
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -2.961


#Path 87
Startpoint: top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^buff_out_reg1~0_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^add_4_tmp_1~8_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                  0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                      0.000     0.000
top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^buff_out_reg1~0_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^buff_out_reg1~0_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41049.in[0] (.names)                                                                                                 0.120     0.286
n41049.out[0] (.names)                                                                                                0.261     0.547
n41048_1.in[4] (.names)                                                                                               0.450     0.997
n41048_1.out[0] (.names)                                                                                              0.235     1.232
n41047.in[4] (.names)                                                                                                 0.615     1.846
n41047.out[0] (.names)                                                                                                0.235     2.081
n4503.in[2] (.names)                                                                                                  0.615     2.696
n4503.out[0] (.names)                                                                                                 0.235     2.931
top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^add_4_tmp_1~8_FF_NODE.D[0] (.latch)                           0.000     2.931
data arrival time                                                                                                               2.931

clock top^tm3_clk_v0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                  0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                      0.000     0.000
top.scaler+scaler_inst_right.scl_v_fltr+scl_v_fltr_inst^add_4_tmp_1~8_FF_NODE.clk[0] (.latch)                         0.042     0.042
clock uncertainty                                                                                                     0.000     0.042
cell setup time                                                                                                      -0.066    -0.024
data required time                                                                                                             -0.024
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -0.024
data arrival time                                                                                                              -2.931
-------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                               -2.955


#Path 88
Startpoint: top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_10~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41700.in[0] (.names)                                                                    0.120     0.286
n41700.out[0] (.names)                                                                   0.235     0.521
n41699.in[4] (.names)                                                                    0.100     0.621
n41699.out[0] (.names)                                                                   0.235     0.856
n41698_1.in[4] (.names)                                                                  0.336     1.192
n41698_1.out[0] (.names)                                                                 0.235     1.427
n41694.in[3] (.names)                                                                    0.335     1.762
n41694.out[0] (.names)                                                                   0.235     1.997
n11843.in[4] (.names)                                                                    0.100     2.097
n11843.out[0] (.names)                                                                   0.235     2.332
top.find_max+find_max_inst^indx_1_10~0_FF_NODE.D[0] (.latch)                             0.598     2.930
data arrival time                                                                                  2.930

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^indx_1_10~0_FF_NODE.clk[0] (.latch)                           0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.930
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.953


#Path 89
Startpoint: top^horiz~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_sram_data_xhdl0~16_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                         0.000     0.000
clock source latency                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                         0.000     0.000
top^horiz~2_FF_NODE.clk[0] (.latch)                                      0.042     0.042
top^horiz~2_FF_NODE.Q[0] (.latch) [clock-to-output]                      0.124     0.166
n41181.in[2] (.names)                                                    0.499     0.665
n41181.out[0] (.names)                                                   0.235     0.900
n41243.in[3] (.names)                                                    0.912     1.813
n41243.out[0] (.names)                                                   0.235     2.048
n6573.in[3] (.names)                                                     0.625     2.672
n6573.out[0] (.names)                                                    0.235     2.907
top^tm3_sram_data_xhdl0~16_FF_NODE.D[0] (.latch)                         0.000     2.907
data arrival time                                                                  2.907

clock top^tm3_clk_v0 (rise edge)                                         0.000     0.000
clock source latency                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                         0.000     0.000
top^tm3_sram_data_xhdl0~16_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                        0.000     0.042
cell setup time                                                         -0.066    -0.024
data required time                                                                -0.024
----------------------------------------------------------------------------------------
data required time                                                                -0.024
data arrival time                                                                 -2.907
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.931


#Path 90
Startpoint: top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_5~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42585.in[0] (.names)                                                                   0.120     0.286
n42585.out[0] (.names)                                                                  0.235     0.521
n42584.in[4] (.names)                                                                   0.100     0.621
n42584.out[0] (.names)                                                                  0.235     0.856
n42583.in[4] (.names)                                                                   0.336     1.192
n42583.out[0] (.names)                                                                  0.235     1.427
n42579.in[3] (.names)                                                                   0.100     1.527
n42579.out[0] (.names)                                                                  0.235     1.762
n21463.in[4] (.names)                                                                   0.336     2.098
n21463.out[0] (.names)                                                                  0.235     2.333
n21673.in[2] (.names)                                                                   0.338     2.671
n21673.out[0] (.names)                                                                  0.235     2.906
top.find_max+find_max_inst^res_1_5~4_FF_NODE.D[0] (.latch)                              0.000     2.906
data arrival time                                                                                 2.906

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_5~4_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.906
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.929


#Path 91
Startpoint: top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_5~2_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42585.in[0] (.names)                                                                   0.120     0.286
n42585.out[0] (.names)                                                                  0.235     0.521
n42584.in[4] (.names)                                                                   0.100     0.621
n42584.out[0] (.names)                                                                  0.235     0.856
n42583.in[4] (.names)                                                                   0.336     1.192
n42583.out[0] (.names)                                                                  0.235     1.427
n42579.in[3] (.names)                                                                   0.100     1.527
n42579.out[0] (.names)                                                                  0.235     1.762
n21463.in[4] (.names)                                                                   0.336     2.098
n21463.out[0] (.names)                                                                  0.235     2.333
n21663.in[2] (.names)                                                                   0.337     2.670
n21663.out[0] (.names)                                                                  0.235     2.905
top.find_max+find_max_inst^res_1_5~2_FF_NODE.D[0] (.latch)                              0.000     2.905
data arrival time                                                                                 2.905

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_5~2_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.905
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.928


#Path 92
Startpoint: top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_10~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_19^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41700.in[0] (.names)                                                                    0.120     0.286
n41700.out[0] (.names)                                                                   0.235     0.521
n41699.in[4] (.names)                                                                    0.100     0.621
n41699.out[0] (.names)                                                                   0.235     0.856
n41698_1.in[4] (.names)                                                                  0.336     1.192
n41698_1.out[0] (.names)                                                                 0.235     1.427
n41694.in[3] (.names)                                                                    0.335     1.762
n41694.out[0] (.names)                                                                   0.235     1.997
n11843.in[4] (.names)                                                                    0.100     2.097
n11843.out[0] (.names)                                                                   0.235     2.332
n11953.in[2] (.names)                                                                    0.337     2.669
n11953.out[0] (.names)                                                                   0.235     2.904
top.find_max+find_max_inst^res_1_10~1_FF_NODE.D[0] (.latch)                              0.000     2.904
data arrival time                                                                                  2.904

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^res_1_10~1_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.904
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.927


#Path 93
Startpoint: top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_1_5~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_8^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42585.in[0] (.names)                                                                   0.120     0.286
n42585.out[0] (.names)                                                                  0.235     0.521
n42584.in[4] (.names)                                                                   0.100     0.621
n42584.out[0] (.names)                                                                  0.235     0.856
n42583.in[4] (.names)                                                                   0.336     1.192
n42583.out[0] (.names)                                                                  0.235     1.427
n42579.in[3] (.names)                                                                   0.100     1.527
n42579.out[0] (.names)                                                                  0.235     1.762
n21463.in[4] (.names)                                                                   0.336     2.098
n21463.out[0] (.names)                                                                  0.235     2.333
n21653.in[2] (.names)                                                                   0.334     2.666
n21653.out[0] (.names)                                                                  0.235     2.901
top.find_max+find_max_inst^res_1_5~1_FF_NODE.D[0] (.latch)                              0.000     2.901
data arrival time                                                                                 2.901

clock top^tm3_clk_v0 (rise edge)                                                        0.000     0.000
clock source latency                                                                    0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                        0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.901
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.925


#Path 94
Startpoint: top.combine_res+combine_res_inst_17^dout~9_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_1_9~0_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.combine_res+combine_res_inst_17^dout~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.combine_res+combine_res_inst_17^dout~9_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41774.in[0] (.names)                                                                    0.120     0.286
n41774.out[0] (.names)                                                                   0.235     0.521
n41773_1.in[4] (.names)                                                                  0.100     0.621
n41773_1.out[0] (.names)                                                                 0.235     0.856
n41772.in[4] (.names)                                                                    0.335     1.191
n41772.out[0] (.names)                                                                   0.235     1.426
n41768_1.in[3] (.names)                                                                  0.100     1.526
n41768_1.out[0] (.names)                                                                 0.235     1.761
n12663.in[4] (.names)                                                                    0.335     2.096
n12663.out[0] (.names)                                                                   0.235     2.331
top.find_max+find_max_inst^indx_1_9~0_FF_NODE.D[0] (.latch)                              0.570     2.900
data arrival time                                                                                  2.900

clock top^tm3_clk_v0 (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                         0.000     0.000
top.find_max+find_max_inst^indx_1_9~0_FF_NODE.clk[0] (.latch)                            0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.900
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.924


#Path 95
Startpoint: top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_2_3~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_5~1_FF_NODE.clk[0] (.latch)                        0.042     0.042
top.find_max+find_max_inst^res_1_5~1_FF_NODE.Q[0] (.latch) [clock-to-output]        0.124     0.166
n42593.in[1] (.names)                                                               0.500     0.667
n42593.out[0] (.names)                                                              0.235     0.902
n42592.in[4] (.names)                                                               0.482     1.384
n42592.out[0] (.names)                                                              0.235     1.619
n42591.in[4] (.names)                                                               0.100     1.719
n42591.out[0] (.names)                                                              0.235     1.954
n42590.in[2] (.names)                                                               0.100     2.054
n42590.out[0] (.names)                                                              0.235     2.289
n21483.in[5] (.names)                                                               0.337     2.626
n21483.out[0] (.names)                                                              0.261     2.887
top.find_max+find_max_inst^indx_2_3~1_FF_NODE.D[0] (.latch)                         0.000     2.887
data arrival time                                                                             2.887

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_2_3~1_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -2.887
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.910


#Path 96
Startpoint: top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_2_2~4_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_1_4~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_1_4~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n42162.in[2] (.names)                                                               0.499     0.665
n42162.out[0] (.names)                                                              0.235     0.900
n42161.in[4] (.names)                                                               0.481     1.382
n42161.out[0] (.names)                                                              0.235     1.617
n42160.in[4] (.names)                                                               0.100     1.717
n42160.out[0] (.names)                                                              0.235     1.952
n42156.in[3] (.names)                                                               0.100     2.052
n42156.out[0] (.names)                                                              0.235     2.287
n16833_1.in[5] (.names)                                                             0.337     2.624
n16833_1.out[0] (.names)                                                            0.261     2.885
top.find_max+find_max_inst^res_2_2~4_FF_NODE.D[0] (.latch)                          0.000     2.885
data arrival time                                                                             2.885

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~4_FF_NODE.clk[0] (.latch)                        0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -2.885
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.908


#Path 97
Startpoint: top.find_max+find_max_inst^res_2_2~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^res_3_1~1_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_2_2~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41424.in[2] (.names)                                                               0.500     0.667
n41424.out[0] (.names)                                                              0.235     0.902
n41423_1.in[4] (.names)                                                             0.337     1.238
n41423_1.out[0] (.names)                                                            0.235     1.473
n41422.in[4] (.names)                                                               0.100     1.573
n41422.out[0] (.names)                                                              0.235     1.808
n41418_1.in[3] (.names)                                                             0.100     1.908
n41418_1.out[0] (.names)                                                            0.235     2.143
n8923.in[5] (.names)                                                                0.479     2.622
n8923.out[0] (.names)                                                               0.261     2.883
top.find_max+find_max_inst^res_3_1~1_FF_NODE.D[0] (.latch)                          0.000     2.883
data arrival time                                                                             2.883

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_3_1~1_FF_NODE.clk[0] (.latch)                        0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -2.883
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.907


#Path 98
Startpoint: top^horiz~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top^tm3_sram_data_xhdl0~48_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                         0.000     0.000
clock source latency                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                         0.000     0.000
top^horiz~2_FF_NODE.clk[0] (.latch)                                      0.042     0.042
top^horiz~2_FF_NODE.Q[0] (.latch) [clock-to-output]                      0.124     0.166
n41181.in[2] (.names)                                                    0.499     0.665
n41181.out[0] (.names)                                                   0.235     0.900
n41319.in[3] (.names)                                                    0.894     1.795
n41319.out[0] (.names)                                                   0.235     2.030
n7098.in[3] (.names)                                                     0.617     2.647
n7098.out[0] (.names)                                                    0.235     2.882
top^tm3_sram_data_xhdl0~48_FF_NODE.D[0] (.latch)                         0.000     2.882
data arrival time                                                                  2.882

clock top^tm3_clk_v0 (rise edge)                                         0.000     0.000
clock source latency                                                     0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                         0.000     0.000
top^tm3_sram_data_xhdl0~48_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                        0.000     0.042
cell setup time                                                         -0.066    -0.024
data required time                                                                -0.024
----------------------------------------------------------------------------------------
data required time                                                                -0.024
data arrival time                                                                 -2.882
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -2.905


#Path 99
Startpoint: top.find_max+find_max_inst^res_2_2~10_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.find_max+find_max_inst^indx_3_1~3_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^res_2_2~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.find_max+find_max_inst^res_2_2~10_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n41424.in[2] (.names)                                                               0.500     0.667
n41424.out[0] (.names)                                                              0.235     0.902
n41423_1.in[4] (.names)                                                             0.337     1.238
n41423_1.out[0] (.names)                                                            0.235     1.473
n41422.in[4] (.names)                                                               0.100     1.573
n41422.out[0] (.names)                                                              0.235     1.808
n41418_1.in[3] (.names)                                                             0.100     1.908
n41418_1.out[0] (.names)                                                            0.235     2.143
n8793.in[5] (.names)                                                                0.476     2.619
n8793.out[0] (.names)                                                               0.261     2.880
top.find_max+find_max_inst^indx_3_1~3_FF_NODE.D[0] (.latch)                         0.000     2.880
data arrival time                                                                             2.880

clock top^tm3_clk_v0 (rise edge)                                                    0.000     0.000
clock source latency                                                                0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                    0.000     0.000
top.find_max+find_max_inst^indx_3_1~3_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                   0.000     0.042
cell setup time                                                                    -0.066    -0.024
data required time                                                                           -0.024
---------------------------------------------------------------------------------------------------
data required time                                                                           -0.024
data arrival time                                                                            -2.880
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -2.904


#Path 100
Startpoint: top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.Q[0] (.latch clocked by top^tm3_clk_v0)
Endpoint  : top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~9_FF_NODE.D[0] (.latch clocked by top^tm3_clk_v0)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.clk[0] (.latch)                       0.042     0.042
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_5~2_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n40763_1.in[3] (.names)                                                                                            0.642     0.809
n40763_1.out[0] (.names)                                                                                           0.261     1.070
n40792.in[4] (.names)                                                                                              0.334     1.403
n40792.out[0] (.names)                                                                                             0.235     1.638
n40793_1.in[4] (.names)                                                                                            0.100     1.738
n40793_1.out[0] (.names)                                                                                           0.235     1.973
n40794.in[2] (.names)                                                                                              0.100     2.073
n40794.out[0] (.names)                                                                                             0.235     2.308
n2033.in[4] (.names)                                                                                               0.336     2.644
n2033.out[0] (.names)                                                                                              0.235     2.879
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~9_FF_NODE.D[0] (.latch)                         0.000     2.879
data arrival time                                                                                                            2.879

clock top^tm3_clk_v0 (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                               0.000     0.000
top^tm3_clk_v0.inpad[0] (.input)                                                                                   0.000     0.000
top.scaler+scaler_inst_left.scl_h_fltr+scl_h_fltr_inst^add_4_tmp_8~9_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                  0.000     0.042
cell setup time                                                                                                   -0.066    -0.024
data required time                                                                                                          -0.024
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          -0.024
data arrival time                                                                                                           -2.879
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -2.903


#End of timing report
