<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoab_86609",value:"mod1-c; Path=/; Domain=wikichip.org; Expires=Wed, 14 Aug 2024 08:49:58 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Expires=Wed, 14 Aug 2024 07:19:58 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"82d0c01d-f9e5-4024-5a79-219cf2c99224; Path=/; Domain=wikichip.org; Expires=Thu, 14 Aug 2025 06:49:58 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1723618198; Path=/; Domain=wikichip.org; Expires=Fri, 16 Aug 2024 06:49:58 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":465408,"response_size_orig":459990,"response_time_orig":256,"template_id":5,"url":"/wiki/amd/zen_(microarch)","word_count":0,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"ab":"mod1-c"};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="/wiki/amd/zen_(microarch)"/>

<title>Zen - Microarchitectures - AMD - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"amd/microarchitectures/zen","wgTitle":"amd/microarchitectures/zen","wgCurRevisionId":101829,"wgRevisionId":101829,"wgArticleId":10268,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by amd","microarchitectures by amd","all microarchitectures","Articles with empty sections"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"amd/microarchitectures/zen","wgRelevantArticleId":10268,"wgRequestId":"5ff4bc90af41db868c69dc87","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"amd/zen_(microarch)","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/amd/microarchitectures/zen"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","mediawiki.page.gallery.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.page.gallery.styles%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="amd/microarchitectures/zen" href="/w/index.php?title=Special:ExportRDF/amd/microarchitectures/zen&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/amd/microarchitectures/zen"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/images/thumb/3/3f/amd_zen_octa-core_die_shot.png/950px-amd_zen_octa-core_die_shot.png"/>
<meta property="og:image" content="/w/images/thumb/3/3f/amd_zen_octa-core_die_shot.png/950px-amd_zen_octa-core_die_shot.png"/>
<meta property="og:title" content="Zen - Microarchitectures - AMD - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Zen (family 17h) is the microarchitecture developed by AMD as a successor to both Excavator and Puma. Zen is an entirely new design, built from the ground up for optimal balance of performance and power capable of covering the entire computing spectrum from fanless notebooks to high-performance desktop computers. Zen was officially launched on March 2, 2017. Zen was replaced by Zen+ in 2018."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-amd_microarchitectures_zen rootpage-amd skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/amd/microarchitectures/zen">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:amd/microarchitectures/zen"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=amd%2Fmicroarchitectures%2Fzen"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/amd/microarchitectures/zen"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/amd/microarchitectures/zen"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=amd/microarchitectures/zen&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=amd/microarchitectures/zen&amp;oldid=101829"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:amd-2Fmicroarchitectures-2Fzen"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Zen - Microarchitectures - AMD    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/amd" title="amd">amd</a>‎ | <a href="/wiki/amd/microarchitectures" title="amd/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=amd/zen_(microarch)&amp;redirect=no" class="mw-redirect" title="amd/zen (microarch)">amd/zen (microarch)</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/amd/microarchitectures/zen" title="Special:FormEdit/microarchitecture/amd/microarchitectures/zen"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Zen µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">AMD</td></tr><tr><td class="label">Manufacturer</td><td class="value">GlobalFoundries</td></tr><tr><td class="label">Introduction</td><td class="value">March 2, 2017</td></tr><tr><td class="label">Process</td><td class="value"><a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a>, <a href="/wiki/6_cores" class="mw-redirect" title="6 cores">6</a>, <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>, <a href="/wiki/12_cores" class="mw-redirect" title="12 cores">12</a>, <a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a>, <a href="/wiki/24_cores" class="mw-redirect" title="24 cores">24</a>, <a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32</a></td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">Type</td><td class="value">Superscalar</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="label">Stages</td><td class="value">19</td></tr><tr><td class="label">Decode</td><td class="value">4-way</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="label">Extensions</td><td class="value">MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, RDRND, F16C, BMI, BMI2, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SHA, CLZERO</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">64 KiB/core<br/>4-way set associative</td></tr><tr><td class="label">L1D Cache</td><td class="value">32 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L2 Cache</td><td class="value">512 KiB/core<br/>8-way set associative</td></tr><tr><td class="label">L3 Cache</td><td class="value">2 MiB/core<br/>16-way set associative</td></tr><tr><td class="header" colspan="2">Cores</td></tr><tr><td class="label">Core Names</td><td class="value">Naples,<br/>Whitehaven,<br/>Summit Ridge,<br/>Raven Ridge,<br/>Snowy Owl,<br/>Great Horned Owl,<br/>Banded Kestrel</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a><br/><a href="/w/index.php?title=amd/microarchitectures/puma&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/puma (page does not exist)">Puma</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Zen</b> (<b>family 17h</b>) is the <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> developed by <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> as a successor to both <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a> and <a href="/w/index.php?title=amd/microarchitectures/puma&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/puma (page does not exist)">Puma</a>. Zen is an entirely new design, built from the ground up for optimal balance of performance and power capable of covering the entire computing spectrum from fanless notebooks to high-performance desktop computers. Zen was officially launched on March 2, <a href="/wiki/2017" title="2017">2017</a>. Zen was replaced by <a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a> in <a href="/wiki/2018" title="2018">2018</a>.
</p><p>For performance desktop and mobile computing, Zen is branded as <a href="/wiki/amd/athlon" title="amd/athlon">Athlon</a>, <a href="/wiki/amd/ryzen_3" title="amd/ryzen 3">Ryzen 3</a>, <a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">Ryzen 5</a>, <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a>, <a href="/wiki/amd/ryzen_9" title="amd/ryzen 9">Ryzen 9</a> and <a href="/wiki/amd/ryzen_threadripper" title="amd/ryzen threadripper">Ryzen Threadripper</a> processors. For servers, Zen is branded as <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Etymology"><span class="tocnumber">1</span> <span class="toctext">Etymology</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Codenames"><span class="tocnumber">2</span> <span class="toctext">Codenames</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Brands"><span class="tocnumber">3</span> <span class="toctext">Brands</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Identification"><span class="tocnumber">3.1</span> <span class="toctext">Identification</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Release_Dates"><span class="tocnumber">4</span> <span class="toctext">Release Dates</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Process_Technology"><span class="tocnumber">5</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Compatibility"><span class="tocnumber">6</span> <span class="toctext">Compatibility</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Compiler_support"><span class="tocnumber">7</span> <span class="toctext">Compiler support</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#CPUID"><span class="tocnumber">7.1</span> <span class="toctext">CPUID</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Architecture"><span class="tocnumber">8</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Key_changes_from_Excavator"><span class="tocnumber">8.1</span> <span class="toctext">Key changes from Excavator</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#New_instructions"><span class="tocnumber">8.1.1</span> <span class="toctext">New instructions</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#Block_Diagram"><span class="tocnumber">8.2</span> <span class="toctext">Block Diagram</span></a>
<ul>
<li class="toclevel-3 tocsection-14"><a href="#Client_Configuration"><span class="tocnumber">8.2.1</span> <span class="toctext">Client Configuration</span></a>
<ul>
<li class="toclevel-4 tocsection-15"><a href="#Entire_SoC_Overview"><span class="tocnumber">8.2.1.1</span> <span class="toctext">Entire SoC Overview</span></a></li>
<li class="toclevel-4 tocsection-16"><a href="#Individual_Core"><span class="tocnumber">8.2.1.2</span> <span class="toctext">Individual Core</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-17"><a href="#Single.2FMulti-chip_Packages"><span class="tocnumber">8.2.2</span> <span class="toctext">Single/Multi-chip Packages</span></a>
<ul>
<li class="toclevel-4 tocsection-18"><a href="#Single-die"><span class="tocnumber">8.2.2.1</span> <span class="toctext">Single-die</span></a></li>
<li class="toclevel-4 tocsection-19"><a href="#2-die_MCP"><span class="tocnumber">8.2.2.2</span> <span class="toctext">2-die MCP</span></a></li>
<li class="toclevel-4 tocsection-20"><a href="#4-die_MCP"><span class="tocnumber">8.2.2.3</span> <span class="toctext">4-die MCP</span></a>
<ul>
<li class="toclevel-5 tocsection-21"><a href="#4-die_CCX_configs"><span class="tocnumber">8.2.2.3.1</span> <span class="toctext">4-die CCX configs</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-22"><a href="#Memory_Hierarchy"><span class="tocnumber">8.3</span> <span class="toctext">Memory Hierarchy</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#Core"><span class="tocnumber">9</span> <span class="toctext">Core</span></a>
<ul>
<li class="toclevel-2 tocsection-24"><a href="#Pipeline"><span class="tocnumber">9.1</span> <span class="toctext">Pipeline</span></a>
<ul>
<li class="toclevel-3 tocsection-25"><a href="#Broad_Overview"><span class="tocnumber">9.1.1</span> <span class="toctext">Broad Overview</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#Front_End"><span class="tocnumber">9.1.2</span> <span class="toctext">Front End</span></a>
<ul>
<li class="toclevel-4 tocsection-27"><a href="#Fetching"><span class="tocnumber">9.1.2.1</span> <span class="toctext">Fetching</span></a></li>
<li class="toclevel-4 tocsection-28"><a href="#.C2.B5OP_cache_.26_x86_tax"><span class="tocnumber">9.1.2.2</span> <span class="toctext">µOP cache &amp; x86 tax</span></a></li>
<li class="toclevel-4 tocsection-29"><a href="#Decode"><span class="tocnumber">9.1.2.3</span> <span class="toctext">Decode</span></a>
<ul>
<li class="toclevel-5 tocsection-30"><a href="#MSROM"><span class="tocnumber">9.1.2.3.1</span> <span class="toctext">MSROM</span></a></li>
</ul>
</li>
<li class="toclevel-4 tocsection-31"><a href="#Optimizations"><span class="tocnumber">9.1.2.4</span> <span class="toctext">Optimizations</span></a>
<ul>
<li class="toclevel-5 tocsection-32"><a href="#Stack_Engine"><span class="tocnumber">9.1.2.4.1</span> <span class="toctext">Stack Engine</span></a></li>
<li class="toclevel-5 tocsection-33"><a href="#.C2.B5OP-Fusion"><span class="tocnumber">9.1.2.4.2</span> <span class="toctext">µOP-Fusion</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-3 tocsection-34"><a href="#Execution_Engine"><span class="tocnumber">9.1.3</span> <span class="toctext">Execution Engine</span></a>
<ul>
<li class="toclevel-4 tocsection-35"><a href="#Move_elimination"><span class="tocnumber">9.1.3.1</span> <span class="toctext">Move elimination</span></a></li>
<li class="toclevel-4 tocsection-36"><a href="#Integer"><span class="tocnumber">9.1.3.2</span> <span class="toctext">Integer</span></a></li>
<li class="toclevel-4 tocsection-37"><a href="#Floating_Point"><span class="tocnumber">9.1.3.3</span> <span class="toctext">Floating Point</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-38"><a href="#Memory_Subsystem"><span class="tocnumber">9.1.4</span> <span class="toctext">Memory Subsystem</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-39"><a href="#Infinity_Fabric"><span class="tocnumber">10</span> <span class="toctext">Infinity Fabric</span></a></li>
<li class="toclevel-1 tocsection-40"><a href="#Clock_domains"><span class="tocnumber">11</span> <span class="toctext">Clock domains</span></a></li>
<li class="toclevel-1 tocsection-41"><a href="#Security"><span class="tocnumber">12</span> <span class="toctext">Security</span></a>
<ul>
<li class="toclevel-2 tocsection-42"><a href="#Secure_Memory_Encryption_.28SME.29"><span class="tocnumber">12.1</span> <span class="toctext">Secure Memory Encryption (SME)</span></a></li>
<li class="toclevel-2 tocsection-43"><a href="#Secure_Encrypted_Virtualization_.28SEV.29"><span class="tocnumber">12.2</span> <span class="toctext">Secure Encrypted Virtualization (SEV)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-44"><a href="#Power"><span class="tocnumber">13</span> <span class="toctext">Power</span></a>
<ul>
<li class="toclevel-2 tocsection-45"><a href="#System_Management_Unit"><span class="tocnumber">13.1</span> <span class="toctext">System Management Unit</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-46"><a href="#Features"><span class="tocnumber">14</span> <span class="toctext">Features</span></a>
<ul>
<li class="toclevel-2 tocsection-47"><a href="#Simultaneous_MultiThreading_.28SMT.29"><span class="tocnumber">14.1</span> <span class="toctext">Simultaneous MultiThreading (SMT)</span></a></li>
<li class="toclevel-2 tocsection-48"><a href="#SenseMI_Technology"><span class="tocnumber">14.2</span> <span class="toctext">SenseMI Technology</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-49"><a href="#Scalability"><span class="tocnumber">15</span> <span class="toctext">Scalability</span></a>
<ul>
<li class="toclevel-2 tocsection-50"><a href="#CPU_Complex_.28CCX.29"><span class="tocnumber">15.1</span> <span class="toctext">CPU Complex (CCX)</span></a></li>
<li class="toclevel-2 tocsection-51"><a href="#Multiprocessors"><span class="tocnumber">15.2</span> <span class="toctext">Multiprocessors</span></a>
<ul>
<li class="toclevel-3 tocsection-52"><a href="#Die-die_memory_latencies"><span class="tocnumber">15.2.1</span> <span class="toctext">Die-die memory latencies</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-53"><a href="#Modules_.28Zeppelin.29"><span class="tocnumber">15.3</span> <span class="toctext">Modules (Zeppelin)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-54"><a href="#Memory_Modes"><span class="tocnumber">16</span> <span class="toctext">Memory Modes</span></a></li>
<li class="toclevel-1 tocsection-55"><a href="#Accelerated_Processing_Units"><span class="tocnumber">17</span> <span class="toctext">Accelerated Processing Units</span></a>
<ul>
<li class="toclevel-2 tocsection-56"><a href="#Power_2"><span class="tocnumber">17.1</span> <span class="toctext">Power</span></a>
<ul>
<li class="toclevel-3 tocsection-57"><a href="#Enhanced_power_gating"><span class="tocnumber">17.1.1</span> <span class="toctext">Enhanced power gating</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-58"><a href="#Die"><span class="tocnumber">18</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-59"><a href="#Core_2"><span class="tocnumber">18.1</span> <span class="toctext">Core</span></a></li>
<li class="toclevel-2 tocsection-60"><a href="#CCX"><span class="tocnumber">18.2</span> <span class="toctext">CCX</span></a></li>
<li class="toclevel-2 tocsection-61"><a href="#Memory_Controller"><span class="tocnumber">18.3</span> <span class="toctext">Memory Controller</span></a></li>
<li class="toclevel-2 tocsection-62"><a href="#Zeppelin"><span class="tocnumber">18.4</span> <span class="toctext">Zeppelin</span></a></li>
<li class="toclevel-2 tocsection-63"><a href="#APU"><span class="tocnumber">18.5</span> <span class="toctext">APU</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-64"><a href="#Sockets.2FPlatform"><span class="tocnumber">19</span> <span class="toctext">Sockets/Platform</span></a></li>
<li class="toclevel-1 tocsection-65"><a href="#All_Zen_Chips"><span class="tocnumber">20</span> <span class="toctext">All Zen Chips</span></a></li>
<li class="toclevel-1 tocsection-66"><a href="#Designers"><span class="tocnumber">21</span> <span class="toctext">Designers</span></a></li>
<li class="toclevel-1 tocsection-67"><a href="#Bibliography"><span class="tocnumber">22</span> <span class="toctext">Bibliography</span></a></li>
<li class="toclevel-1 tocsection-68"><a href="#Documents"><span class="tocnumber">23</span> <span class="toctext">Documents</span></a>
<ul>
<li class="toclevel-2 tocsection-69"><a href="#Manuals"><span class="tocnumber">23.1</span> <span class="toctext">Manuals</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-70"><a href="#See_also"><span class="tocnumber">24</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Etymology">Etymology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=1" title="Edit section: Etymology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:amd-zen-black-logo.png" class="image" title="Zen Logo"><img alt="Zen Logo" src="/w/images/c/c9/amd-zen-black-logo.png" width="210" height="204"/></a></div>
<p><i>Zen</i> was picked by Michael Clark, AMD&#39;s senior fellow and lead architect. Zen was picked to represent the balance needed between the various competing aspects of a microprocessor - transistor allocation/die size, clock/frequency restriction, power limitations, and new instructions to implement.
</p>
<h2><span class="mw-headline" id="Codenames">Codenames</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=2" title="Edit section: Codenames">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Core </th>
<th> C/T </th>
<th> Target
</th></tr>
<tr>
<td> <a href="/wiki/amd/cores/naples" title="amd/cores/naples">Naples</a> </td>
<td> Up to 32/64 </td>
<td> High-end server <a href="/wiki/multiprocessors" class="mw-redirect" title="multiprocessors">multiprocessors</a>
</td></tr>
<tr>
<td> <a href="/wiki/amd/cores/whitehaven" title="amd/cores/whitehaven">Whitehaven</a> </td>
<td> Up to 16/32 </td>
<td> Enthusiasts market processors
</td></tr>
<tr>
<td> <a href="/wiki/amd/cores/summit_ridge" title="amd/cores/summit ridge">Summit Ridge</a> </td>
<td> Up to 8/16 </td>
<td> Mainstream to high-end desktops
</td></tr>
<tr>
<td> <a href="/wiki/amd/cores/raven_ridge" title="amd/cores/raven ridge">Raven Ridge</a> </td>
<td> Up to 4/8 </td>
<td> Mobile processors with <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> GPU
</td></tr>
<tr>
<td> Dali </td>
<td> Up to 2/4 </td>
<td> Budget mobile processors with <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> GPU
</td></tr>
<tr>
<td> <a href="/w/index.php?title=amd/cores/snowy_owl&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/snowy owl (page does not exist)">Snowy Owl</a> </td>
<td> Up to 16/32 </td>
<td> Embedded edge processors
</td></tr>
<tr>
<td> <a href="/w/index.php?title=amd/cores/great_horned_owl&amp;action=edit&amp;redlink=1" class="new" title="amd/cores/great horned owl (page does not exist)">Great Horned Owl</a> </td>
<td> Up to 4/8 </td>
<td> Embedded processors with <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> GPU
</td></tr>
<tr>
<td> <a href="/wiki/amd/cores/banded_kestrel" title="amd/cores/banded kestrel">Banded Kestrel</a> </td>
<td> Up to 2/4 </td>
<td> Low-power/Cost-sensitive embedded processors with <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> GPU
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Brands">Brands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=3" title="Edit section: Brands">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:amd_ryzen_black_bg_logo.png" class="image"><img alt="" src="/w/images/thumb/2/23/amd_ryzen_black_bg_logo.png/300px-amd_ryzen_black_bg_logo.png" width="300" height="169" class="thumbimage" srcset="/w/images/thumb/2/23/amd_ryzen_black_bg_logo.png/450px-amd_ryzen_black_bg_logo.png 1.5x, /w/images/thumb/2/23/amd_ryzen_black_bg_logo.png/600px-amd_ryzen_black_bg_logo.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:amd_ryzen_black_bg_logo.png" class="internal" title="Enlarge"></a></div>Ryzen brand logo</div></div></div>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="11"> AMD Zen-based processor brands
</th></tr>
<tr>
<th rowspan="2"> Logo </th>
<th rowspan="2"> Family </th>
<th rowspan="2"> General Description </th>
<th colspan="8"> Differentiating Features
</th></tr>
<tr>
<th> Cores </th>
<th> Unlocked </th>
<th> <a href="/w/index.php?title=x86/avx2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx2 (page does not exist)">AVX2</a> </th>
<th> <a href="/wiki/SMT" class="mw-redirect mw-disambig" title="SMT">SMT</a>  </th>
<th> <a href="/wiki/amd/xfr" title="amd/xfr">XFR</a> </th>
<th> <a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a> </th>
<th> <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a> </th>
<th> <a href="/w/index.php?title=Multiprocessing&amp;action=edit&amp;redlink=1" class="new" title="Multiprocessing (page does not exist)">MP</a>
</th></tr>
<tr>
<th colspan="11"> Mainstream
</th></tr>
<tr>
<td> <a href="/wiki/Ryzen_3" title="Ryzen 3"><img alt="amd ryzen 3 logo.png" src="/w/images/thumb/2/27/amd_ryzen_3_logo.png/75px-amd_ryzen_3_logo.png" width="75" height="66" srcset="/w/images/thumb/2/27/amd_ryzen_3_logo.png/113px-amd_ryzen_3_logo.png 1.5x, /w/images/thumb/2/27/amd_ryzen_3_logo.png/150px-amd_ryzen_3_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/ryzen_3" title="amd/ryzen 3">Ryzen 3</a> </td>
<td> Entry level Performance </td>
<td> <a href="/wiki/quad-core" title="quad-core">Quad</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #f9dcb3; text-align: center; ;"> ✔/✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td rowspan="2"> <a href="/wiki/Ryzen_5" title="Ryzen 5"><img alt="amd ryzen 5 logo.png" src="/w/images/thumb/a/a0/amd_ryzen_5_logo.png/75px-amd_ryzen_5_logo.png" width="75" height="66" srcset="/w/images/thumb/a/a0/amd_ryzen_5_logo.png/113px-amd_ryzen_5_logo.png 1.5x, /w/images/thumb/a/a0/amd_ryzen_5_logo.png/150px-amd_ryzen_5_logo.png 2x"/></a> </td>
<td rowspan="2"> <a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">Ryzen 5</a> </td>
<td rowspan="2"> Mid-range Performance </td>
<td> <a href="/wiki/quad-core" title="quad-core">Quad</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #f9dcb3; text-align: center; ;"> ✔/✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/hexa-core" title="hexa-core">Hexa</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/Ryzen_7" title="Ryzen 7"><img alt="amd ryzen 7 logo.png" src="/w/images/thumb/4/4e/amd_ryzen_7_logo.png/75px-amd_ryzen_7_logo.png" width="75" height="66" srcset="/w/images/thumb/4/4e/amd_ryzen_7_logo.png/113px-amd_ryzen_7_logo.png 1.5x, /w/images/thumb/4/4e/amd_ryzen_7_logo.png/150px-amd_ryzen_7_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> </td>
<td> High-end Performance </td>
<td> <a href="/wiki/octa-core" title="octa-core">Octa</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/Ryzen_7" title="Ryzen 7"><img alt="amd ryzen 9 logo.png" src="/w/images/thumb/0/01/amd_ryzen_9_logo.png/75px-amd_ryzen_9_logo.png" width="75" height="67" srcset="/w/images/thumb/0/01/amd_ryzen_9_logo.png/113px-amd_ryzen_9_logo.png 1.5x, /w/images/thumb/0/01/amd_ryzen_9_logo.png/150px-amd_ryzen_9_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/ryzen_9" title="amd/ryzen 9">Ryzen 9</a> </td>
<td> High-end Performance </td>
<td> <a href="/wiki/12_cores" class="mw-redirect" title="12 cores">12</a>-<a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<th colspan="11"> Enthusiasts / Workstations
</th></tr>
<tr>
<td> <a href="/wiki/Ryzen_Threadripper" title="Ryzen Threadripper"><img alt="ryzen threadripper logo.png" src="/w/images/thumb/b/be/ryzen_threadripper_logo.png/75px-ryzen_threadripper_logo.png" width="75" height="66" srcset="/w/images/thumb/b/be/ryzen_threadripper_logo.png/113px-ryzen_threadripper_logo.png 1.5x, /w/images/thumb/b/be/ryzen_threadripper_logo.png/150px-ryzen_threadripper_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/ryzen_threadripper" title="amd/ryzen threadripper">Ryzen Threadripper</a> </td>
<td> Enthusiasts </td>
<td> <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>-<a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a> </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<th colspan="11"> Servers
</th></tr>
<tr>
<td> <a href="/wiki/amd/epyc" title="amd/epyc"><img alt="amd epyc logo.png" src="/w/images/thumb/8/80/amd_epyc_logo.png/75px-amd_epyc_logo.png" width="75" height="61" srcset="/w/images/thumb/8/80/amd_epyc_logo.png/113px-amd_epyc_logo.png 1.5x, /w/images/thumb/8/80/amd_epyc_logo.png/150px-amd_epyc_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> </td>
<td> High-performance Server Processor </td>
<td> <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>-<a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32</a> </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td>   </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr>
<tr>
<th colspan="11"> Embedded / Edge
</th></tr>
<tr>
<td> <a href="/wiki/amd/epyc_embedded" title="amd/epyc embedded"><img alt="epyc embedded logo.png" src="/w/images/thumb/c/cf/epyc_embedded_logo.png/75px-epyc_embedded_logo.png" width="75" height="62" srcset="/w/images/thumb/c/cf/epyc_embedded_logo.png/113px-epyc_embedded_logo.png 1.5x, /w/images/thumb/c/cf/epyc_embedded_logo.png/150px-epyc_embedded_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/epyc_embedded" title="amd/epyc embedded">EPYC Embedded</a> </td>
<td> Embedded / Edge Server Processor </td>
<td> <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>-<a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a> </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #f9dcb3; text-align: center; ;"> ✔/✘ </td>
<td>   </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/amd/ryzen_embedded" title="amd/ryzen embedded"><img alt="ryzen embedded logo.png" src="/w/images/thumb/a/a2/ryzen_embedded_logo.png/75px-ryzen_embedded_logo.png" width="75" height="67" srcset="/w/images/thumb/a/a2/ryzen_embedded_logo.png/113px-ryzen_embedded_logo.png 1.5x, /w/images/thumb/a/a2/ryzen_embedded_logo.png/150px-ryzen_embedded_logo.png 2x"/></a> </td>
<td> <a href="/wiki/amd/ryzen_embedded" title="amd/ryzen embedded">Ryzen Embedded</a> </td>
<td> Embedded APUs </td>
<td> <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a> </td>
<td>   </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #f9dcb3; text-align: center; ;"> ✔/✘ </td>
<td>   </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr></tbody></table>
<ul><li> <b>Note:</b> While a model has an unlocked multiplier, not all chipsets support overclocking. (see <a href="#Sockets.2FPlatform">§Sockets</a>)</li>
<li> <b>Note:</b> &#39;X&#39; models will enjoy &#34;Full XFR&#34; providing an additional +100 MHz (200 for <a href="/wiki/amd/1500x" class="mw-redirect" title="amd/1500x">1500X</a> and <a href="/wiki/amd/threadripper" class="mw-redirect" title="amd/threadripper">Threadripper</a> line) when sufficient thermo/electric requirements are met. Non-X models are limited to just +50 MHz.</li></ul>
<h3><span class="mw-headline" id="Identification">Identification</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=4" title="Edit section: Identification">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table style="border-collapse: collapse; padding: 10px;">
<tbody><tr><td style="text-align: center; font-weight:bold;" colspan="8">Identification</td></tr>
<tr style="font-size: 24px; text-align: center;"><td style="background-color: #a3dbd2;">Ryzen</td><td style="background-color: #ffffb3;">7</td><td style="background-color: #bebada;">  </td><td style="background-color: #fdbcb5;">1</td><td style="background-color: #b3d0e5;">7</td><td style="background-color: #fdb462;">00</td><td style="background-color: #b3de69;">X</td><td> </td></tr>
<tr style="font-size: 24px; text-align: center;"><td style="background-color: #a3dbd2;">Ryzen</td><td style="background-color: #ffffb3;">5</td><td style="background-color: #bebada;">  </td><td style="background-color: #fdbcb5;">3</td><td style="background-color: #b3d0e5;">5</td><td style="background-color: #fdb462;">50</td><td style="background-color: #b3de69;">H</td><td> </td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #bebada;"> </td><td style="background-color: #fdbcb5;"> </td><td style="background-color: #b3d0e5;"> </td><td style="background-color: #fdb462;"> </td><td style="background-color: #b3de69;"> </td><td style="background-color: #b3de69;" colspan="1"><b>Power Segment</b><br/><table><tbody><tr><td style="width: 50px;"><b>(none)</b></td><td>Standard Desktop</td></tr><tr><td><b>U</b></td><td>Standard Mobile</td></tr><tr><td><b>X</b></td><td>High Performance, with XFR</td></tr><tr><td style="width: 50px;"><b>WX</b></td><td>High Core Count Workstation</td></tr><tr><td><b>G</b></td><td>Desktop + <a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a></td></tr><tr><td><b>E</b></td><td>Low-power Desktop</td></tr><tr><td><b>GE</b></td><td>Low-power Desktop + <a href="/wiki/IGP" class="mw-redirect" title="IGP">IGP</a></td></tr><tr><td><b>M</b></td><td>Low-power Mobile</td></tr><tr><td><b>H</b></td><td>High-performance Mobile</td></tr><tr><td><b>S</b></td><td>Slim Mobile</td></tr><tr><td><b>HS</b></td><td>High-Performance Slim Mobile</td></tr><tr><td><b>XT</b></td><td>Extreme</td></tr></tbody></table></td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #bebada;"> </td><td style="background-color: #fdbcb5;"> </td><td style="background-color: #b3d0e5;"> </td><td style="background-color: #fdb462;"> </td><td style="background-color: #fdb462;" colspan="2"><b>Model Number</b><br/>Speed bump and/or differentiator for high core count chips (8 cores+).</td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #bebada;"> </td><td style="background-color: #fdbcb5;"> </td><td style="background-color: #b3d0e5;"> </td><td style="background-color: #b3d0e5;" colspan="3"><b>Performance Level</b><br/><table><tbody><tr><td style="width: 50px;"><b>9</b></td><td>Extreme (Ryzen Threadripper &amp; Ryzen 9)</td></tr><tr><td><b>8</b></td><td>Highest (Ryzen 7)</td></tr><tr><td><b>6-7</b></td><td>High (Ryzen 5 &amp; 7)</td></tr><tr><td><b>4-5</b></td><td>Mid (Ryzen 5)</td></tr><tr><td><b>1-3</b></td><td>Low (Ryzen 3)</td></tr></tbody></table></td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #bebada;"> </td><td style="background-color: #fdbcb5;"> </td><td style="background-color: #fdbcb5;" colspan="4"><b>Generation</b><br/><table><tbody><tr><td style="width: 50px;"><b>1</b></td><td>First generation Zen (2017)</td></tr><tr><td style="width: 50px;"><b>2</b></td><td>First generation Zen for Mobile and Desktop APUs (2017); First generation Zen with enhanced node (Zen+)(2018)</td></tr><tr><td style="width: 50px;"><b>3</b></td><td>First generation Zen with enhanced node (Zen+) for Mobile and Desktop APUs (2019); Second generation Zen (Zen 2)(2019)</td></tr><tr><td style="width: 50px;"><b>4</b></td><td>Second generation Zen (Zen 2) for Mobile and Desktop APUs (2020)</td></tr><tr><td style="width: 50px;"><b>5</b></td><td>Third generation Zen (Zen 3)(2020)</td></tr></tbody></table></td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #bebada;"> </td><td style="background-color: #bebada;" colspan="5"></td></tr><tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #ffffb3;"> </td><td style="background-color: #ffffb3;" colspan="6"><b>Market segment</b><br/><table><tbody><tr><td style="width: 50px;"><b>3</b></td><td>Low-end performance</td></tr><tr><td><b>5</b></td><td>Mid-range performance</td></tr><tr><td><b>7</b></td><td>Enthusiast / High-end performance</td></tr><tr><td><b>9</b></td><td>High-end performance / Workstation</td></tr><tr><td><b>Threadripper</b></td><td>High-end performance / Workstation</td></tr></tbody></table></td></tr>
<tr><td style="background-color: #a3dbd2;"> </td><td style="background-color: #a3dbd2;" colspan="7"><b>Brand Name</b><br/><table><tbody><tr><td style="width: 50px;"><b><a href="/wiki/amd/ryzen" class="mw-disambig" title="amd/ryzen">Ryzen</a></b></td><td></td></tr></tbody></table></td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Release_Dates">Release Dates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=5" title="Edit section: Release Dates">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:302px;"><a href="/wiki/File:ryzen_threadripper.png" class="image"><img alt="" src="/w/images/thumb/d/d1/ryzen_threadripper.png/300px-ryzen_threadripper.png" width="300" height="168" class="thumbimage" srcset="/w/images/thumb/d/d1/ryzen_threadripper.png/450px-ryzen_threadripper.png 1.5x, /w/images/thumb/d/d1/ryzen_threadripper.png/600px-ryzen_threadripper.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:ryzen_threadripper.png" class="internal" title="Enlarge"></a></div>First 16-core HEDT market CPU</div></div></div>
<p>The first set of processors, as part of the <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> family were introduced at an AMD event on February 22, 2017 before the Game Developer Conference (GDC). However initial models don&#39;t get shipped until March 2. <a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">Ryzen 5</a> <a href="/wiki/hexa-core" title="hexa-core">hexa-core</a> and <a href="/wiki/quad-core" title="quad-core">quad-core</a> variants were released on April 11, 2017. Server processors are set to be released in by the end of Q2, 2017. In October 2017, AMD launched mobile Zen-based processors featuring <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> GPUs.
</p><p><br/>
</p>
<dl><dd><dl><dd><a href="/wiki/File:amd_zen_ryzen_rollout.png" class="image"><img alt="amd zen ryzen rollout.png" src="/w/images/thumb/3/39/amd_zen_ryzen_rollout.png/600px-amd_zen_ryzen_rollout.png" width="600" height="338" srcset="/w/images/3/39/amd_zen_ryzen_rollout.png 1.5x"/></a></dd></dl></dd></dl>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=6" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd><i>See also: <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a></i></dd></dl>
<p>Zen is manufactured on <a href="/w/index.php?title=Global_Foundries&amp;action=edit&amp;redlink=1" class="new" title="Global Foundries (page does not exist)">Global Foundries</a>&#39; <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> Low Power Plus (14LPP). AMD&#39;s previous microarchitectures were based on <a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32</a> and <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28</a> nanometer processes. The jump to 14 nm was part of AMD&#39;s attempt to remain competitive against Intel (Both <a href="/wiki/intel/skylake" class="mw-redirect" title="intel/skylake">Skylake</a> and <a href="/wiki/intel/kaby_lake" class="mw-redirect" title="intel/kaby lake">Kaby Lake</a> are also manufactured on 14 nm). The move to 14 nm will bring along related benefits of a smaller node such as reduced heat, reduced power consumption, and higher density for identical designs.
</p>
<h2><span class="mw-headline" id="Compatibility">Compatibility</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=7" title="Edit section: Compatibility">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/w/index.php?title=Linux&amp;action=edit&amp;redlink=1" class="new" title="Linux (page does not exist)">Linux</a> added initial support for Zen starting with Linux Kernel 4.10. <a href="/wiki/Microsoft" class="mw-redirect" title="Microsoft">Microsoft</a> will only support Windows 10 for Zen.
</p>
<table class="wikitable">
<tbody><tr>
<th> Vendor </th>
<th> OS  </th>
<th> Version </th>
<th> Notes
</th></tr>
<tr>
<td rowspan="3"> <a href="/wiki/Microsoft" class="mw-redirect" title="Microsoft">Microsoft</a> </td>
<td rowspan="3"> Windows </td>
<td style="background-color: #ffdad6;"> Windows 7 </td>
<td> No Support
</td></tr>
<tr>
<td style="background-color: #ffdad6;"> Windows 8 </td>
<td> No Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> Windows 10 </td>
<td> Support
</td></tr>
<tr>
<td rowspan="2"> Linux </td>
<td rowspan="2"> Linux </td>
<td style="background-color: #d6ffd8;"> Kernel 4.10 </td>
<td> Initial Support
</td></tr>
<tr>
<td style="background-color: #d6ffd8;"> Kernel 4.15 </td>
<td> Full Support
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=8" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>With the release of <a href="/wiki/amd/ryzen" class="mw-disambig" title="amd/ryzen">Ryzen</a>, AMD introduced their own compiler: <i><a href="/w/index.php?title=AMD_Optimizing_C/C%2B%2B_Compiler&amp;action=edit&amp;redlink=1" class="new" title="AMD Optimizing C/C++ Compiler (page does not exist)">AMD Optimizing C/C++ Compiler</a></i> (AOCC). AOCC is an <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> port especially modified to generate optimized x86 code for the Zen microarchitecture. 
</p>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=AOCC&amp;action=edit&amp;redlink=1" class="new" title="AOCC (page does not exist)">AOCC</a> </td>
<td> <code>-march=znver1</code> </td>
<td> <code>-mtune=znver1</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-march=znver1</code> </td>
<td> <code>-mtune=znver1</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=znver1</code> </td>
<td> <code>-mtune=znver1</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=Visual_Studio&amp;action=edit&amp;redlink=1" class="new" title="Visual Studio (page does not exist)">Visual Studio</a> </td>
<td> <code>/arch:AVX2</code> </td>
<td> ?
</td></tr></tbody></table>
<h3><span class="mw-headline" id="CPUID">CPUID</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=9" title="Edit section: CPUID">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="/wiki/amd/cpuid" title="amd/cpuid">AMD CPUIDs</a></i></dd></dl>
<table class="wikitable tc1 tc2 tc3 tc4">
<tbody><tr>
<th> Core </th>
<th> Extended<br/>Family </th>
<th> Family </th>
<th> Extended<br/>Model </th>
<th> Model
</th></tr>
<tr>
<td rowspan="2"> <a href="/wiki/amd/cores/naples" title="amd/cores/naples">Naples</a>, <a href="/wiki/amd/cores/whitehaven" title="amd/cores/whitehaven">Whitehaven</a>, <a href="/wiki/amd/cores/summit_ridge" title="amd/cores/summit ridge">Summit Ridge</a>
</td>
<td> 0x8 </td>
<td> 0xF </td>
<td> 0x0 </td>
<td> 0x1
</td></tr>
<tr>
<td colspan="4"> Family 23 Model 1
</td></tr>
<tr>
<td rowspan="2"> <a href="/wiki/amd/cores/raven_ridge" title="amd/cores/raven ridge">Raven Ridge</a> </td>
<td> 0x8 </td>
<td> 0xF </td>
<td> 0x1 </td>
<td> 0x1
</td></tr>
<tr>
<td colspan="4"> Family 23 Model 17
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=10" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>AMD Zen is an entirely new design from the ground up which introduces considerable amount of improvements and design changes over <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a>. Mainstream Zen-based microprocessors utilize AMD&#39;s <a href="/wiki/amd/socket_am4" class="mw-redirect" title="amd/socket am4">Socket AM4</a> unified platform along with the <a href="/w/index.php?title=amd/promontory&amp;action=edit&amp;redlink=1" class="new" title="amd/promontory (page does not exist)">Promontory</a> chipset.
</p>
<h3><span class="mw-headline" id="Key_changes_from_Excavator">Key changes from <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=11" title="Edit section: Key changes from Excavator">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Zen was designed to succeed <i>both</i> <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a> (High-performance) and <a href="/w/index.php?title=amd/microarchitectures/puma&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/puma (page does not exist)">Puma</a> (Low-power) covering the entire range in one architecture
<ul><li> Cover the entire spectrum from fanless notebooks to high-performance desktops</li>
<li> More aggressive clock gating with multi-level regions</li>
<li> Power focus from design, employs low-power design methodologies
<ul><li> &gt;15% switching capacitance (C<sub>AC</sub>) improvement</li></ul></li></ul></li>
<li> Utilizes <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> (from <a href="/wiki/28_nm" class="mw-redirect" title="28 nm">28 nm</a>)</li>
<li> 52% improvement in IPC per core for a single-thread (AMD Claim)
<ul><li> From <a href="/wiki/amd/microarchitectures/piledriver" title="amd/microarchitectures/piledriver">Piledriver</a> to Zen</li>
<li> Based on the industry-standardized SPECint_base2006 score compiled with GCC 4.6 -O2 at a fixed 3.4GHz</li></ul></li>
<li> Up to 3.7× performance/watt improvment</li>
<li> Return to conventional high-performance x86 design
<ul><li> Traditional design for cores without shared blocks (e.g. shared SIMD units)</li>
<li> Large beefier core design</li></ul></li>
<li> Core engine
<ul><li> Simultaneous Multithreading (SMT) support, 2 threads/core (see <a href="#Simultaneous_MultiThreading_.28SMT.29">§ Simultaneous MultiThreading</a> for details)</li>
<li> Branch Predictor
<ul><li> Improved branch mispredictions
<ul><li> Better branch predicitons with 2 branches per BTB entry</li>
<li> Lower miss latency penalty</li></ul></li>
<li> BP is now decoupled from fetch stage</li></ul></li>
<li> Large μop cache (2K instructions)</li>
<li> Wider μop dispatch (6, up from 4)</li>
<li> Larger instruction scheduler
<ul><li> Integer (84, up from 48)</li>
<li> Floating Point (96, up from 60)</li></ul></li>
<li> Larger retire throughput (8, up from 4)</li>
<li> Larger Retire Queue (192, up from 128)
<ul><li> duplicated for each thread</li></ul></li>
<li> Larger Load Queue (72, up from 44)</li>
<li> Larger Store Queue (44, up from 32)
<ul><li> duplicated for each thread</li></ul></li>
<li> Quad-issue FPU (up from 3-issue)</li>
<li> Faster Load to FPU (down to 7, from 9 cycles)</li></ul></li>
<li> Cache system
<ul><li> L1
<ul><li> 64 KiB (double from previous capacity of 32 KiB)</li>
<li> Write-back L1 cache eviction policy (From write-through)</li>
<li> 2× the bandwidth</li></ul></li>
<li> L2
<ul><li> 2× the bandwidth</li>
<li> Faster L2 cache</li></ul></li>
<li> Faster L3 cache</li>
<li> Better L1$ and L2$ data prefetcher</li>
<li> 5× L3 bandwidth</li>
<li> Move elimination block added</li>
<li> Page Table Entry (PTE) Coalescing</li></ul></li></ul>
<h4><span class="mw-headline" id="New_instructions">New instructions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=12" title="Edit section: New instructions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Zen introduced a number of new <a href="/wiki/x86" title="x86">x86</a> instructions:
</p>
<ul><li> <code><a href="/wiki/x86/adx" title="x86/adx">ADX</a></code> - Multi-Precision Add-Carry Instruction extension</li>
<li> <code><a href="/w/index.php?title=x86/rdseed&amp;action=edit&amp;redlink=1" class="new" title="x86/rdseed (page does not exist)">RDSEED</a></code> - Hardware-based RNG</li>
<li> <code><a href="/w/index.php?title=x86/smap&amp;action=edit&amp;redlink=1" class="new" title="x86/smap (page does not exist)">SMAP</a></code> - Supervisor Mode Access Prevention</li>
<li> <code><a href="/w/index.php?title=x86/sha&amp;action=edit&amp;redlink=1" class="new" title="x86/sha (page does not exist)">SHA</a></code> - SHA extensions</li>
<li> <code><a href="/w/index.php?title=x86/clflushopt&amp;action=edit&amp;redlink=1" class="new" title="x86/clflushopt (page does not exist)">CLFLUSHOPT</a></code> - Flush Cache Line</li>
<li> <code><a href="/w/index.php?title=x86/xsave&amp;action=edit&amp;redlink=1" class="new" title="x86/xsave (page does not exist)">XSAVE</a></code> - Privileged Save/Restore</li>
<li> <code><a href="/wiki/x86/clzero" title="x86/clzero">CLZERO</a></code> - Zero-out Cache Line (AMD exclusive)</li></ul>
<p>While not new, Zen also supports <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a>, <a href="/w/index.php?title=x86/avx2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx2 (page does not exist)">AVX2</a>, <a href="/w/index.php?title=x86/fma3&amp;action=edit&amp;redlink=1" class="new" title="x86/fma3 (page does not exist)">FMA3</a>, <a href="/w/index.php?title=x86/bmi1&amp;action=edit&amp;redlink=1" class="new" title="x86/bmi1 (page does not exist)">BMI1</a>, <a href="/w/index.php?title=x86/bmi2&amp;action=edit&amp;redlink=1" class="new" title="x86/bmi2 (page does not exist)">BMI2</a>, <a href="/w/index.php?title=x86/aes&amp;action=edit&amp;redlink=1" class="new" title="x86/aes (page does not exist)">AES</a>, <a href="/w/index.php?title=x86/rdrand&amp;action=edit&amp;redlink=1" class="new" title="x86/rdrand (page does not exist)">RdRand</a>, <a href="/w/index.php?title=x86/smep&amp;action=edit&amp;redlink=1" class="new" title="x86/smep (page does not exist)">SMEP</a>. Note that with Zen, AMD dropped support for <a href="/w/index.php?title=x86/xop&amp;action=edit&amp;redlink=1" class="new" title="x86/xop (page does not exist)">XOP</a>, <a href="/w/index.php?title=x86/tbm&amp;action=edit&amp;redlink=1" class="new" title="x86/tbm (page does not exist)">TBM</a>, and <a href="/w/index.php?title=x86/lwp&amp;action=edit&amp;redlink=1" class="new" title="x86/lwp (page does not exist)">LWP</a>.
</p><p><b>Note:</b> WikiChip&#39;s testing shows <a href="/w/index.php?title=x86/fma4&amp;action=edit&amp;redlink=1" class="new" title="x86/fma4 (page does not exist)">FMA4</a> still works despite not being officially supported and not even reported by <a href="/w/index.php?title=CPUID&amp;action=edit&amp;redlink=1" class="new" title="CPUID (page does not exist)">CPUID</a>. This has also been confirmed by <a rel="nofollow" class="external text" href="http://agner.org/optimize/blog/read.php?i=838">Agner here</a>. Those tests were not exhaustive. Never use them in production.
</p>
<h3><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=13" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Client_Configuration">Client Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=14" title="Edit section: Client Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="Entire_SoC_Overview">Entire SoC Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=15" title="Edit section: Entire SoC Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><a href="/wiki/File:zen_soc_block.svg" class="image"><img alt="zen soc block.svg" src="/w/images/thumb/7/79/zen_soc_block.svg/600px-zen_soc_block.svg.png" width="600" height="321" srcset="/w/images/thumb/7/79/zen_soc_block.svg/900px-zen_soc_block.svg.png 1.5x, /w/images/thumb/7/79/zen_soc_block.svg/1200px-zen_soc_block.svg.png 2x"/></a>
</p>
<h5><span class="mw-headline" id="Individual_Core">Individual Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=16" title="Edit section: Individual Core">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><a href="/wiki/File:zen_block_diagram.svg" class="image"><img alt="zen block diagram.svg" src="/w/images/thumb/0/02/zen_block_diagram.svg/1106px-zen_block_diagram.svg.png" width="1106" height="1125" srcset="/w/images/thumb/0/02/zen_block_diagram.svg/1659px-zen_block_diagram.svg.png 1.5x, /w/images/thumb/0/02/zen_block_diagram.svg/2212px-zen_block_diagram.svg.png 2x"/></a>
</p>
<h4><span class="mw-headline" id="Single.2FMulti-chip_Packages">Single/Multi-chip Packages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=17" title="Edit section: Single/Multi-chip Packages">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span class="mw-headline" id="Single-die">Single-die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=18" title="Edit section: Single-die">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Single-die as used in <a href="/wiki/amd/cores/summit_ridge" title="amd/cores/summit ridge">Summit Ridge</a>:
</p>
<dl><dd><a href="/wiki/File:AMD_Summit_Ridge_SoC.svg" class="image"><img alt="AMD Summit Ridge SoC.svg" src="/w/images/thumb/a/a8/AMD_Summit_Ridge_SoC.svg/700px-AMD_Summit_Ridge_SoC.svg.png" width="700" height="409" srcset="/w/images/thumb/a/a8/AMD_Summit_Ridge_SoC.svg/1050px-AMD_Summit_Ridge_SoC.svg.png 1.5x, /w/images/thumb/a/a8/AMD_Summit_Ridge_SoC.svg/1400px-AMD_Summit_Ridge_SoC.svg.png 2x"/></a></dd></dl>
<h5><span class="mw-headline" id="2-die_MCP">2-die MCP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=19" title="Edit section: 2-die MCP">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>2-die MCP used for <a href="/wiki/amd/threadripper" class="mw-redirect" title="amd/threadripper">Threadripper</a>:
</p>
<dl><dd><a href="/wiki/File:AMD_Threadripper_SoC.svg" class="image"><img alt="AMD Threadripper SoC.svg" src="/w/images/thumb/c/c1/AMD_Threadripper_SoC.svg/700px-AMD_Threadripper_SoC.svg.png" width="700" height="378" srcset="/w/images/thumb/c/c1/AMD_Threadripper_SoC.svg/1050px-AMD_Threadripper_SoC.svg.png 1.5x, /w/images/thumb/c/c1/AMD_Threadripper_SoC.svg/1400px-AMD_Threadripper_SoC.svg.png 2x"/></a></dd></dl>
<h5><span class="mw-headline" id="4-die_MCP">4-die MCP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=20" title="Edit section: 4-die MCP">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>4-die MCP used for <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a>:
</p>
<dl><dd><a href="/wiki/File:AMD_Naples_SoC.svg" class="image"><img alt="AMD Naples SoC.svg" src="/w/images/thumb/3/39/AMD_Naples_SoC.svg/800px-AMD_Naples_SoC.svg.png" width="800" height="704" srcset="/w/images/thumb/3/39/AMD_Naples_SoC.svg/1200px-AMD_Naples_SoC.svg.png 1.5x, /w/images/thumb/3/39/AMD_Naples_SoC.svg/1600px-AMD_Naples_SoC.svg.png 2x"/></a></dd></dl>
<h6><span class="mw-headline" id="4-die_CCX_configs">4-die CCX configs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=21" title="Edit section: 4-die CCX configs">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<div style="display: inline-block">
<div style="float: left; margin: 15px;"><b>32-core configuration:</b><br/><a href="/wiki/File:zen_soc_block_(32_cores).svg" class="image"><img alt="zen soc block (32 cores).svg" src="/w/images/thumb/d/d5/zen_soc_block_%2832_cores%29.svg/350px-zen_soc_block_%2832_cores%29.svg.png" width="350" height="190" srcset="/w/images/thumb/d/d5/zen_soc_block_%2832_cores%29.svg/525px-zen_soc_block_%2832_cores%29.svg.png 1.5x, /w/images/thumb/d/d5/zen_soc_block_%2832_cores%29.svg/700px-zen_soc_block_%2832_cores%29.svg.png 2x"/></a></div>
<div style="float: left; margin: 15px;"><b>24-core configuration:</b><br/><a href="/wiki/File:zen_soc_block_(24_cores).svg" class="image"><img alt="zen soc block (24 cores).svg" src="/w/images/thumb/4/45/zen_soc_block_%2824_cores%29.svg/350px-zen_soc_block_%2824_cores%29.svg.png" width="350" height="190" srcset="/w/images/thumb/4/45/zen_soc_block_%2824_cores%29.svg/525px-zen_soc_block_%2824_cores%29.svg.png 1.5x, /w/images/thumb/4/45/zen_soc_block_%2824_cores%29.svg/700px-zen_soc_block_%2824_cores%29.svg.png 2x"/></a></div>
<div style="float: left; margin: 15px;"><b>16-core configuration:</b><br/><a href="/wiki/File:zen_soc_block_(16_cores).svg" class="image"><img alt="zen soc block (16 cores).svg" src="/w/images/thumb/d/d3/zen_soc_block_%2816_cores%29.svg/350px-zen_soc_block_%2816_cores%29.svg.png" width="350" height="190" srcset="/w/images/thumb/d/d3/zen_soc_block_%2816_cores%29.svg/525px-zen_soc_block_%2816_cores%29.svg.png 1.5x, /w/images/thumb/d/d3/zen_soc_block_%2816_cores%29.svg/700px-zen_soc_block_%2816_cores%29.svg.png 2x"/></a></div>
<div style="float: left; margin: 15px;"><b>8-core configuration:</b><br/><a href="/wiki/File:zen_soc_block_(8_cores).svg" class="image"><img alt="zen soc block (8 cores).svg" src="/w/images/thumb/8/87/zen_soc_block_%288_cores%29.svg/350px-zen_soc_block_%288_cores%29.svg.png" width="350" height="190" srcset="/w/images/thumb/8/87/zen_soc_block_%288_cores%29.svg/525px-zen_soc_block_%288_cores%29.svg.png 1.5x, /w/images/thumb/8/87/zen_soc_block_%288_cores%29.svg/700px-zen_soc_block_%288_cores%29.svg.png 2x"/></a></div>
</div>
<h3><span class="mw-headline" id="Memory_Hierarchy">Memory Hierarchy</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=22" title="Edit section: Memory Hierarchy">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Cache
<ul><li> L0 µOP cache:
<ul><li> 2,048 µOPs, 8-way set associative
<ul><li> 32-sets, 8-µOP line size</li></ul></li>
<li> Parity protected</li></ul></li>
<li> L1I Cache:
<ul><li> 64 KiB 4-way set associative
<ul><li> 256-sets, 64 B line size</li>
<li> Shared by the two threads, per core</li></ul></li>
<li> Parity protected</li></ul></li>
<li> L1D Cache:
<ul><li> 32 KiB 8-way set associative
<ul><li> 64-sets, 64 B line size</li>
<li> Write-back policy</li></ul></li>
<li> 4-5 cycles latency for Int</li>
<li> 7-8 cycles latency for FP</li>
<li> SEC-DED ECC</li></ul></li>
<li> L2 Cache:
<ul><li> 512 KiB 8-way set associative</li>
<li> 1,024-sets, 64 B line size</li>
<li> Write-back policy</li>
<li> Inclusive of L1</li>
<li> Latency:
<ul><li> 17 cycles latency (ONLY <a href="/wiki/amd/cores/summit_ridge" title="amd/cores/summit ridge">Summit Ridge</a>)</li>
<li> 12 cycles latency (All others) </li></ul></li>
<li> DEC-TED ECC</li></ul></li>
<li> L3 Cache:
<ul><li> Victim cache</li>
<li> Summit Ridge, Naples: 8 MiB/CCX, shared across all cores.</li>
<li> Raven Ridge: 4 MiB/CCX, shared across all cores.</li>
<li> 16-way set associative
<ul><li> 8,192-sets, 64 B line size</li></ul></li>
<li> 40 cycles latency</li>
<li> DEC-TED ECC</li></ul></li>
<li> System DRAM:
<ul><li> 2 channels per die</li>
<li> Summit Ridge: up to PC4-21300U (DDR4-2666 UDIMM), ECC supported</li>
<li> Raven Ridge: up to PC4-23466U (DDR4-2933 UDIMM), ECC supported by PRO models</li>
<li> Naples: up to PC4-21300L (DDR4-2666 RDIMM/LRDIMM), ECC supported</li>
<li> ECC: x4 DRAM device failure correction (Chipkill), x8 SEC-DED ECC, Patrol and Demand scrubbing, Data poisoning</li></ul></li></ul></li></ul>
<p>Zen TLB consists of dedicated level one TLB for instruction cache and another one for data cache.
</p>
<ul><li> TLBs
<ul><li> ITLB
<ul><li> 8 entry L0 TLB, all page sizes</li>
<li> 64 entry L1 TLB, all page sizes</li>
<li> 512 entry L2 TLB, no 1G pages</li>
<li> Parity protected</li></ul></li>
<li> DTLB
<ul><li> 64 entry L1 TLB, all page sizes</li>
<li> 1,532-entry L2 TLB, no 1G pages</li>
<li> Parity protected</li></ul></li></ul></li></ul>
<h2><span class="mw-headline" id="Core">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=23" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Pipeline">Pipeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=24" title="Edit section: Pipeline">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:amd_zen_hc28_page_0004.jpg" class="image"><img alt="amd zen hc28 page 0004.jpg" src="/w/images/thumb/2/22/amd_zen_hc28_page_0004.jpg/525px-amd_zen_hc28_page_0004.jpg" width="525" height="295" srcset="/w/images/thumb/2/22/amd_zen_hc28_page_0004.jpg/788px-amd_zen_hc28_page_0004.jpg 1.5x, /w/images/thumb/2/22/amd_zen_hc28_page_0004.jpg/1050px-amd_zen_hc28_page_0004.jpg 2x"/></a></div>
<p>Zen presents a major design departure from the previous couple of <a href="/wiki/microarchitecture" title="microarchitecture">microarchitectures</a>. In the pursuit of remaining competitive against <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>, AMD went with a similar approach to Intel&#39;s: large beefier core with SoC design that can scale from extremely low <a href="/wiki/TDP" class="mw-redirect" title="TDP">TDP</a> (<a href="/w/index.php?title=fanless&amp;action=edit&amp;redlink=1" class="new" title="fanless (page does not exist)">fanless</a> devices) to <a href="/wiki/supercomputers" class="mw-redirect" title="supercomputers">supercomputers</a> utilizing dozens of cores. As such, Zen is aimed at replacing both <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a> (AMD&#39;s previous performance microarchitecture) and <a href="/w/index.php?title=amd/microarchitectures/puma&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/puma (page does not exist)">Puma</a> (AMD&#39;s previous ultra-low power arch). In addition to covering the entire computing spectrum through power efficiency and <a href="/wiki/core" class="mw-disambig" title="core">core</a> <a href="/w/index.php?title=scalability&amp;action=edit&amp;redlink=1" class="new" title="scalability (page does not exist)">scalability</a>, another major design goal was 40% uplift in single-thread performance (i.e. 40% IPC increase) from <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a>. The large increase in performance is the result of major redesigns in all four areas of the core (the front end, the execution engine, and the memory subsystem) as well as Zen&#39;s new <a href="/w/index.php?title=SoC&amp;action=edit&amp;redlink=1" class="new" title="SoC (page does not exist)">SoC</a> CCX (CPU Complex) modular design. The core itself is wider and all around bigger (roughly every component had its capacity substantially increased). The improvement in power efficiency is the result of the <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> used as well as many low-power design methodologies that were utilized early on in the design process (Excavator has been manufactured on <a href="/w/index.php?title=globalfoundries&amp;action=edit&amp;redlink=1" class="new" title="globalfoundries (page does not exist)">GF&#39;s</a> <a href="/wiki/28_nm_process" class="mw-redirect" title="28 nm process">28 nm process</a>). AMD introduced various components (such as their new prediction flow and forwarding mechanisms) that eliminate the need for operations to go through the high power ALUs and decoders, increasing the overall power efficiency and throughput.
</p>
<h4><span class="mw-headline" id="Broad_Overview">Broad Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=25" title="Edit section: Broad Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>While Zen is an entirely new design, AMD continued to maintain their traditional design philosophy which shows throughout their design choice such as a split scheduler and split FP and int&amp;memory execution units. At a very broad view, Zen shares many similarities with its predecessor but introduces new elements and major changes. Each core is composed of a front end (<a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> area) that fetches instructions, decodes them, generates <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="µOPs">µOPs</a> and <a href="/w/index.php?title=fused_%C2%B5OPs&amp;action=edit&amp;redlink=1" class="new" title="fused µOPs (page does not exist)">fused µOPs</a>, and sends them to the Execution Engine (<a href="/w/index.php?title=out-of-order&amp;action=edit&amp;redlink=1" class="new" title="out-of-order (page does not exist)">out-of-order</a> section). Instructions are either fetched from the <a href="/w/index.php?title=L1I$&amp;action=edit&amp;redlink=1" class="new" title="L1I$ (page does not exist)">L1I$</a> or come from the µOPs cache (on subsequent fetches) eliminating the decoding stage altogether. Zen decodes 4 instructions/cycle into the µOP Queue. The µOP Queue dispatches separate µOPs to the Integer side and the FP side (dispatching to both at the same time when possible).
</p>
<div class="floatleft"><a href="/wiki/File:amd_zen_hc28_overview.png" class="image"><img alt="amd zen hc28 overview.png" src="/w/images/thumb/d/d3/amd_zen_hc28_overview.png/350px-amd_zen_hc28_overview.png" width="350" height="350" srcset="/w/images/thumb/d/d3/amd_zen_hc28_overview.png/525px-amd_zen_hc28_overview.png 1.5x, /w/images/thumb/d/d3/amd_zen_hc28_overview.png/700px-amd_zen_hc28_overview.png 2x"/></a></div>
<p>The biggest departure from previous generation is Zen&#39;s return to traditional core partitioning - every core is an independent core with its own <a href="/w/index.php?title=floating-point&amp;action=edit&amp;redlink=1" class="new" title="floating-point (page does not exist)">floating-point</a>/<a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> units and a <a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a> cache. Previously, those units were shared between two cores; they are now once again completely private.
</p><p>Unlike many of Intel&#39;s recent microarchitectures (such as <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> and <a href="/wiki/intel/microarchitectures/kaby_lake" title="intel/microarchitectures/kaby lake">Kaby Lake</a>) which make use of a unified scheduler, AMD continue to use a split pipeline design. µOP are decoupled at the µOP Queue and are sent through the two distinct pipelines to either the Integer side or the FP side. The two sections are completely separate, each featuring separate schedulers, queues, and execution units. The Integer side splits up the µOPs via a set of individual schedulers that feed the various ALU units. On the floating point side, there is a different scheduler to handle the 128-bit FP operations. Zen support all modern <a href="/wiki/x86/extensions" title="x86/extensions">x86 extensions</a> including <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a>/<a href="/w/index.php?title=x86/avx2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx2 (page does not exist)">AVX2</a>, <a href="/w/index.php?title=x86/bmi1&amp;action=edit&amp;redlink=1" class="new" title="x86/bmi1 (page does not exist)">BMI1</a>/<a href="/w/index.php?title=x86/bmi2&amp;action=edit&amp;redlink=1" class="new" title="x86/bmi2 (page does not exist)">BMI2</a>, and <a href="/w/index.php?title=x86/aes&amp;action=edit&amp;redlink=1" class="new" title="x86/aes (page does not exist)">AES</a>. Zen also supports <a href="/w/index.php?title=x86/sha&amp;action=edit&amp;redlink=1" class="new" title="x86/sha (page does not exist)">SHA</a>, secure hash implementation instructions that are currently only found in <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s ultra-low power microarchitectures (e.g. <a href="/wiki/intel/microarchitectures/goldmont" title="intel/microarchitectures/goldmont">Goldmont</a>) but not in their mainstream processors.
</p><p>From the memory subsystem point of view, data is fed into the execution units from the <a href="/w/index.php?title=L1D$&amp;action=edit&amp;redlink=1" class="new" title="L1D$ (page does not exist)">L1D$</a> via the load and store queue (both of which were almost doubled in capacity) via the two <a href="/w/index.php?title=Address_Generation_Units&amp;action=edit&amp;redlink=1" class="new" title="Address Generation Units (page does not exist)">Address Generation Units</a> (AGUs) at the rate of 2 loads and 1 store per cycle. Each core also has a 512 KiB level 2 cache. L2 feeds both the the level 1 data and level 1 instruction caches at 32B per cycle (32B can be sent in either direction (bidirectional bus) each cycle). L2 is connected to the L3 cache which is shared across all cores. As with the L1 to L2 transfers, the L2 also transfers data to the L3 and vice versa at 32B per cycle (32B in either direction each cycle).
</p>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Front_End">Front End</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=26" title="Edit section: Front End">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:amd_zen_hc28_fetch.png" class="image"><img alt="amd zen hc28 fetch.png" src="/w/images/thumb/5/59/amd_zen_hc28_fetch.png/300px-amd_zen_hc28_fetch.png" width="300" height="250" srcset="/w/images/thumb/5/59/amd_zen_hc28_fetch.png/450px-amd_zen_hc28_fetch.png 1.5x, /w/images/thumb/5/59/amd_zen_hc28_fetch.png/600px-amd_zen_hc28_fetch.png 2x"/></a></div>
<p>The Front End of the Zen core deals with the <a href="/w/index.php?title=in-order&amp;action=edit&amp;redlink=1" class="new" title="in-order (page does not exist)">in-order</a> operations such as <a href="/w/index.php?title=instruction_fetch&amp;action=edit&amp;redlink=1" class="new" title="instruction fetch (page does not exist)">instruction fetch</a> and <a href="/w/index.php?title=instruction_decode&amp;action=edit&amp;redlink=1" class="new" title="instruction decode (page does not exist)">instruction decode</a>. The instruction fetch is composed of two paths: a traditional decode path where instructions come from the <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a> and a <a href="/w/index.php?title=%C2%B5OPs_cache&amp;action=edit&amp;redlink=1" class="new" title="µOPs cache (page does not exist)">µOPs cache</a> that are determined by the <a href="/w/index.php?title=branch_prediction&amp;action=edit&amp;redlink=1" class="new" title="branch prediction (page does not exist)">branch prediction</a> (BP) unit. The instruction stream and the branch prediction unit track instructions in 64B windows. Zen is AMD&#39;s first design to feature a <a href="/w/index.php?title=%C2%B5OPs_cache&amp;action=edit&amp;redlink=1" class="new" title="µOPs cache (page does not exist)">µOPs cache</a>, a unit that not only improves performance, but also saves power (the µOPs cache was first introduced by <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> in their <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a> microarchitecture).
</p><p>The <a href="/w/index.php?title=branch_prediction&amp;action=edit&amp;redlink=1" class="new" title="branch prediction (page does not exist)">branch prediction</a> unit is decoupled and can start working as soon as it receives a desired operation such as a redirect, ahead of traditional instruction fetches. AMD still uses a <a href="/w/index.php?title=perceptron_branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="perceptron branch predictor (page does not exist)">hashed perceptron system</a> similar to the one used in <a href="/w/index.php?title=amd/microarchitectures/jaguar&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/jaguar (page does not exist)">Jaguar</a> and <a href="/w/index.php?title=amd/microarchitectures/bobcat&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/bobcat (page does not exist)">Bobcat</a>, albeit likely much more finely tuned. AMD stated it&#39;s also larger than previous architectures but did not disclose actual sizes. Once the BP detects an indirect target operation, the branch is moved to the Indirect Target Array (ITA) which is 512 entry deep. The BP includes a 32-entry return stack.
</p><p>In Zen, AMD moved the instruction TLB to BP (to much earlier in the pipeline than in previous architectures). This was done to allow for more-aggressive prefetching by allowing the physical address to be retrieved at an earlier stage. The BP is capable of storing 2 branches per BTB (Branch Target Buffer) entry, reducing the number of BTB reads necessary. ITLB is composed of:
</p>
<ul><li> 8-entry L0 TLB, all page sizes</li>
<li> 64-entry L1 TLB, all page sizes</li>
<li> 512-entry L2 TLB, no 1G pages</li></ul>
<h5><span class="mw-headline" id="Fetching">Fetching</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=27" title="Edit section: Fetching">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Instructions are fetched from the <a href="/w/index.php?title=L2_cache&amp;action=edit&amp;redlink=1" class="new" title="L2 cache (page does not exist)">L2 cache</a> at the rate of 32B/cycle. Zen features an asymmetric <a href="/w/index.php?title=level_1_cache&amp;action=edit&amp;redlink=1" class="new" title="level 1 cache (page does not exist)">level 1 cache</a> with a 64 <a href="/wiki/KiB" class="mw-redirect" title="KiB">KiB</a> <a href="/w/index.php?title=instruction_cache&amp;action=edit&amp;redlink=1" class="new" title="instruction cache (page does not exist)">instruction cache</a>, double the size of the L1 data cache. Depending on the branch prediction decision instructions may be fetched from the instruction cache or from the <a href="/wiki/%C2%B5OPs" class="mw-redirect" title="µOPs">µOPs</a> cache in which eliminates the need for performing the costly instruction decoding.
</p>
<div class="floatleft"><a href="/wiki/File:amd_zen_hc28_decode.png" class="image"><img alt="amd zen hc28 decode.png" src="/w/images/thumb/8/80/amd_zen_hc28_decode.png/300px-amd_zen_hc28_decode.png" width="300" height="293" srcset="/w/images/thumb/8/80/amd_zen_hc28_decode.png/450px-amd_zen_hc28_decode.png 1.5x, /w/images/thumb/8/80/amd_zen_hc28_decode.png/600px-amd_zen_hc28_decode.png 2x"/></a></div>
<p>On the traditional side of decode, instructions are fetched from the L1$ at 32B aligned bytes per cycle and go to the instruction byte buffer and through the pick stage to the decode. Actual tests show the effective throughput is generally much lower (around 16-20 bytes). This is slightly higher than the fetch window in <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/wiki/intel/skylake" class="mw-redirect" title="intel/skylake">Skylake</a> which has a 16-byte fetch window. The size of the instruction byte buffer is of 20 entries (10 entries per thread in SMT).
</p>
<h5><span class="mw-headline" id=".C2.B5OP_cache_.26_x86_tax">µOP cache &amp; x86 tax</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=28" title="Edit section: µOP cache &amp; x86 tax">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Decoding is the biggest weakness of <a href="/wiki/x86" title="x86">x86</a>, with decoders being one of the most expensive and complicated aspect of the entire microarchitecture. Instructions can vary from a single byte up <a href="/w/index.php?title=x86/instructions_format&amp;action=edit&amp;redlink=1" class="new" title="x86/instructions format (page does not exist)">to fifteen</a>. Determining instruction boundaries is a complex task in itself. The best way to avoid the x86 decoding tax is to not decode instructions at all. Ideally, most instructions get a hit from the BP and acquire a µOP tag, sending them directly to be retrieved from the µOP cache which are then sent to the µOP Queue. This bypasses most of the expensive fetching and decoding that would otherwise be needed to be done. This caching mechanism is also a considerable power saving feature.
</p><p>The <a href="/w/index.php?title=%C2%B5OP_cache&amp;action=edit&amp;redlink=1" class="new" title="µOP cache (page does not exist)">µOP cache</a> used in Zen is not a <a href="/w/index.php?title=trace_cache&amp;action=edit&amp;redlink=1" class="new" title="trace cache (page does not exist)">trace cache</a> and much closely resembles the one used by Intel in their microarchitectures since <a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge">Sandy Bridge</a>. The µOP cache is an independent unit not part of the <a href="/w/index.php?title=L1I$&amp;action=edit&amp;redlink=1" class="new" title="L1I$ (page does not exist)">L1I$</a> and is not a necessarily a subset of the L1I cache either; I.e., there are instances where there could be a hit in the µOP cache but a miss in the L1$. This happens when an instruction that got stored in the µOP cache gets evicted from L1. During the fetch stage probing must be done from both paths. Zen has a specific unit called &#39;Micro-Tags&#39; which does the probing and determines whether the instruction should be accessed from the µOP cache or from the L1I$. The µOP cache itself has a dedicated $tags for accessing those µOPs.
</p>
<h5><span class="mw-headline" id="Decode">Decode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=29" title="Edit section: Decode">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<div class="floatright"><a href="/wiki/File:amd_fastpath_single-double_(zen).svg" class="image"><img alt="amd fastpath single-double (zen).svg" src="/w/images/thumb/7/70/amd_fastpath_single-double_%28zen%29.svg/450px-amd_fastpath_single-double_%28zen%29.svg.png" width="450" height="373" srcset="/w/images/thumb/7/70/amd_fastpath_single-double_%28zen%29.svg/675px-amd_fastpath_single-double_%28zen%29.svg.png 1.5x, /w/images/thumb/7/70/amd_fastpath_single-double_%28zen%29.svg/900px-amd_fastpath_single-double_%28zen%29.svg.png 2x"/></a></div>
<p>Having to execute <a href="/wiki/x86" title="x86">x86</a>, there are instructions that actually include multiple operations. Some of those operations cannot be realized efficiently in an OoOE design and therefore must be converted into simpler operations. In the front-end, complex x86 instructions are broken down into simpler fixed-length operations called <a href="/wiki/macro-operations" class="mw-redirect" title="macro-operations">macro-operations</a> or MOPs (sometimes also called complex OPs or COPs). Those are often mistaken for being &#34;<a href="/w/index.php?title=RISC&amp;action=edit&amp;redlink=1" class="new" title="RISC (page does not exist)">RISCish</a>&#34; in nature but they retain their CISC characteristics. MOPS can perform both an arithmetic operation and memory operation (e.g. you can read, modify, and write in a single MOP). MOPs can be further cracked into smaller simpler single fixed length operation called <a href="/wiki/micro-operations" class="mw-redirect" title="micro-operations">micro-operations</a> (µOPs). µOPs are a fixed length operation that performs just a single operation (i.e., only a single load, store, or an arithmetic). Traditionally AMD used to distinguish between the two ops, however with Zen AMD simply refers to everything as µOPs although internally they are still two separate concepts.
</p><p>Decoding is done by the 4 Zen decoders. The decode stage allows for four <a href="/wiki/x86" title="x86">x86</a> instructions to be decoded per cycle which are in turn sent to the µOP Queue. Previously, in the <a href="/wiki/amd/microarchitectures/bulldozer" title="amd/microarchitectures/bulldozer">Bulldozer</a>/<a href="/w/index.php?title=amd/microarchitectures/jaguar&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/jaguar (page does not exist)">Jaguar</a>-based designs AMD had two paths: a FastPath Single which emitted a single MOP and a FastPath Double which emitted two MOPs which are in turn sent down the pipe to the schedulers. Michael Clark (Zen&#39;s lead architect) noted that Zen has significantly denser MOPs meaning almost all instructions will be a FastPath Single (i.e., one to one transformations). What would normally get broken down into two MOPs in <a href="/wiki/amd/microarchitectures/bulldozer" title="amd/microarchitectures/bulldozer">Bulldozer</a> is now translated into a single dense MOP. It&#39;s for those reasons that while up to 8MOPs/cycle can be emitted, usually only 4MOPs/cycle are emitted from the <a href="/w/index.php?title=instruction_decoder&amp;action=edit&amp;redlink=1" class="new" title="instruction decoder (page does not exist)">decoders</a>.
</p><p>Dispatch is capable of sending up to 6 µOP to <a href="/w/index.php?title=Integer&amp;action=edit&amp;redlink=1" class="new" title="Integer (page does not exist)">Integer</a> EX and an up to 4 µOP to the <a href="/w/index.php?title=Floating_Point&amp;action=edit&amp;redlink=1" class="new" title="Floating Point (page does not exist)">Floating Point</a> (FP) EX. Zen can dispatch to both at the same time (i.e. for a maximum of 10 µOP per cycle), however, since the retire control unit (RCU) can only handle up to 6 MOPs/cycle, the effective number of dispatched µOPs is likely lower.
</p>
<h6><span class="mw-headline" id="MSROM">MSROM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=30" title="Edit section: MSROM">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>A third path that may occasionally be reached is the Microcode Sequencer (MS) ROM. Instructions that end up emitting more than two macro-ops will be redirected to microcode ROM. When this happens the OP Queue is stalled (possibly along with the decoders) and the MSROM gets to emit its MOPs.
</p>
<h5><span class="mw-headline" id="Optimizations">Optimizations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=31" title="Edit section: Optimizations">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>A number of optimization opportunities are exploited at this stage.
</p>
<h6><span class="mw-headline" id="Stack_Engine">Stack Engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=32" title="Edit section: Stack Engine">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>At the decode stage Zen incorporates the the Stack Engine Memfile (SEM). Note that while AMD refers to SEM as a new unit, they have had a Stack Engine in their designs since <a href="/wiki/amd/microarchitectures/k10" title="amd/microarchitectures/k10">K10</a>. The Memfile sits between the queue and dispatch monitoring the MOP traffic. The Memfile is capable of performing <a href="/w/index.php?title=store-to-load_forwarding&amp;action=edit&amp;redlink=1" class="new" title="store-to-load forwarding (page does not exist)">store-to-load forwarding</a> right at dispatch for loads that trail behind known stores with physical addresses. Other things such as eliminating stack PUSH/POP operations are also done at this stage so they are effectively a zero-latency instructions; proceeding instructions that rely on the stack pointer are not delayed. This is a fairly effective low-power solution that off-loads some of the work that would otherwise be done by <a href="/w/index.php?title=AGU&amp;action=edit&amp;redlink=1" class="new" title="AGU (page does not exist)">AGU</a>.
</p>
<h6><span class="mw-headline" id=".C2.B5OP-Fusion">µOP-Fusion</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=33" title="Edit section: µOP-Fusion">edit</a><span class="mw-editsection-bracket">]</span></span></h6>
<p>At this stage of the pipeline, Zen performs additional optimizations such as <a href="/w/index.php?title=micro-op_fusion&amp;action=edit&amp;redlink=1" class="new" title="micro-op fusion (page does not exist)">micro-op fusion</a> or branch fusion - an operation where a comparison and branch op gets combined into a single µOP (resulting in a single schedule+single execute). An almost identical optimization is also performed by Intel&#39;s competing microarchitectures. In Zen, <code><a href="/w/index.php?title=x86/cmp&amp;action=edit&amp;redlink=1" class="new" title="x86/cmp (page does not exist)">CMP</a></code> or <code><a href="/w/index.php?title=x86/test&amp;action=edit&amp;redlink=1" class="new" title="x86/test (page does not exist)">TEST</a></code> (no other <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALU</a> instructions qualify) immediately followed by a <a href="/w/index.php?title=conditional_jump&amp;action=edit&amp;redlink=1" class="new" title="conditional jump (page does not exist)">conditional jump</a> can be fused into a single µOP. Note that non-<a href="/w/index.php?title=x86/rip-relative_addressing&amp;action=edit&amp;redlink=1" class="new" title="x86/rip-relative addressing (page does not exist)">RIP-relative memory</a> will not be fused. Up to two fused branch µOPs can be executed each cycle when <a href="/w/index.php?title=not_taken&amp;action=edit&amp;redlink=1" class="new" title="not taken (page does not exist)">not taken</a>. When taken, only single fused branch µOPs can be executed each cycle.
</p><p>It&#39;s interesting to reiterate the fact that the branch fusion is actually done by the dispatch stage instead of decode. This is a bit unusual because you&#39;d normally perform that operation in decode in order to reduce the number of internal instructions. In Zen, the decoders can still end up emitting two ops just to be fused together in the dispatch stage. This change can likely be attributed to the various optimizations that came along with the introduction of the µOPs cache (which sits parallel to the decoders in the pipeline). It also implies that the decoders are of a simple design intended to be further translated later own in the pipe thereby being limited to a number of key transformations such as instruction boundary detection (i.e., x86 instruction length and rearrangement).
</p>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Execution_Engine">Execution Engine</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=34" title="Edit section: Execution Engine">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:amd_zen_hc28_integer.png" class="image"><img alt="amd zen hc28 integer.png" src="/w/images/thumb/f/f9/amd_zen_hc28_integer.png/350px-amd_zen_hc28_integer.png" width="350" height="239" srcset="/w/images/thumb/f/f9/amd_zen_hc28_integer.png/525px-amd_zen_hc28_integer.png 1.5x, /w/images/thumb/f/f9/amd_zen_hc28_integer.png/700px-amd_zen_hc28_integer.png 2x"/></a></div>
<p>As mentioned early, Zen returns to a fully partitioned core design with a private L2 cache and private <a href="/w/index.php?title=FP&amp;action=edit&amp;redlink=1" class="new" title="FP (page does not exist)">FP</a>/<a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> units. Previously those units shared resources spanning two cores. Zen&#39;s Execution Engine (Back-End) is split into two major sections: <a href="/w/index.php?title=integer&amp;action=edit&amp;redlink=1" class="new" title="integer (page does not exist)">integer</a> &amp; memory operations and <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> operations. The two sections are decoupled with independent <a href="/w/index.php?title=register_renaming&amp;action=edit&amp;redlink=1" class="new" title="register renaming (page does not exist)">renaming</a>, <a href="/w/index.php?title=schedulers&amp;action=edit&amp;redlink=1" class="new" title="schedulers (page does not exist)">schedulers</a>, <a href="/w/index.php?title=queues&amp;action=edit&amp;redlink=1" class="new" title="queues (page does not exist)">queues</a>, and execution units. Both Integer and FP sections have access to the <a href="/w/index.php?title=Retire_Queue&amp;action=edit&amp;redlink=1" class="new" title="Retire Queue (page does not exist)">Retire Queue</a> which is 192 entries (96 per thread) and can <a href="/w/index.php?title=retire&amp;action=edit&amp;redlink=1" class="new" title="retire (page does not exist)">retire</a> 8 instructions per cycle (independent of either Integer or FP). The wider-than-dispatch retire allows Zen to catch up and free the resources much quicker (previous architectures saw bottleneck at this point in situations where an older op is stalling causing a reduction in performance due to retire needing to catch up to the front of the machine).
</p><p>Because the two regions are entirely divided, a penalty of one cycle latency will incur for operands that crosses boundaries; for example, if an <a href="/w/index.php?title=operand&amp;action=edit&amp;redlink=1" class="new" title="operand (page does not exist)">operand</a> of an integer arithmetic µOP depends on the result of a floating point µOP operation. This applies both ways. This is a similar to the inter-<a href="/w/index.php?title=Common_Data_Bus&amp;action=edit&amp;redlink=1" class="new" title="Common Data Bus (page does not exist)">Common Data Bus</a> exchanges in Intel&#39;s designs (e.g., <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>) which incur a delay of 1 to 2 cycles when dependent operands cross domains.
</p>
<h5><span class="mw-headline" id="Move_elimination">Move elimination</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=35" title="Edit section: Move elimination">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Move elimination is possible in both Integer and FP domains; register moves are done internally by modifying the register mapping rather than through an execution of a µOP. No execution unit resources is used in the process and such µOP result in zero latency. In WikiChip&#39;s tests, almost all move eliminations succeed; including chained moves. An elimination will never occur for moves involving the register itself. This applies to both 32-bit and 64-bit integer registers as well as all 128-bit and 256-bit vector registers but not half registers (e.g. 16/8 bit registers). 
</p>
<h5><span class="mw-headline" id="Integer">Integer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=36" title="Edit section: Integer">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The Integer Execute can receive up to 6 µOPs/cycle from Dispatch where it is mapped from <a href="/w/index.php?title=logical_registers&amp;action=edit&amp;redlink=1" class="new" title="logical registers (page does not exist)">logical registers</a> to <a href="/w/index.php?title=physical_registers&amp;action=edit&amp;redlink=1" class="new" title="physical registers (page does not exist)">physical registers</a>. Zen has a 168-entry physical 64-bit integer <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a>, an identical size to that of <a href="/wiki/intel/microarchitectures/broadwell" class="mw-redirect" title="intel/microarchitectures/broadwell">Broadwell</a>. Instead of a large scheduler, Zen has 6 distributed scheduling queues, each 14 entries deep (4x<a href="/wiki/ALU" class="mw-redirect" title="ALU">ALU</a>, 2x<a href="/w/index.php?title=AGU&amp;action=edit&amp;redlink=1" class="new" title="AGU (page does not exist)">AGU</a>). Zen includes a number of enhancements such as differential checkpoints tracking branch instructions and eliminating redundant values as well as <a href="/w/index.php?title=move_eliminations&amp;action=edit&amp;redlink=1" class="new" title="move eliminations (page does not exist)">move eliminations</a>. Note that register moves are done internally by modifying the register mapping rather than through an execution of a µOP. While AMD stated that the ALUs are largely symmetric except for a number of exceptions, it&#39;s still unknown which operations are reserved to which units.
</p><p>Generally, the four ALUs will execute four integer instructions per cycle. Simple operations can be done by any of the ALUs whereas the more expensive multiplication and division ones can only be done by their respective ALUs (there is one of each). Additionally, two of Zen&#39;s <a href="/wiki/ALU" class="mw-redirect" title="ALU">ALUs</a> are capable of performing a branch, therefore Zen can peak at 2 branches per cycle. This only occurs if they are not taken. The two branches can simultaneously execute two branch instructions from the same thread or from two separate threads. If the branch is taken, Zen is restricted to only 1 branch per cycle. This is a similar restriction which is found in Intel&#39;s architectures such as <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a>. In <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a>, port 0 can only execute predicted &#34;not-taken&#34; branches whereas port 6 can perform both &#34;taken&#34; and &#34;not taken&#34;. AMD&#39;s reason for adding a second branch is driven by an entirely different reason compared to Haswell which had done the same. The second branch unit in <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a> was added largely in an effort to mitigate port contention. Prior to that change, code involving tight loops that performed SSE operations ended up fighting over the same port as both the SSE operation and the actual branch ended up being scheduled on the same port. Zen doesn&#39;t actually have this issue. The addition of a second branch unit in their case serves to purely boost the performance of branch-heavy code.
</p><p>The 2 <a href="/w/index.php?title=AGU&amp;action=edit&amp;redlink=1" class="new" title="AGU (page does not exist)">AGUs</a> can be used in conjunction with the ALUs. µOPs involving a memory operands will make use of both at the same time and will not be (i.e., the operations don&#39;t get split up). Zen is capable of a read+write or read+read operations in one cycle (See <a href="#Memory_Subsystem">§ Memory Subsystem</a>).
</p>
<h5><span class="mw-headline" id="Floating_Point">Floating Point</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=37" title="Edit section: Floating Point">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The Floating Point side can receive up to 4 µOPs/cycle from Dispatch where it is mapped from <a href="/w/index.php?title=logical_registers&amp;action=edit&amp;redlink=1" class="new" title="logical registers (page does not exist)">logical registers</a> to <a href="/w/index.php?title=physical_registers&amp;action=edit&amp;redlink=1" class="new" title="physical registers (page does not exist)">physical registers</a>. Zen has a 160-entry physical 128-bit floating point <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a>, just 8 entries shy of the size used in <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>/<a href="/wiki/intel/microarchitectures/kaby_lake" title="intel/microarchitectures/kaby lake">Kaby Lake</a> architectures. The register file can perform direct transfers to the Integer register files as needed.
</p>
<div class="floatleft"><a href="/wiki/File:amd_zen_hc28_fp.png" class="image"><img alt="amd zen hc28 fp.png" src="/w/images/thumb/6/6f/amd_zen_hc28_fp.png/350px-amd_zen_hc28_fp.png" width="350" height="233" srcset="/w/images/thumb/6/6f/amd_zen_hc28_fp.png/525px-amd_zen_hc28_fp.png 1.5x, /w/images/thumb/6/6f/amd_zen_hc28_fp.png/700px-amd_zen_hc28_fp.png 2x"/></a></div>
<p>Before ops go to the scheduling queue, they go through the Non-Scheduling Queue (NSQ) first which is essentially a wait buffer. Because FP instructions typically have higher latency, they can create a back-up at Dispatch. The non-scheduling queue attempts to reduce this by queuing more FP instructions which lets Dispatch continue on as much as possible on the Integer side. Additionally, the NSQ can go ahead and start working on the memory components of the FP instructions so that they can be ready once they go through the Scheduling Queue. From the schedulers, the instructions are sent to be executed. The FP scheduler has four pipes (1 more than that of <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a>) with execution units that operate on 128-bit floating point.
</p><p>The FP deals with all vector operations. The simple integer vector operations (e.g. shift, add) can all be done in one cycle, half the latency of AMD&#39;s previous architecture. Basic <a href="/w/index.php?title=floating_point&amp;action=edit&amp;redlink=1" class="new" title="floating point (page does not exist)">floating point</a> math has a latency of three cycles including <a href="/w/index.php?title=multiplication&amp;action=edit&amp;redlink=1" class="new" title="multiplication (page does not exist)">multiplication</a> (one additional cycle for double precision). <a href="/w/index.php?title=Fused_multiply-add&amp;action=edit&amp;redlink=1" class="new" title="Fused multiply-add (page does not exist)">Fused multiply-add</a> are five cycles.
</p><p>The FP has a single pipe for 128-bit load operations. In fact, the entire FP side is optimized for 128-bit operations. Zen supports all the latest instructions such as SSE and <a href="/w/index.php?title=x86/avx1&amp;action=edit&amp;redlink=1" class="new" title="x86/avx1 (page does not exist)">AVX1</a>/<a href="/w/index.php?title=x86/avx2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx2 (page does not exist)">2</a>. The way 256-bit AVX was designed was so that they can be carried out as two independent 128-bit operations. Zen takes advantage of that by operating on those instructions as two operations; i.e., Zen splits up 256-bit operations into two µOPs so they are effectively half the throughput of their 128-bit operations counterparts. Likewise, stores are also done on 128-bit chunks, making 256-bit loads have an effective throughput of one store every two cycles. The pipes are fairly well balanced, therefore most operations will have at least two pipes to be scheduled on retaining the throughput of at least one such instruction each cycle. As implies, 256-bit operations will use up twice the resources to complete (i.e., 2x register, scheduler, and ports). This is a compromise <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> has taken which helps conserve die space and power. By contrast, <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s competing design, <a href="/wiki/intel/skylake" class="mw-redirect" title="intel/skylake">Skylake</a>, does have dedicated 256-bit circuitry. It&#39;s also worth noting that Intel&#39;s contemporary <a href="/wiki/intel/cores/skylake_sp" title="intel/cores/skylake sp">server class models</a> have extended this further to incorporate dedicated 512-bit circuitry supporting <a href="/wiki/x86/avx-512" title="x86/avx-512">AVX-512</a> with the highest performance models <a href="/wiki/intel/microarchitectures/skylake_(server)#Execution_engine" title="intel/microarchitectures/skylake (server)">having a whole second</a> dedicated AVX-512 unit.
</p><p>Additionally Zen also supports <a href="/w/index.php?title=x86/sha&amp;action=edit&amp;redlink=1" class="new" title="x86/sha (page does not exist)">SHA</a> and <a href="/w/index.php?title=x86/aes&amp;action=edit&amp;redlink=1" class="new" title="x86/aes (page does not exist)">AES</a> with 2 AES units implemented in an attempt to improve encryption performance. Those units can be found on pipes 0 and 1 of the floating point scheduler.
</p>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Memory_Subsystem">Memory Subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=38" title="Edit section: Memory Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:amd_zen_hc28_memory.png" class="image"><img alt="amd zen hc28 memory.png" src="/w/images/thumb/3/33/amd_zen_hc28_memory.png/300px-amd_zen_hc28_memory.png" width="300" height="255" srcset="/w/images/thumb/3/33/amd_zen_hc28_memory.png/450px-amd_zen_hc28_memory.png 1.5x, /w/images/thumb/3/33/amd_zen_hc28_memory.png/600px-amd_zen_hc28_memory.png 2x"/></a></div>
<p>Loads and Stores are conducted via the two AGUs which can operate simultaneously. Zen has a 44-entry Load Queue and a 44-entry Store Queue. Taking the two 14-entry deep AGU schedulers into account, the processor can keep up to 72 out-of-order loads in flight (same as Intel&#39;s <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a>). Zen employs a split TLB-data pipe design which allows TLB tag access to take place while the data cache is being fed in order to determine if the data is available and send their address to the L2 to start prefetching early on. Zen is capable of up to two loads per cycle (2x16B each) and up to one store per cycle (1x16B). The L1 TLB is 64-entry for all page sizes and the L2 TLB is a 1536-entry with no 1 GiB pages.
</p><p>Zen incorporates a 64 KiB 4-way set associative L1 instruction cache and a 32 KiB 8-way set associative L1 data cache. Both the instruction cache and the data cache can fetch from the L2 cache at 32 Bytes per cycle. The L2 cache is a 512 KiB 8-way set associative unified cache, inclusive, and private to the core. The L2 cache can fetch and write 32B/cycle into the 8MB L3 cache (32B in either direction each cycle, i.e. bidirectional bus).
</p>
<h2><span class="mw-headline" id="Infinity_Fabric">Infinity Fabric</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=39" title="Edit section: Infinity Fabric">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd><i>Main article: <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">AMD&#39;s Infinity Fabric</a></i></dd></dl>
<p>The <b>Infinity Fabric</b> (<b>IF</b>) is a system of transmissions and controls that underpin the entire Zen microarchitecture, any graphics microarchitecture (e.g <a href="/w/index.php?title=amd/vega&amp;action=edit&amp;redlink=1" class="new" title="amd/vega (page does not exist)">Vega</a>), and any other additional accelerators they might add in the future. Consisting of two separate fabrics, one for control signals and a second for data transmission, the infinity fabric is the primary means by which data flows from one core to the other, across CCXs, chips, to any graphics unit, and from any I/O (e.g. USB).
</p>
<h2><span class="mw-headline" id="Clock_domains">Clock domains</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=40" title="Edit section: Clock domains">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Zen is divided into a number of <a href="/wiki/clock_domains" class="mw-redirect" title="clock domains">clock domains</a>, each operating at a certain frequency:
</p>
<ul><li> <b>UClk</b> - UMC Clock - The frequency at which the Unified Memory Controller&#39;s (UMC) operates at. This frequency is identical to MemClk.</li>
<li> <b>LClk</b> - Link Clock - The clock at which the I/O Hub Controller communicates with the chip.</li>
<li> <b>FClk</b> - Fabric Clock - The clock at which the data fabric operates at. This frequency is identical to MemClk.</li>
<li> <b>MemClk</b> - Memory Clock - Internal and external memory clock.</li>
<li> <b>CClk</b> - Core Clock - The frequency at which the CPU core and the caches operate at (i.e. advertised frequency).</li></ul>
<p>For example, a stock <a href="/wiki/amd/ryzen_7_1700" class="mw-redirect" title="amd/ryzen 7 1700">Ryzen 7 1700</a> with 2400 MT/s DRAM will have a CClk = 3000 MHz, MemClk = FClk = UClk = 1200 MHz.
</p><p><br/>
<a href="/wiki/File:zen_soc_clock_domain.svg" class="image"><img alt="zen soc clock domain.svg" src="/w/images/thumb/6/62/zen_soc_clock_domain.svg/650px-zen_soc_clock_domain.svg.png" width="650" height="399" srcset="/w/images/thumb/6/62/zen_soc_clock_domain.svg/975px-zen_soc_clock_domain.svg.png 1.5x, /w/images/thumb/6/62/zen_soc_clock_domain.svg/1300px-zen_soc_clock_domain.svg.png 2x"/></a>
</p>
<h2><span class="mw-headline" id="Security">Security</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=41" title="Edit section: Security">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:amd_sme.png" class="image"><img alt="amd sme.png" src="/w/images/thumb/b/b6/amd_sme.png/200px-amd_sme.png" width="200" height="179" srcset="/w/images/thumb/b/b6/amd_sme.png/300px-amd_sme.png 1.5x, /w/images/thumb/b/b6/amd_sme.png/400px-amd_sme.png 2x"/></a></div>
<p>AMD incorporated a number of new security technologies into their server-class Zen processors (e.g., <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a>). The various security features are offered via a new dedicated security subsystem which integrates an <a href="/wiki/arm_holdings/microarchitectures/cortex-a5" title="arm holdings/microarchitectures/cortex-a5">Cortex-A5</a> core. The dedicated secure processor runs a secured kernel with the firmware which sits externally (e.g., on an SPI ROM). The secure processor is responsible for the cryptographic functionalities for the secure key generation and management as well as hardware-validated boots.
</p>
<table class="wikitable">
<tbody><tr><td></td><th>SME</th><th>SEV</th></tr>
<tr><th>Protection Per</th><td>Whole Machine</td><td>Individual VMs</td></tr>
<tr><th>Type of Protection</th><td>Physical Memory Attack</td><td>Physical Memory Attack<br/>Vulnerable VM</td></tr>
<tr><th>Encryption Per</th><td>Native page table</td><td>Guest page table</td></tr>
<tr><th>Key Management</th><td>Key/Machine</td><td>Key/VM</td></tr>
<tr><th>Requires Driver</th><td>No</td><td>Yes</td></tr>
</tbody></table>
<p><br/>
</p>
<h3><span class="mw-headline" id="Secure_Memory_Encryption_.28SME.29">Secure Memory Encryption (SME)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=42" title="Edit section: Secure Memory Encryption (SME)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/x86/secure_memory_encryption" class="mw-redirect" title="x86/secure memory encryption">Secure Memory Encryption</a></i></dd></dl>
<p><b>Secure Memory Encryption</b> (<b>SME</b>) is a new feature which offers full hardware memory encryption against physical memory attacks. A single key is used for the encryption. An <a href="/w/index.php?title=AES-128&amp;action=edit&amp;redlink=1" class="new" title="AES-128 (page does not exist)">AES-128</a> Encryption engine sits on the <a href="/w/index.php?title=integrated_memory_controller&amp;action=edit&amp;redlink=1" class="new" title="integrated memory controller (page does not exist)">integrated memory controller</a> thereby offering real-time per page table entry encryption - this works across execution cores, network, storage, graphics, and any other I/O access that goes through the DMA. SME incurs additional latency tax only for encrypted pages.
</p><p>AMD also supports <b>Transparent SME</b> (<b>TSME</b>) on their workstation-class PRO (Performance, Reliability, Opportunity) processors in addition to the server models. TSME is subset of SME limited to base encryption without OS/HV involvement, allowing for legacy OS/HV software support. In this mode, all memory is encrypted regardless of the value of the C-bit on any particular page. When this mode is enabled, SME and SEV are not available.
</p>
<h3><span class="mw-headline" id="Secure_Encrypted_Virtualization_.28SEV.29">Secure Encrypted Virtualization (SEV)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=43" title="Edit section: Secure Encrypted Virtualization (SEV)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>Main article: <a href="/wiki/x86/secure_encrypted_virtualization" class="mw-redirect" title="x86/secure encrypted virtualization">Secure Encrypted Virtualization</a></i></dd></dl>
<div class="floatright"><a href="/wiki/File:amd_sev.png" class="image"><img alt="amd sev.png" src="/w/images/thumb/b/b2/amd_sev.png/150px-amd_sev.png" width="150" height="226" srcset="/w/images/thumb/b/b2/amd_sev.png/225px-amd_sev.png 1.5x, /w/images/thumb/b/b2/amd_sev.png/300px-amd_sev.png 2x"/></a></div>
<p><b>Secure Encrypted Virtualization</b> (<b>SEV</b>) is a more specialized version of SME whereby individual keys can be used per hypervisor and per VM, a cluster of VMs, or a container. This allows the hypervisor memory to be encrypted and cryptographically isolated from the guest machines. Additionally SEV can work alongside unencrypted VMs from the same hypervisor. All this functionality is integrated and works with existing AMD-V technology.
</p><p><br/>
</p>
<dl><dd> <a href="/wiki/File:amd_sev_architecture.png" class="image"><img alt="amd sev architecture.png" src="/w/images/thumb/5/5e/amd_sev_architecture.png/700px-amd_sev_architecture.png" width="700" height="365" srcset="/w/images/thumb/5/5e/amd_sev_architecture.png/1050px-amd_sev_architecture.png 1.5x, /w/images/thumb/5/5e/amd_sev_architecture.png/1400px-amd_sev_architecture.png 2x"/></a></dd></dl>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Power">Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=44" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="display: inline-block; float: right;">
<p><a href="/wiki/File:zen_ccx_voltage.png" class="image"><img alt="zen ccx voltage.png" src="/w/images/thumb/b/ba/zen_ccx_voltage.png/250px-zen_ccx_voltage.png" width="250" height="321" srcset="/w/images/thumb/b/ba/zen_ccx_voltage.png/375px-zen_ccx_voltage.png 1.5x, /w/images/thumb/b/ba/zen_ccx_voltage.png/500px-zen_ccx_voltage.png 2x"/></a>
</p>
<ul><li> <b>RDL</b> - Redistribution layer</li>
<li> <b>LDOs</b> - Regulate RVDD to create VDD per core</li>
<li> <b>RVDD</b> - Ungated supply</li>
<li> <b>VDD</b> - Gated core supply</li>
<li> <b>VDDM</b> - <a href="/w/index.php?title=L2&amp;action=edit&amp;redlink=1" class="new" title="L2 (page does not exist)">L2</a>/<a href="/w/index.php?title=L3&amp;action=edit&amp;redlink=1" class="new" title="L3 (page does not exist)">L3</a> <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a> supply</li></ul>
</div>
<p>Zen presented AMD with a number of new challenges in the area of power largely due to their decision to cover the entire spectrum of systems from ultra-low power to high performance. Previously AMD handled this by designing two independent architectures (i.e., <a href="/wiki/amd/microarchitectures/excavator" title="amd/microarchitectures/excavator">Excavator</a> and <a href="/w/index.php?title=amd/microarchitectures/puma&amp;action=edit&amp;redlink=1" class="new" title="amd/microarchitectures/puma (page does not exist)">Puma</a>). In Zen, SoC voltage coming from the <a href="/wiki/Voltage_Regulator_Module" class="mw-redirect" title="Voltage Regulator Module">Voltage Regulator Module</a> (VRM) is fed to the RVDD, a package metal plane that distributes the highest VID request from all cores. In Zen, each core has a digital <a href="/w/index.php?title=LDO_regulator&amp;action=edit&amp;redlink=1" class="new" title="LDO regulator (page does not exist)">LDO regulator</a> (low-dropout) and a <a href="/w/index.php?title=digital_frequency_synthesizer&amp;action=edit&amp;redlink=1" class="new" title="digital frequency synthesizer (page does not exist)">digital frequency synthesizer</a> (DFS) to vary frequency and voltage across power states on individual core basis. The LDO regulates RVDD for each power domain and create an optimal VDD per core using a system of sensors they&#39;ve embedded across the entire chip; this is in addition to other properties such as countermeasures against droop. This is in contrast to some alternative solutions by <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> which attempted to integrated the voltage regulator (FIVR) on die in <a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell">Haswell</a> (and consequently removing it in <a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake">Skylake</a> due to a number of thermal restrictions it created). Zen&#39;s new voltage control is an attempt at a much finer power tuning on a per core level based on a collection of information it has on that core and overall chip.
</p>
<div style="display: block;">
<p><a href="/wiki/File:amd_zen_package_metal_plane.png" class="image"><img alt="amd zen package metal plane.png" src="/w/images/0/0a/amd_zen_package_metal_plane.png" width="350" height="341"/></a>
<a href="/wiki/File:amd_zen_per_core_voltage_distribution.png" class="image"><img alt="amd zen per core voltage distribution.png" src="/w/images/5/5b/amd_zen_per_core_voltage_distribution.png" width="350" height="349"/></a>
</p>
</div>
<p><br/>
AMD uses a Metal-Insulator-Metal Capacitor (MIMCap) layer between the two upper level metal layers for fast current injection in order to mitigate voltage droop. AMD stated that it covers roughly 45% of the core and a slightly smaller coverage of the L3. In addition to the LDO circuit integrated for each core is a low-latency power supply <a href="/w/index.php?title=droop_detector&amp;action=edit&amp;redlink=1" class="new" title="droop detector (page does not exist)">droop detector</a> that can trigger the digital LDOs to turn on more drivers to counter droops.
</p><p><br/>
</p>
<div style="text-align: center;"><a href="/wiki/File:amd_zen_mimcap.png" class="image"><img alt="amd zen mimcap.png" src="/w/images/3/30/amd_zen_mimcap.png" width="498" height="243"/></a></div>
<p>A larger number of sensors across the entire die are used to measure many of the CPU states including <a href="/w/index.php?title=frequency&amp;action=edit&amp;redlink=1" class="new" title="frequency (page does not exist)">frequency</a>, <a href="/w/index.php?title=voltage&amp;action=edit&amp;redlink=1" class="new" title="voltage (page does not exist)">voltage</a>, <a href="/wiki/power" title="power">power</a>, and <a href="/w/index.php?title=temperature&amp;action=edit&amp;redlink=1" class="new" title="temperature (page does not exist)">temperature</a>. The data is in turn used for workload characterization, <a href="/w/index.php?title=adaptive_voltage&amp;action=edit&amp;redlink=1" class="new" title="adaptive voltage (page does not exist)">adaptive voltage</a>, frequency tuning, and <a href="/w/index.php?title=dynamic_clocking&amp;action=edit&amp;redlink=1" class="new" title="dynamic clocking (page does not exist)">dynamic clocking</a>. <a href="/w/index.php?title=Adaptive_voltage_and_frequency_scaling&amp;action=edit&amp;redlink=1" class="new" title="Adaptive voltage and frequency scaling (page does not exist)">Adaptive voltage and frequency scaling</a> (AVFS), an on-die closed-loop system that adjusts the voltage in real time following real-time measurements based on sensory data collected. This is part of AMD&#39;s &#34;Precision Boost&#34; technology offering high granularity of 25 MHz clock increments.
</p><p>Zen implements over 1300 sensors to monitor the state of the die over all <a href="/w/index.php?title=critical_paths&amp;action=edit&amp;redlink=1" class="new" title="critical paths (page does not exist)">critical paths</a> including the CCX and external components such as the memory fabric. Additionally the CCX also incorporates 48 high-speed power supply monitors, 20 <a href="/w/index.php?title=thermal_diodes&amp;action=edit&amp;redlink=1" class="new" title="thermal diodes (page does not exist)">thermal diodes</a>, and 9 high-speed droop detectors.
</p>
<div style="text-align: center;"><a href="/wiki/File:zen_pure_power_sensory.png" class="image"><img alt="zen pure power sensory.png" src="/w/images/thumb/c/c9/zen_pure_power_sensory.png/600px-zen_pure_power_sensory.png" width="600" height="265" srcset="/w/images/thumb/c/c9/zen_pure_power_sensory.png/900px-zen_pure_power_sensory.png 1.5x, /w/images/thumb/c/c9/zen_pure_power_sensory.png/1200px-zen_pure_power_sensory.png 2x"/></a></div>
<h3><span class="mw-headline" id="System_Management_Unit">System Management Unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=45" title="Edit section: System Management Unit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=46" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>AMD introduced a series of new features in their new Zen microarchitecture:
</p>
<h3><span class="mw-headline" id="Simultaneous_MultiThreading_.28SMT.29">Simultaneous MultiThreading (SMT)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=47" title="Edit section: Simultaneous MultiThreading (SMT)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Perhaps the single biggest enhancement to Zen is the addition of full-fledged <a href="/w/index.php?title=simultaneous_multithreading&amp;action=edit&amp;redlink=1" class="new" title="simultaneous multithreading (page does not exist)">simultaneous multithreading</a> (SMT) support (a technology similar to <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">Hyper-Threading</a> found in Intel processors). This is a departure from AMD&#39;s previous lightweight (and largely ineffective and to some degree misleading) <a href="/w/index.php?title=amd/clustered_multithreading&amp;action=edit&amp;redlink=1" class="new" title="amd/clustered multithreading (page does not exist)">Clustered Multithreading</a> (CMT). Zen is a properly simultaneous multi-threaded machine capable of handling two threads of execution throughout the entire machine. Below is a breakdown of how the various core components work under SMT:
</p>
<div class="floatleft"><a href="/wiki/File:amd_zen_hc28_smt.png" class="image"><img alt="amd zen hc28 smt.png" src="/w/images/thumb/d/da/amd_zen_hc28_smt.png/400px-amd_zen_hc28_smt.png" width="400" height="400" srcset="/w/images/thumb/d/da/amd_zen_hc28_smt.png/600px-amd_zen_hc28_smt.png 1.5x, /w/images/thumb/d/da/amd_zen_hc28_smt.png/800px-amd_zen_hc28_smt.png 2x"/></a></div>
<ul><li> <span style="background-color: #ef6e71;">        </span> - Competitively shared structures</li>
<li> <span style="background-color: #62d7de;">        </span> - Competitively shared and SMT tagged</li>
<li> <span style="background-color: #6f8ee7;">        </span> - Competitively shared with Algorithmic Priority</li>
<li> <span style="background-color: #c1e169;">        </span> - Statically Partitioned</li></ul>
<p>The basics behind SMT are always the same: high utilization of resources through multiple <a href="/w/index.php?title=threads&amp;action=edit&amp;redlink=1" class="new" title="threads (page does not exist)">threads</a> of execution. When a single thread is running all structures become fully available to that thread as needed. With the introduction of SMT and a second thread, Zen attempts to share as much of the resources as possible in an attempt to balance out the throughput and deliver the appropriate structures to each thread as the software requires. The various structures can dynamically shift their resources depending on the kind of workload being executed. Structures that are competitively shared by the two threads (shaded in red in the diagram) include the execution units, <a href="/w/index.php?title=schedulers&amp;action=edit&amp;redlink=1" class="new" title="schedulers (page does not exist)">schedulers</a>, <a href="/w/index.php?title=register_file&amp;action=edit&amp;redlink=1" class="new" title="register file (page does not exist)">register file</a>, the decode, and cache (including the µOP cache). The load queue, <a href="/w/index.php?title=ITLB&amp;action=edit&amp;redlink=1" class="new" title="ITLB (page does not exist)">ITLB</a>, and <a href="/w/index.php?title=DTLB&amp;action=edit&amp;redlink=1" class="new" title="DTLB (page does not exist)">DTLB</a> (shaded in dark cyan) are also competitively shared but require SMT tagging - resources (i.e. entries capacity) are shared between the threads but actual entry values (e.g. addresses) can only be accessed by the owning thread.
</p><p>The <a href="/w/index.php?title=branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="branch predictor (page does not exist)">branch predictor</a> and the two register renaming/allocation units (shaded in blue) are competitively shared with algorithmic priority. Zen provides additional logic to give a certain thread temporary priority in resource allocation over the other thread. One such occasion is when the BP encounters a flush on one of the threads. Temporary priority is given to that thread in order to help it fetch much instructions as it could so it can get going again. Additionally, similar logic can be found at dispatch to ensure good throughput by both threads and high utilization of the execution units.
</p><p>The µOP Queue, Retire Queue, and Store Queue (shaded in green on the diagram) are statically partitioned, i.e. those units have duplicate logic to handle each thread independently. Those were duplicated instead of shared simply due to the high complexity involved in doing so.
</p>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="SenseMI_Technology">SenseMI Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=48" title="Edit section: SenseMI Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><b>SenseMI Technology</b> (pronounced <i>Sense-Em-Eye</i>) is an umbrella term for a number of features AMD added to Zen microprocessors designed to increase performance through various self-tuning using a network of sensors:
</p>
<div class="floatleft"><a href="/wiki/File:10682-icon-neural-net-prediction-140x140.png" class="image"><img alt="10682-icon-neural-net-prediction-140x140.png" src="/w/images/thumb/1/18/10682-icon-neural-net-prediction-140x140.png/50px-10682-icon-neural-net-prediction-140x140.png" width="50" height="50" srcset="/w/images/thumb/1/18/10682-icon-neural-net-prediction-140x140.png/75px-10682-icon-neural-net-prediction-140x140.png 1.5x, /w/images/thumb/1/18/10682-icon-neural-net-prediction-140x140.png/100px-10682-icon-neural-net-prediction-140x140.png 2x"/></a></div>
<p><b>Neural Net Prediction</b> - This appears to be largely marketing term for Zen&#39;s much beefier and more finely tuned <a href="/w/index.php?title=branch_prediction&amp;action=edit&amp;redlink=1" class="new" title="branch prediction (page does not exist)">branch prediction</a> unit. Zen uses a <a href="/w/index.php?title=perceptron_branch_predictor&amp;action=edit&amp;redlink=1" class="new" title="perceptron branch predictor (page does not exist)">hashed perceptron system</a> to intelligently anticipate future code flows, allowing warming up of cold blocks in order to avoid possible waits. Most of that functionality is already found on every modern high-end microprocessor (including AMD&#39;s own previous microarchitectures). Because AMD has not disclosed any more specific information about BP, it can only be speculated that no new groundbreaking logic was introduced in Zen.
</p>
<div style="clear:both;"></div>
<div class="floatleft"><a href="/wiki/File:10682-icon-smart-prefetch-140x140.png" class="image"><img alt="10682-icon-smart-prefetch-140x140.png" src="/w/images/thumb/1/11/10682-icon-smart-prefetch-140x140.png/50px-10682-icon-smart-prefetch-140x140.png" width="50" height="50" srcset="/w/images/thumb/1/11/10682-icon-smart-prefetch-140x140.png/75px-10682-icon-smart-prefetch-140x140.png 1.5x, /w/images/thumb/1/11/10682-icon-smart-prefetch-140x140.png/100px-10682-icon-smart-prefetch-140x140.png 2x"/></a></div>
<p><b>Smart Prefetch</b> - As with the Prediction Unit, this too appears to be a marketing term for the number of changes AMD introduced in the fetch stage where the the branch predictor can get a hit on the next µOP and retrieve it via the µOPs cache directly to the µOPs Queue, eliminating the costly decode pipeline stages. Additionally Zen can detect various data patterns in the program&#39;s execution and predict future data requests allowing for prefetching ahead of time reducing latency.
</p>
<div style="clear:both;"></div>
<div class="floatleft"><a href="/wiki/File:10682-icon-pure-power-140x140.png" class="image"><img alt="10682-icon-pure-power-140x140.png" src="/w/images/thumb/5/5f/10682-icon-pure-power-140x140.png/50px-10682-icon-pure-power-140x140.png" width="50" height="50" srcset="/w/images/thumb/5/5f/10682-icon-pure-power-140x140.png/75px-10682-icon-pure-power-140x140.png 1.5x, /w/images/thumb/5/5f/10682-icon-pure-power-140x140.png/100px-10682-icon-pure-power-140x140.png 2x"/></a></div>
<div class="floatright"><a href="/wiki/File:zen_pure_power_loop.png" class="image"><img alt="zen pure power loop.png" src="/w/images/thumb/2/2e/zen_pure_power_loop.png/300px-zen_pure_power_loop.png" width="300" height="110" srcset="/w/images/thumb/2/2e/zen_pure_power_loop.png/450px-zen_pure_power_loop.png 1.5x, /w/images/2/2e/zen_pure_power_loop.png 2x"/></a></div> 
<p><b>Pure Power</b> - A feature in Zen that allows for <a href="/w/index.php?title=dynamic_voltage_and_frequency_scaling&amp;action=edit&amp;redlink=1" class="new" title="dynamic voltage and frequency scaling (page does not exist)">dynamic voltage and frequency scaling</a> (DVFS), similar to AMD&#39;s <a href="/w/index.php?title=amd/powertune&amp;action=edit&amp;redlink=1" class="new" title="amd/powertune (page does not exist)">PowerTune</a> technology or <a href="/w/index.php?title=amd/cool%27n%27quiet&amp;action=edit&amp;redlink=1" class="new" title="amd/cool&#39;n&#39;quiet (page does not exist)">Cool&#39;n&#39;Quiet</a>, along with a number of other enhancements that extends beyond the core to the Infinity Fabric (AMD&#39;s new proprietary interconnect). Pure Power monitors the state of the processor (e.g., workload), which in terms allows it to downclock when not under load in order to save power. Zen incorporates a network of sensors across the entire chip to help aid Pure Power in its monitoring.
</p>
<div style="clear:both;"></div>
<div class="floatleft"><a href="/wiki/File:10682-icon-precision-boost-140x140.png" class="image"><img alt="10682-icon-precision-boost-140x140.png" src="/w/images/thumb/3/30/10682-icon-precision-boost-140x140.png/50px-10682-icon-precision-boost-140x140.png" width="50" height="50" srcset="/w/images/thumb/3/30/10682-icon-precision-boost-140x140.png/75px-10682-icon-precision-boost-140x140.png 1.5x, /w/images/thumb/3/30/10682-icon-precision-boost-140x140.png/100px-10682-icon-precision-boost-140x140.png 2x"/></a></div>
<p><b><a href="/w/index.php?title=amd/precision_boost&amp;action=edit&amp;redlink=1" class="new" title="amd/precision boost (page does not exist)">Precision Boost</a></b> - A feature that provides the ability to adjust the frequency of the processor on-the-fly given sufficient headroom (e.g. thermal limits based on the sensory data collected by a network of sensors across the chip), i.e. &#34;Turbo Frequency&#34;. Precision Boost adjusts in 25 MHz increments. With Zen-based APUs, AMD introduced <b><a href="/w/index.php?title=amd/precision_boost_2&amp;action=edit&amp;redlink=1" class="new" title="amd/precision boost 2 (page does not exist)">Precision Boost 2</a></b> - an enhancement of the original PB feature that uses a new algorithm that controls the boost frequency on a per-thread basis depending on the headroom.
</p>
<div style="clear:both;"></div>
<div class="floatright"><a href="/wiki/File:amd_zen_xfr.jpg" class="image"><img alt="amd zen xfr.jpg" src="/w/images/thumb/e/e6/amd_zen_xfr.jpg/300px-amd_zen_xfr.jpg" width="300" height="157" srcset="/w/images/thumb/e/e6/amd_zen_xfr.jpg/450px-amd_zen_xfr.jpg 1.5x, /w/images/thumb/e/e6/amd_zen_xfr.jpg/600px-amd_zen_xfr.jpg 2x"/></a></div>
<div class="floatleft"><a href="/wiki/File:10682-icon-frequency-range-140x140.png" class="image"><img alt="10682-icon-frequency-range-140x140.png" src="/w/images/thumb/b/b6/10682-icon-frequency-range-140x140.png/50px-10682-icon-frequency-range-140x140.png" width="50" height="50" srcset="/w/images/thumb/b/b6/10682-icon-frequency-range-140x140.png/75px-10682-icon-frequency-range-140x140.png 1.5x, /w/images/thumb/b/b6/10682-icon-frequency-range-140x140.png/100px-10682-icon-frequency-range-140x140.png 2x"/></a></div>
<p><b><a href="/wiki/amd/xfr" title="amd/xfr">Extended Frequency Range</a></b> (<b>XFR</b>) - This is a fully automated solution that attempts to allow higher upper limit on the maximum frequency based on the cooling technique used (e.g. air, water, LN2). Whenever the chip senses that it&#39;s suitable enough for a given frequency, it will attempt to increase that limit further. XFR is partially enabled on all models, providing an extra +50 MHz frequency boost whenever possible. For &#39;X&#39; models, full XFR is enabled providing twice the headroom of up to +100 MHz. With Zen-based APUs, AMD introduced <b><a href="/w/index.php?title=amd/mobile_xfr&amp;action=edit&amp;redlink=1" class="new" title="amd/mobile xfr (page does not exist)">Mobile XFR</a></b> (mXFR) which offers mobile devices with premium cooling a sustainable higher boost frequency for a longer period of time.
</p>
<div style="clear:both;"></div>
<p>The AMD presentation slide on the right depicts a normal use case for the <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a> <a href="/wiki/amd/ryzen_7/1800x" title="amd/ryzen 7/1800x">1800X</a>. When under normal workload, the processor will operate at around its base frequency of 3.6 GHz. When experiencing heavier workload, Precision Boost will kick in increment it as necessary up to its maximum frequency of 4 GHz. With adequate cooling, <a href="/wiki/amd/xfr" title="amd/xfr">XFR</a> will bump it up an additional 100 MHz. This boost is sustainable for the first two active cores, at which point the boost frequency will drop to the &#34;all core&#34; frequency. When light workload get experienced, the processor will reduce its frequency. As Pure Power senses the workload and CPU state, it can also drastically downclock the CPU when appropriate (such as in the graph during mostly idle scenarios).
</p>
<div style="text-align: center;"><a href="/wiki/File:ryzen-xfr-1800x_example.jpg" class="image"><img alt="ryzen-xfr-1800x example.jpg" src="/w/images/thumb/2/21/ryzen-xfr-1800x_example.jpg/700px-ryzen-xfr-1800x_example.jpg" width="700" height="391" srcset="/w/images/thumb/2/21/ryzen-xfr-1800x_example.jpg/1050px-ryzen-xfr-1800x_example.jpg 1.5x, /w/images/thumb/2/21/ryzen-xfr-1800x_example.jpg/1400px-ryzen-xfr-1800x_example.jpg 2x"/></a></div>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Scalability">Scalability</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=49" title="Edit section: Scalability">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="CPU_Complex_.28CCX.29">CPU Complex (CCX)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=50" title="Edit section: CPU Complex (CCX)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="floatright"><a href="/wiki/File:naples_without_heatspread.jpg" class="image"><img alt="naples without heatspread.jpg" src="/w/images/thumb/c/c5/naples_without_heatspread.jpg/200px-naples_without_heatspread.jpg" width="200" height="234" srcset="/w/images/thumb/c/c5/naples_without_heatspread.jpg/300px-naples_without_heatspread.jpg 1.5x, /w/images/thumb/c/c5/naples_without_heatspread.jpg/400px-naples_without_heatspread.jpg 2x"/></a></div>
<p>AMD organized Zen in groups of cores called a <b>CPU Complex</b> (<b>CCX</b>). Each CCX consists of four cores connected to an L3 cache. The L3 cache is an 8 MiB 16-way set associative <a href="/w/index.php?title=victim_cache&amp;action=edit&amp;redlink=1" class="new" title="victim cache (page does not exist)">victim cache</a> and is mostly <a href="/w/index.php?title=exclusive_cache&amp;action=edit&amp;redlink=1" class="new" title="exclusive cache (page does not exist)">exclusive</a> of the L2. The L3 cache is made of four slices (providing 2 MiB L3 slice/core) organized by low-order address interleaved. Every core can access every L3 cache slice with the same average latency. When a certain core starts working on a chunk of memory it will fill up the L2 and as it continue to execute and fetch new data any spillover will find its way in the L3. 
</p><p>Depending on the exact processor processor model, there may be one or more CCXs joined together. For example, all mainstream <a href="/wiki/amd/ryzen_3" title="amd/ryzen 3">Ryzen 3</a>/<a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">5</a>/<a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">7</a> models have two CCXs with up to 8 cores (and an equal amount of cores disabled on each CCX as the chips are down-binned to 4/6 cores). It&#39;s important to note that the L3 in Zen is not a true last level cache (LLC) as the 16 MiB L3$ will consist of two separate 8 MiB and not one unified L3. The separate CPU complexes can communicate with each other via the <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">Infinity Fabric</a> which connects the CCXs along with the memory controller and I/O. While the CCXs operate at core frequency (<a href="#Clock_domains">CClk</a>), the fabric itself operates at <a href="#Clock_domains">MemClk</a> (see <a href="#Clock_domains">§ Clock domains</a>). This design choice allows for the scaling up to large high-performance multi-core system (i.e., high scalability, particularly in the server segment, through high core count and large bandwidth) but it does mean that systems making use of Zen processors have to treat every CPU Complex as a processor of its own - i.e., schedule tasks using <a href="/w/index.php?title=cache-coherent_non-uniform_memory_access&amp;action=edit&amp;redlink=1" class="new" title="cache-coherent non-uniform memory access (page does not exist)">cache-coherent non-uniform memory access</a> (ccNUMA-aware) scheduling. This is important to ensure that threads are not moved from one CCX to the other as doing so will likely incur unnecessary performance penalties (as cache data would need to be communicated over via the fabric from one CCX to the next which has additional overhead latency and lower bandwidth). 
</p><p>While specific worst-case scenario performance tests have shown that rapid inter-CCXs data movement incur a substantial performance penalty, real world tests have shown the penalty is rather small in practice as the operating system (e.g. Windows) knows how to do the right thing. Additionally performance can be improved with faster memory kits which in turn increases the frequency of the fabric as well (see <a href="#Clock_domains">§ Clock domains</a>). 
</p><p><br/> 
</p>
<div style="display: inline-block">
<div style="float: left; margin: 10px;"><a href="/wiki/File:zen_ccx.svg" class="image"><img alt="zen ccx.svg" src="/w/images/thumb/8/80/zen_ccx.svg/500px-zen_ccx.svg.png" width="500" height="377" srcset="/w/images/thumb/8/80/zen_ccx.svg/750px-zen_ccx.svg.png 1.5x, /w/images/thumb/8/80/zen_ccx.svg/1000px-zen_ccx.svg.png 2x"/></a></div>
<div style="float: left; margin: 10px;"><a href="/wiki/File:amd_zen_ccx.png" class="image"><img alt="amd zen ccx.png" src="/w/images/thumb/3/36/amd_zen_ccx.png/585px-amd_zen_ccx.png" width="585" height="374" srcset="/w/images/thumb/3/36/amd_zen_ccx.png/878px-amd_zen_ccx.png 1.5x, /w/images/thumb/3/36/amd_zen_ccx.png/1170px-amd_zen_ccx.png 2x"/></a></div></div>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Multiprocessors">Multiprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=51" title="Edit section: Multiprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="/wiki/amd/cores/naples" title="amd/cores/naples">Naples Core</a> and <a href="/wiki/amd/epyc" title="amd/epyc">AMD EPYC</a></i></dd></dl>
<div class="floatright"><a href="/wiki/File:amd_naples_chip.jpg" class="image"><img alt="amd naples chip.jpg" src="/w/images/thumb/9/98/amd_naples_chip.jpg/300px-amd_naples_chip.jpg" width="300" height="169" srcset="/w/images/thumb/9/98/amd_naples_chip.jpg/450px-amd_naples_chip.jpg 1.5x, /w/images/thumb/9/98/amd_naples_chip.jpg/600px-amd_naples_chip.jpg 2x"/></a></div>
<p>As part of the Zen microarchitecture, AMD also developed a series of dual-socket <a href="/wiki/multiprocessors" class="mw-redirect" title="multiprocessors">multiprocessors</a>. The new server processors are branded under a new family called <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> which effectively succeeds the older <a href="/wiki/amd/opteron" title="amd/opteron">Opteron</a> family. All EPYC processors consist of four Zeppelin dies stitched together. Since each Zeppelins is a complete <a href="/w/index.php?title=system_on_chip&amp;action=edit&amp;redlink=1" class="new" title="system on chip (page does not exist)">system on chip</a> with the <a href="/w/index.php?title=northbridge&amp;action=edit&amp;redlink=1" class="new" title="northbridge (page does not exist)">northbridge</a> and <a href="/w/index.php?title=southbridge&amp;action=edit&amp;redlink=1" class="new" title="southbridge (page does not exist)">southbridge</a> integrated on-die, the combination of four of them allows AMD to offer a sufficient amount of I/O signals that a chipset can be entirely eliminated. Communication between the individual dies is done via AMD&#39;s <a href="/w/index.php?title=amd/infinity_fabrics&amp;action=edit&amp;redlink=1" class="new" title="amd/infinity fabrics (page does not exist)">Infinity Fabrics</a> protocols over a set of GMI (Global Memory Interconnect).
</p><p>Each Zeppelin provides 32 Gen 3.0 <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> lanes for a total of 128 lanes. In a single-socket configuration, all 128 lanes may be used for general purpose I/O - for example 6 GPUs over x16 and x8 more lanes for additional storage. This is considerably more than any comparable contemporary <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a> model (either <a href="/wiki/intel/cores/broadwell_ep" title="intel/cores/broadwell ep">Broadwell EP</a> or <a href="/wiki/intel/cores/skylake_sp" title="intel/cores/skylake sp">Skylake SP</a>). <a href="/wiki/amd/cores/naples" title="amd/cores/naples">Naples</a>-based processors scale all the way up to <a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32 cores</a> with 64 <a href="/w/index.php?title=threads&amp;action=edit&amp;redlink=1" class="new" title="threads (page does not exist)">threads</a> (for up to 64 cores and 128 threads per complete system). The caveat is that when in 2-way MP mode, half of the lanes are lost. 64 of the 128 of the PCIe lanes get allocated for interchip communication via AMD&#39;s <a href="/w/index.php?title=amd/infinity_fabrics&amp;action=edit&amp;redlink=1" class="new" title="amd/infinity fabrics (page does not exist)">Infinity Fabrics</a> protocols with the remaining 64 lanes left for the system. 64 PCIe lanes for socket-to-socket communication provides a maximum bandiwdth of  This setup still leaves the system with 128 PCIe lanes, but it&#39;s not any more than in a single-socket configuration.
</p><p>In addition to PCIe lanes, each Zeppelin provides a memory controller supporting dual-channel <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a> DDR4 memory. With EPYC packing 4 such dies, each chip sports 4 memory controllers supporting up 16 DIMMs of 2 <a href="/wiki/TiB" class="mw-redirect" title="TiB">TiB</a> octa-channel DDR4 ECC memory.
</p>
<div style="display: block;">
<p><a href="/wiki/File:amd_naples_2_sock.jpg" class="image"><img alt="amd naples 2 sock.jpg" src="/w/images/thumb/c/c2/amd_naples_2_sock.jpg/350px-amd_naples_2_sock.jpg" width="350" height="197" srcset="/w/images/thumb/c/c2/amd_naples_2_sock.jpg/525px-amd_naples_2_sock.jpg 1.5x, /w/images/thumb/c/c2/amd_naples_2_sock.jpg/700px-amd_naples_2_sock.jpg 2x"/></a>
<a href="/wiki/File:amd_naples_server.jpg" class="image"><img alt="amd naples server.jpg" src="/w/images/thumb/8/8f/amd_naples_server.jpg/350px-amd_naples_server.jpg" width="350" height="197" srcset="/w/images/thumb/8/8f/amd_naples_server.jpg/525px-amd_naples_server.jpg 1.5x, /w/images/thumb/8/8f/amd_naples_server.jpg/700px-amd_naples_server.jpg 2x"/></a>
</p>
</div>
<p><br/>
</p>
<div class="floatright"><a href="/wiki/File:amd_naples_mcp.png" class="image"><img alt="amd naples mcp.png" src="/w/images/thumb/0/0a/amd_naples_mcp.png/250px-amd_naples_mcp.png" width="250" height="194" srcset="/w/images/0/0a/amd_naples_mcp.png 1.5x"/></a></div>
<p>In addition to the large amount of memory supported by the four Zeppelin, all EPYC offer the full 64 MiB a result of 8 MiB from each of the 8 CCXs. The way binning is done for the various EPYC models is by disabling either 1, 2, 3, or 4 cores per CCX from each of the Zeppelin dies to form either <a href="/wiki/8_cores" class="mw-redirect" title="8 cores">8</a>, <a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a>, <a href="/wiki/24_cores" class="mw-redirect" title="24 cores">24</a>, or <a href="/wiki/32_cores" class="mw-redirect" title="32 cores">32</a>.
</p>
<div style="display: block;">
<p><a href="/wiki/File:amd_epyc_interconnect.png" class="image"><img alt="amd epyc interconnect.png" src="/w/images/thumb/9/9a/amd_epyc_interconnect.png/650px-amd_epyc_interconnect.png" width="650" height="462" srcset="/w/images/thumb/9/9a/amd_epyc_interconnect.png/975px-amd_epyc_interconnect.png 1.5x, /w/images/thumb/9/9a/amd_epyc_interconnect.png/1300px-amd_epyc_interconnect.png 2x"/></a>
</p>
This image originates from a slide presented at AMD EPYC Tech Day, June 20, 2017 and shows one layer of die interconnects on the EPYC package substrate. The pink lines fanning out at the top and bottom connect to the UMCs on the respective chip. The light blue and pink lines in the center are bidirectional GMI links. The UMC connections of the top left and bottom right chip, the GMI link from the bottom left to the top right chip, and the PCIe connections are not visible in this picture. Of the four GMI interfaces on each die only the three closest to the other dies are used. It should be noted that its creator pasted Zeppelin die shots onto the image and improperly reflected the top left and bottom right chip. In reality four identical dies are used, with the top left chip mounted in the same orientation as the top right chip, and both bottom chips rotated by 180 degrees.</div>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Die-die_memory_latencies">Die-die memory latencies</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=52" title="Edit section: Die-die memory latencies">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The following is the average die-to-die latencies across two cpu sockets of 4 dies each over the <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">infinity fabric</a> on the <a href="/wiki/EPYC_7601" class="mw-redirect" title="EPYC 7601">EPYC 7601</a> (32-core, 2.2 GHz) using 16 DDR4-2666 DIMMS.
</p>
<table class="wikitable">
<tbody><tr><th colspan="9">Die-to-die Latency</th></tr>
<tr><th>Die</th><td>0</td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td></tr>
<tr><td>0</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #f81700;">245 ns</td><td style="background-color: #f81700;">245 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f84000;">235 ns</td></tr>
<tr><td>1</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #f81700;">245 ns</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f86f00;">200 ns</td></tr>
<tr><td>2</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #c6f800;">130 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f80000;">250 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f84000;">235 ns</td></tr>
<tr><td>3</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #c6f800;">130 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #f80000;">250 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f84000;">235 ns</td></tr>
<tr><td>4</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td></tr>
<tr><td>5</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #f82f00;">240 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td></tr>
<tr><td>6</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f81700;">245 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #63f800;">85 ns</td><td style="background-color: #f2f800;">140 ns</td></tr>
<tr><td>7</td><td style="background-color: #f81700;">245 ns</td><td style="background-color: #f86f00;">200 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #f84000;">235 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #daf800;">135 ns</td><td style="background-color: #f2f800;">140 ns</td><td style="background-color: #63f800;">85 ns</td></tr>
</tbody></table>
<h3><span class="mw-headline" id="Modules_.28Zeppelin.29">Modules (Zeppelin)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=53" title="Edit section: Modules (Zeppelin)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In order to reduce various development costs (e.g., <a href="/wiki/masks" class="mw-redirect" title="masks">masks</a>), AMD kept the number of die variations to a minimum. Zen is composed of individual modules (i.e., dies) called <b>Zeppelins</b> that can be interconnected in a <a href="/w/index.php?title=multi-chip_module&amp;action=edit&amp;redlink=1" class="new" title="multi-chip module (page does not exist)">multi-chip module</a> to form larger systems. The <a href="/wiki/amd/threadripper" class="mw-redirect" title="amd/threadripper">Threadripper</a> die is the same as the <a href="/wiki/amd/ryzen" class="mw-disambig" title="amd/ryzen">Ryzen</a> die. Likewise the <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a> family uses the same die. The differences between the processors is how those dies are connected together and which features are enabled and exposed.
</p>
<ul class="gallery mw-gallery-traditional">
		<li class="gallerybox" style="width: 585px"><div style="width: 585px">
			<div class="thumb" style="width: 580px;"><div style="margin:15px auto;"><a href="/wiki/File:zen-1zep.svg" class="image"><img alt="" src="/w/images/thumb/8/8d/zen-1zep.svg/515px-zen-1zep.svg.png" width="515" height="300" srcset="/w/images/thumb/8/8d/zen-1zep.svg/772px-zen-1zep.svg.png 1.5x, /w/images/thumb/8/8d/zen-1zep.svg/1029px-zen-1zep.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Single-Zeppelin Configuration, as found in <a href="/wiki/amd/ryzen_3" title="amd/ryzen 3">Ryzen 3</a>, <a href="/wiki/amd/ryzen_5" title="amd/ryzen 5">Ryzen 5</a>, and <a href="/wiki/amd/ryzen_7" title="amd/ryzen 7">Ryzen 7</a>.
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 585px"><div style="width: 585px">
			<div class="thumb" style="width: 580px;"><div style="margin:87.5px auto;"><a href="/wiki/File:zen-2zep.svg" class="image"><img alt="" src="/w/images/thumb/8/8a/zen-2zep.svg/550px-zen-2zep.svg.png" width="550" height="155" srcset="/w/images/thumb/8/8a/zen-2zep.svg/825px-zen-2zep.svg.png 1.5x, /w/images/thumb/8/8a/zen-2zep.svg/1100px-zen-2zep.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Dual-Zeppelin Configuration, as found in <a href="/wiki/amd/ryzen_threadripper" title="amd/ryzen threadripper">Ryzen Threadripper</a>
</p>
			</div>
		</div></li>
		<li class="gallerybox" style="width: 585px"><div style="width: 585px">
			<div class="thumb" style="width: 580px;"><div style="margin:15px auto;"><a href="/wiki/File:zen-4zep.svg" class="image"><img alt="" src="/w/images/thumb/4/4d/zen-4zep.svg/512px-zen-4zep.svg.png" width="512" height="300" srcset="/w/images/thumb/4/4d/zen-4zep.svg/768px-zen-4zep.svg.png 1.5x, /w/images/thumb/4/4d/zen-4zep.svg/1024px-zen-4zep.svg.png 2x"/></a></div></div>
			<div class="gallerytext">
<p>Quad-Zeppelin Configuration, as found in <a href="/wiki/amd/epyc" title="amd/epyc">EPYC</a>.
</p>
			</div>
		</div></li>
</ul>
<p><br/>
Each module consist of:
</p>
<ul><li> 2 Core Complexes (CCX)</li>
<li> Scalable Data Fabric (SDF)</li>
<li> Memory Interface
<ul><li> 2x Unified Memory Controllers (UMC) - one DRAM channel each; 64-bit data + <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a> support, 2 DIMMs, DDR4 1333MT/s-3200MT/s</li></ul></li>
<li> PSP (MP0) and SMU (MP1) microcontrollers
<ul><li> AMD Secure Processor, formerly Platform Security Processor</li>
<li> System Management Unit</li></ul></li>
<li> NBIO
<ul><li> 2 SYSHUBs, 1 IOHUB with IOMMU v2.x</li>
<li> 2x8 PCIe Gen1/Gen2/Gen3</li></ul></li>
<li> 6 x4 PHYs plus 5 x2 PHYs
<ul><li> Support PCIe, WAFL, xGMI (Inter-Chip <a href="/wiki/infinity_fabric" class="mw-redirect" title="infinity fabric">Global Memory Interconnect</a>), SATA, and Ethernet
<ul><li> Ethernet complex: Up to 4 lanes of 10/100/1000 SGMII, or 10GBASE-KR, or 1000BASE-KX Ethernet operation</li></ul></li></ul></li>
<li> Southbridge
<ul><li> ACPI, eMMC, GPIOs (6 ports), LPC, SMBus (2 ports), SPI/eSPI, UART (4 ports)</li></ul></li>
<li> Azalia High Definition Audio</li>
<li> Up to 8 lanes of SATA Gen1/Gen2/Gen3 + legacy SATA support for SATAe</li>
<li> SGPIO</li>
<li> USB3.0 (4 ports of USB3 SuperSpeed)</li></ul>
<div style="text-align: center;">
<p><a href="/wiki/File:zen_soc.png" class="image"><img alt="zen soc.png" src="/w/images/thumb/e/ea/zen_soc.png/900px-zen_soc.png" width="900" height="514" srcset="/w/images/thumb/e/ea/zen_soc.png/1350px-zen_soc.png 1.5x, /w/images/thumb/e/ea/zen_soc.png/1800px-zen_soc.png 2x"/></a>
</p>
</div>
<h2><span class="mw-headline" id="Memory_Modes">Memory Modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=54" title="Edit section: Memory Modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Some Zen-based models such as <a href="/wiki/amd/ryzen_threadripper" title="amd/ryzen threadripper">Ryzen Threadripper</a> which are based on a two-Zeppelin configuration can have large variations in performance depending on how the software was designed to make use of the available memory. Threadripper offers two different memory access modes:
</p>
<ul><li> UMA (<a href="/w/index.php?title=Uniform_Memory_Access&amp;action=edit&amp;redlink=1" class="new" title="Uniform Memory Access (page does not exist)">Uniform Memory Access</a>) or Distributed Mode</li></ul>
<ul><li> NUMA (<a href="/w/index.php?title=Non-uniform_Memory_Access&amp;action=edit&amp;redlink=1" class="new" title="Non-uniform Memory Access (page does not exist)">Non-uniform Memory Access</a>) or Local Mode</li></ul>
<p>The difference between the two modes is how access to the four memory controllers is done.
</p>
<div class="floatleft"><a href="/wiki/File:zen_uma.png" class="image"><img alt="zen uma.png" src="/w/images/thumb/4/40/zen_uma.png/300px-zen_uma.png" width="300" height="169" srcset="/w/images/thumb/4/40/zen_uma.png/450px-zen_uma.png 1.5x, /w/images/thumb/4/40/zen_uma.png/600px-zen_uma.png 2x"/></a></div>
<p>In <b>UMA</b> or <b>Distributed Mode</b>, memory access transactions are distributed uniformly across the four memory channels. Transactions are handled by all four channels simultaneously interleaving the distributed transactions across all channels. UMA allows applications to take advantage of the entire memory bandwidth delivered by the four memory channels. Unfortunately this means that the latency of memory access will vary depending on the path it takes, for example accesses from a channel that is physically located on the second die will be slower than local accesses. This consequently means that the average memory latency will also be slightly higher therefore applications where higher bandwidth is more important than latency will enjoy the benefits of this mode greatly.
</p>
<div class="floatright"><a href="/wiki/File:zen_numa.png" class="image"><img alt="zen numa.png" src="/w/images/thumb/d/d4/zen_numa.png/300px-zen_numa.png" width="300" height="169" srcset="/w/images/thumb/d/d4/zen_numa.png/450px-zen_numa.png 1.5x, /w/images/thumb/d/d4/zen_numa.png/600px-zen_numa.png 2x"/></a></div>
<p>In <b>NUMA</b> or <b>Local Mode</b>, the two local memory channels that are connected to the same die as the CPU that is executing the application is prioritized for the memory access. I.e. memory access transactions are done on the two local memory controllers that are physically located on the same die in order to deliver lower latency. In contrast to distributed mode, the total memory bandwidth is effectively halved. However this mode is important for many applications that are more sensitive to memory latency.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Accelerated_Processing_Units">Accelerated Processing Units</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=55" title="Edit section: Accelerated Processing Units">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="floatright"><a href="/wiki/File:zen_apu_if.png" class="image"><img alt="zen apu if.png" src="/w/images/thumb/8/8e/zen_apu_if.png/400px-zen_apu_if.png" width="400" height="226" srcset="/w/images/thumb/8/8e/zen_apu_if.png/600px-zen_apu_if.png 1.5x, /w/images/8/8e/zen_apu_if.png 2x"/></a></div>
<dl><dd><i>See also: <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">AMD Vega</a> and <a href="/wiki/amd/cores/raven_ridge" title="amd/cores/raven ridge">Codename Raven Ridge</a></i></dd></dl>
<p>In October 2017, AMD introduced the Zen-based Accelerated Processing Unit (APUs) which incorporate four &#34;Zen&#34; <a href="/wiki/physical_core" title="physical core">cores</a> along with various number of <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a>-based Compute Units (CUs) under the codename <a href="/wiki/amd/cores/raven_ridge" title="amd/cores/raven ridge">Raven Ridge</a>. Zen-based APUs are based on an entirely separate <a href="/wiki/die" title="die">die</a> consisting of a single <a href="#CPU_Complex_.28CCX.29">CCX</a> and a GPU. It&#39;s worth noting that on this die, the CCX is configured with half the <a href="/w/index.php?title=L3_cache&amp;action=edit&amp;redlink=1" class="new" title="L3 cache (page does not exist)">L3 cache</a> (i.e., 1 MiB/core instead of 2). The cache amount was most likely reduced due to power constraints. The GPU is based on the <a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a> graphics microarchitecture featuring up to 11 Compute Units (CUs), each with 64 32-bit floating point arithmetic units. Though it&#39;s worth noting that it&#39;s currently unknown if 16-bit <a href="/w/index.php?title=SIMD&amp;action=edit&amp;redlink=1" class="new" title="SIMD (page does not exist)">SIMD</a> operations are supported like the discrete GPUs. Operating at 1 GHz, a Zen/Vega-based APU with 11 compute units will have a peak performance of 1.408 <a href="/w/index.php?title=TFLOPs&amp;action=edit&amp;redlink=1" class="new" title="TFLOPs (page does not exist)">TFLOPs</a>, likewise, the lower-end parts with just 8 CUs will have a peak performance of 1.024 TFLOPS.
</p><p>Up until Zen APUs, AMD had two separate buses: Fusion Compute Link (ONION) - a coherent bus that linked the GPU and CPU together which was used for cache snooping, and a Radeon Memory Bus (GARLIC) - a non-coherent bus that linked the GPU directly to the memory controller. Starting with Zen APUs, everything is now handled by the <a href="#Infinity_Fabric">Infinity Fabric</a>. The desktop <a href="#Modules_.28Zeppelin.29">Zeppelin</a> die featured a 32-byte wide data fabric, AMD has not stated if that is also the case with Raven Ridge. On Raven Ridge, the <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">Infinity Fabric</a> services 6 clients: CCX, GPU, Multimedia Engine, Display Engine, Memory Controller, and the I/O and System Hub. It&#39;s worth noting that unlike previous APUs, on Raven Ridge, both the Multimedia Engine and the Display Engine are now separate from the GPU and are interconnected via the fabric.
</p><p>Zen-based APUs also introduced <a href="/w/index.php?title=amd/precision_boost_2&amp;action=edit&amp;redlink=1" class="new" title="amd/precision boost 2 (page does not exist)">Precision Boost 2</a> and <a href="/wiki/amd/xfr" title="amd/xfr">Mobile Extended Frequency Range</a> (mXFR). See <a href="#Features">#Features</a> for more details.
</p>
<h3><span class="mw-headline" id="Power_2">Power</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=56" title="Edit section: Power">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><i>See also: <a href="#Power">§ Power</a></i></dd></dl>
<p>As with the desktop parts, voltage control is done on a per-core basis with the digital Low Drop-Out (LDO) regulator. Raven Ridge extended this to the GPU as well. The regulator drops the voltage supplied to RVDD from the on-board <a href="/wiki/voltage_regulator_module" title="voltage regulator module">voltage regulator module</a> based on the highest VID. Historically, the CPU and GPU were supplied their own separate VDD. With Raven Ridge, both the CPU and GPU supply comes from a unified RVDD <a href="/w/index.php?title=power_rail&amp;action=edit&amp;redlink=1" class="new" title="power rail (page does not exist)">power rail</a>. Power is supplied to the 4 <a href="/wiki/physical_core" title="physical core">cores</a> and the GPU, allowing each to have their own independent <a href="/w/index.php?title=P-state&amp;action=edit&amp;redlink=1" class="new" title="P-state (page does not exist)">P-state</a> (i.e., voltage and frequency). Note that all the compute units in the GPU operate at the same frequency and voltage.
</p>
<div>
<div style="float: left;"><a href="/wiki/File:zen_apu_p-states.png" class="image"><img alt="zen apu p-states.png" src="/w/images/thumb/1/1c/zen_apu_p-states.png/400px-zen_apu_p-states.png" width="400" height="258" srcset="/w/images/thumb/1/1c/zen_apu_p-states.png/600px-zen_apu_p-states.png 1.5x, /w/images/1/1c/zen_apu_p-states.png 2x"/></a></div>
<div style="float: left; margin-left: 50px;"><a href="/wiki/File:zen_apu_p-states_utilization.png" class="image"><img alt="zen apu p-states utilization.png" src="/w/images/thumb/c/c2/zen_apu_p-states_utilization.png/400px-zen_apu_p-states_utilization.png" width="400" height="278" srcset="/w/images/thumb/c/c2/zen_apu_p-states_utilization.png/600px-zen_apu_p-states_utilization.png 1.5x, /w/images/c/c2/zen_apu_p-states_utilization.png 2x"/></a></div>
</div>
<div style="clear:both;"></div>
<h4><span class="mw-headline" id="Enhanced_power_gating">Enhanced power gating</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=57" title="Edit section: Enhanced power gating">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="floatright"><a href="/wiki/File:raven_ridge_power_regions.png" class="image"><img alt="raven ridge power regions.png" src="/w/images/thumb/b/b3/raven_ridge_power_regions.png/300px-raven_ridge_power_regions.png" width="300" height="268" srcset="/w/images/thumb/b/b3/raven_ridge_power_regions.png/450px-raven_ridge_power_regions.png 1.5x, /w/images/thumb/b/b3/raven_ridge_power_regions.png/600px-raven_ridge_power_regions.png 2x"/></a></div>
<p>Raven Ridge incorporates an enhanced power gating scheme to lower the average power consumption of the chip. Upon exiting <a href="/w/index.php?title=P-State&amp;action=edit&amp;redlink=1" class="new" title="P-State (page does not exist)">P-State</a>, the CPU enters the <a href="/wiki/C-state" class="mw-redirect" title="C-state">CC6 Idle State</a>. When all the CPU cores enter CC6, the <i>CPUOFF</i> state is asserted and the shared <a href="/w/index.php?title=L3_cache&amp;action=edit&amp;redlink=1" class="new" title="L3 cache (page does not exist)">L3 cache</a> power is lowered. Likewise, when the GPU enters idle state, up to 95% of the GPU is power gated. A <i>GPUOFF</i> state further power down the GPU uncore. When both <i>CPUOFF</i> and <i>GPUOFF</i> states are asserted, the system VDD regulator is switched off.
</p><p><br/>
</p>
<dl><dd><dl><dd><a href="/wiki/File:zen_apu_power_gating.png" class="image"><img alt="zen apu power gating.png" src="/w/images/thumb/2/2a/zen_apu_power_gating.png/500px-zen_apu_power_gating.png" width="500" height="374" srcset="/w/images/2/2a/zen_apu_power_gating.png 1.5x"/></a></dd></dl></dd></dl>
<p><br/>
Power gating on Raven Ridge is split into two regions: 
</p>
<ul><li> Region A - the interface between the CPU, GPU, and I/O Hub</li>
<li> Region B - the memory controller, multimedia engine, and display interface</li></ul>
<p>The two regions can be independently power gated depending on the workload. For example, during a typical movie playback, Region B is mostly active while Region A is mostly power gates only become briefly active when necessary.
</p>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=58" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Core_2">Core</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=59" title="Edit section: Core">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are 4 cores per CCX and 2 CCXs per die for 8 cores.
</p>
<ul><li> 7 mm² area</li>
<li> L2 512 KiB; 1.5 mm²/core</li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_core.png" class="image"><img alt="amd zen core.png" src="/w/images/thumb/6/6a/amd_zen_core.png/500px-amd_zen_core.png" width="500" height="370" srcset="/w/images/6/6a/amd_zen_core.png 1.5x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_core_(annotated).png" class="image"><img alt="amd zen core (annotated).png" src="/w/images/thumb/c/cb/amd_zen_core_%28annotated%29.png/500px-amd_zen_core_%28annotated%29.png" width="500" height="370" srcset="/w/images/c/cb/amd_zen_core_%28annotated%29.png 1.5x"/></a></dd></dl>
<h3><span class="mw-headline" id="CCX">CCX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=60" title="Edit section: CCX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 44 mm² area</li>
<li> L3 8 MiB; 16 mm²</li>
<li> 1,400,000,000 transistors</li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_ccx.png" class="image"><img alt="amd zen ccx.png" src="/w/images/thumb/3/36/amd_zen_ccx.png/450px-amd_zen_ccx.png" width="450" height="288" srcset="/w/images/thumb/3/36/amd_zen_ccx.png/675px-amd_zen_ccx.png 1.5x, /w/images/thumb/3/36/amd_zen_ccx.png/900px-amd_zen_ccx.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_ccx_2.png" class="image"><img alt="amd zen ccx 2.png" src="/w/images/thumb/4/44/amd_zen_ccx_2.png/700px-amd_zen_ccx_2.png" width="700" height="346" srcset="/w/images/thumb/4/44/amd_zen_ccx_2.png/1050px-amd_zen_ccx_2.png 1.5x, /w/images/thumb/4/44/amd_zen_ccx_2.png/1400px-amd_zen_ccx_2.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_ccx_2_(annotated).png" class="image"><img alt="amd zen ccx 2 (annotated).png" src="/w/images/thumb/a/a7/amd_zen_ccx_2_%28annotated%29.png/700px-amd_zen_ccx_2_%28annotated%29.png" width="700" height="346" srcset="/w/images/thumb/a/a7/amd_zen_ccx_2_%28annotated%29.png/1050px-amd_zen_ccx_2_%28annotated%29.png 1.5x, /w/images/thumb/a/a7/amd_zen_ccx_2_%28annotated%29.png/1400px-amd_zen_ccx_2_%28annotated%29.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Memory_Controller">Memory Controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=61" title="Edit section: Memory Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 15 mm²</li>
<li> Two DDR4 channels
<ul><li> 72-bits each</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zeppelin_memory_controller.png" class="image"><img alt="amd zeppelin memory controller.png" src="/w/images/thumb/0/06/amd_zeppelin_memory_controller.png/650px-amd_zeppelin_memory_controller.png" width="650" height="212" srcset="/w/images/thumb/0/06/amd_zeppelin_memory_controller.png/975px-amd_zeppelin_memory_controller.png 1.5x, /w/images/thumb/0/06/amd_zeppelin_memory_controller.png/1300px-amd_zeppelin_memory_controller.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zeppelin_memory_controller_(annotated).png" class="image"><img alt="amd zeppelin memory controller (annotated).png" src="/w/images/thumb/6/61/amd_zeppelin_memory_controller_%28annotated%29.png/650px-amd_zeppelin_memory_controller_%28annotated%29.png" width="650" height="212" srcset="/w/images/thumb/6/61/amd_zeppelin_memory_controller_%28annotated%29.png/975px-amd_zeppelin_memory_controller_%28annotated%29.png 1.5x, /w/images/thumb/6/61/amd_zeppelin_memory_controller_%28annotated%29.png/1300px-amd_zeppelin_memory_controller_%28annotated%29.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="Zeppelin">Zeppelin</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=62" title="Edit section: Zeppelin">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a></li>
<li> 12 metal layers</li>
<li> 2,000 meters of signals</li>
<li> 4,800,000,000 transistors</li>
<li> ~22.058 mm x ~9.655 mm (Estimated)</li>
<li> 212.97 mm² die size (note that our initial measurement from tech day was off by half a millimeter on each side)</li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_octa-core_die_shot.png" class="image"><img alt="amd zen octa-core die shot.png" src="/w/images/thumb/3/3f/amd_zen_octa-core_die_shot.png/950px-amd_zen_octa-core_die_shot.png" width="950" height="417" class="wikichip_ogimage" srcset="/w/images/thumb/3/3f/amd_zen_octa-core_die_shot.png/1425px-amd_zen_octa-core_die_shot.png 1.5x, /w/images/thumb/3/3f/amd_zen_octa-core_die_shot.png/1900px-amd_zen_octa-core_die_shot.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:amd_zen_octa-core_die_shot_(annotated).png" class="image"><img alt="amd zen octa-core die shot (annotated).png" src="/w/images/thumb/7/75/amd_zen_octa-core_die_shot_%28annotated%29.png/950px-amd_zen_octa-core_die_shot_%28annotated%29.png" width="950" height="417" srcset="/w/images/thumb/7/75/amd_zen_octa-core_die_shot_%28annotated%29.png/1425px-amd_zen_octa-core_die_shot_%28annotated%29.png 1.5x, /w/images/thumb/7/75/amd_zen_octa-core_die_shot_%28annotated%29.png/1900px-amd_zen_octa-core_die_shot_%28annotated%29.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="APU">APU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=63" title="Edit section: APU">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/quad-core" title="quad-core">quad-core</a> &#34;Zen&#34; CPUs + &#34;<a href="/wiki/amd/microarchitectures/vega" title="amd/microarchitectures/vega">Vega</a>&#34; GPU with 11 CUs</li>
<li> <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a></li>
<li> 4,950,000,000 transistors</li>
<li> ~19.213 mm x ~10.919 mm (Estimated)</li>
<li> 209.78 mm²</li></ul>
<dl><dd> <a href="/wiki/File:raven_ridge_die.png" class="image"><img alt="raven ridge die.png" src="/w/images/thumb/1/1d/raven_ridge_die.png/950px-raven_ridge_die.png" width="950" height="577" srcset="/w/images/thumb/1/1d/raven_ridge_die.png/1425px-raven_ridge_die.png 1.5x, /w/images/thumb/1/1d/raven_ridge_die.png/1900px-raven_ridge_die.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd> <a href="/wiki/File:raven_ridge_die_(annotated).png" class="image"><img alt="raven ridge die (annotated).png" src="/w/images/thumb/c/cc/raven_ridge_die_%28annotated%29.png/950px-raven_ridge_die_%28annotated%29.png" width="950" height="577" srcset="/w/images/thumb/c/cc/raven_ridge_die_%28annotated%29.png/1425px-raven_ridge_die_%28annotated%29.png 1.5x, /w/images/thumb/c/cc/raven_ridge_die_%28annotated%29.png/1900px-raven_ridge_die_%28annotated%29.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Sockets.2FPlatform">Sockets/Platform</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=64" title="Edit section: Sockets/Platform">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>All Zen-based mainstream consumer microprocessors utilizes AMD&#39;s <a href="/wiki/amd/socket_am4" class="mw-redirect" title="amd/socket am4">Socket AM4</a>, a unified socket infrastructure. All those processors are a complete <a href="/w/index.php?title=system_on_a_chip&amp;action=edit&amp;redlink=1" class="new" title="system on a chip (page does not exist)">system on a chip</a> integrating the <a href="/w/index.php?title=northbridge&amp;action=edit&amp;redlink=1" class="new" title="northbridge (page does not exist)">northbridge</a> (<a href="/w/index.php?title=memory_controller&amp;action=edit&amp;redlink=1" class="new" title="memory controller (page does not exist)">memory controller</a>) and the <a href="/w/index.php?title=southbridge&amp;action=edit&amp;redlink=1" class="new" title="southbridge (page does not exist)">southbridge</a> including 16 <a href="/w/index.php?title=PCIe&amp;action=edit&amp;redlink=1" class="new" title="PCIe (page does not exist)">PCIe</a> lanes for the <a href="/w/index.php?title=GPU&amp;action=edit&amp;redlink=1" class="new" title="GPU (page does not exist)">GPU</a>, 4 PCIe lanes for the <a href="/w/index.php?title=NVMe&amp;action=edit&amp;redlink=1" class="new" title="NVMe (page does not exist)">NVMe</a>/SATA controllers as well as USB 3.0. The chipset, however, extends the processor with a number of additional connections beyond that offered by the SoC. 
</p>
<table class="wikitable" style="text-align: center;">
<tbody><tr>
<th colspan="11"> Socket AM4 Platform <span style="float: right; font-size: .8em;"><a href="/wiki/Template:amd_socket_am4_chipsets" title="Template:amd socket am4 chipsets">[Edit]</a></span>
</th></tr>
<tr>
<th rowspan="2"> Segment </th>
<th rowspan="2"> <a href="/w/index.php?title=Chipset&amp;action=edit&amp;redlink=1" class="new" title="Chipset (page does not exist)">Chipset</a> </th>
<th colspan="3"> USB </th>
<th rowspan="2"> SATA </th>
<th rowspan="2"> SATAe </th>
<th rowspan="2"> PCIe </th>
<th rowspan="2"> RAID </th>
<th rowspan="2"> Dual PCIe </th>
<th rowspan="2"> Overclocking
</th></tr>
<tr>
<th> 3.1 G1 </th>
<th> 3.1 G2 </th>
<th> 2.0
</th></tr>
<tr>
<th colspan="11"> 500-series (<a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a>, <a href="/wiki/amd/microarchitectures/zen_2" title="amd/microarchitectures/zen 2">Zen 2</a>, <a href="/wiki/amd/microarchitectures/zen_3" title="amd/microarchitectures/zen 3">Zen 3</a>)
</th></tr>
<tr>
<td> Mainstream </td>
<td> <a href="/w/index.php?title=amd/b550&amp;action=edit&amp;redlink=1" class="new" title="amd/b550 (page does not exist)">B550</a> </td>
<td> 2 </td>
<td> 6 </td>
<td> 6 </td>
<td> 8 + 4x NVME </td>
<td> 0 </td>
<td> 16x Gen4 </td>
<td> 0,1,10 </td>
<td rowspan="2" style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td rowspan="2" style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr>
<tr>
<td> Enthusiast </td>
<td> <a href="/w/index.php?title=amd/x570&amp;action=edit&amp;redlink=1" class="new" title="amd/x570 (page does not exist)">X570</a> </td>
<td> 0 </td>
<td> 8 </td>
<td> 4 </td>
<td> 14 + 4x NVME</td>
<td> 0 </td>
<td> 16x Gen4 </td>
<td> 0,1,10
</td></tr>
<tr>
<th colspan="11"> 400-series (<a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a>)
</th></tr>
<tr>
<td> Mainstream </td>
<td> <a href="/w/index.php?title=amd/b450&amp;action=edit&amp;redlink=1" class="new" title="amd/b450 (page does not exist)">B450</a> </td>
<td> 2 </td>
<td> 2 </td>
<td> 6 </td>
<td> 6 + 4x NVME</td>
<td> 1 </td>
<td> 6x Gen3 </td>
<td> 0,1,10 </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘ </td>
<td rowspan="2" style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr>
<tr>
<td> Enthusiast </td>
<td> <a href="/w/index.php?title=amd/x470&amp;action=edit&amp;redlink=1" class="new" title="amd/x470 (page does not exist)">X470</a> </td>
<td> 6 </td>
<td> 2 </td>
<td> 6 </td>
<td> 10 + 4x NVME</td>
<td> 2 </td>
<td> 8x Gen3 </td>
<td> 0,1,10 </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr>
<tr>
<th colspan="11"> 300-series (<strong class="selflink">Zen</strong>)
</th></tr>
<tr>
<td rowspan="2"> Small Form Factor </td>
<td> <a href="/w/index.php?title=amd/a300&amp;action=edit&amp;redlink=1" class="new" title="amd/a300 (page does not exist)">A300</a>, <a href="/w/index.php?title=amd/b300&amp;action=edit&amp;redlink=1" class="new" title="amd/b300 (page does not exist)">B300</a> </td>
<td> 4 </td>
<td> 0 </td>
<td> 0 </td>
<td> 2 + 2x NVMe </td>
<td> 1 </td>
<td> 4x Gen3 </td>
<td> 0,1 </td>
<td style="background-color: #ffdad6;" colspan="2"> ✘
</td></tr>
<tr>
<td> <a href="/w/index.php?title=amd/x300&amp;action=edit&amp;redlink=1" class="new" title="amd/x300 (page does not exist)">X300</a> </td>
<td> 4 </td>
<td> 0 </td>
<td> 0 </td>
<td> 2 + 2x NVMe </td>
<td> 1 </td>
<td> 4x Gen3 </td>
<td> 0,1 </td>
<td style="background-color: #d6ffd8;" colspan="2"> ✔
</td></tr>
<tr>
<td> Entry-level </td>
<td> <a href="/w/index.php?title=amd/a320&amp;action=edit&amp;redlink=1" class="new" title="amd/a320 (page does not exist)">A320</a> </td>
<td> 6 </td>
<td> 1 </td>
<td> 6 </td>
<td> 4 + 2x NVMe </td>
<td> 2 </td>
<td>  4x Gen2 </td>
<td> 0,1,10 </td>
<td style="background-color: #ffdad6;" rowspan="2"> ✘ </td>
<td style="background-color: #ffdad6;"> ✘
</td></tr>
<tr>
<td> Mainstream </td>
<td> <a href="/w/index.php?title=amd/b350&amp;action=edit&amp;redlink=1" class="new" title="amd/b350 (page does not exist)">B350</a> </td>
<td> 6 </td>
<td> 2 </td>
<td> 6 </td>
<td> 4 + 2x NVMe </td>
<td> 2 </td>
<td> 6x Gen2 </td>
<td> 0,1,10 </td>
<td style="background-color: #d6ffd8;" rowspan="2"> ✔
</td></tr>
<tr>
<td> Enthusiast  </td>
<td> <a href="/w/index.php?title=amd/x370&amp;action=edit&amp;redlink=1" class="new" title="amd/x370 (page does not exist)">X370</a> </td>
<td> 6 </td>
<td> 2 </td>
<td> 6 </td>
<td> 6 + 2x NVMe </td>
<td> 2 </td>
<td> 8x Gen2 </td>
<td> 0,1,10 </td>
<td style="background-color: #d6ffd8;"> ✔
</td></tr></tbody></table>
<div class="floatright"><a href="/wiki/File:x399_platform.png" class="image"><img alt="x399 platform.png" src="/w/images/thumb/6/61/x399_platform.png/400px-x399_platform.png" width="400" height="225" srcset="/w/images/thumb/6/61/x399_platform.png/600px-x399_platform.png 1.5x, /w/images/thumb/6/61/x399_platform.png/800px-x399_platform.png 2x"/></a></div>
<p><a href="/wiki/amd/threadripper" class="mw-redirect" title="amd/threadripper">Threadripper</a> uses a different socket called &#34;<a href="/wiki/amd/socket_tr4" class="mw-redirect" title="amd/socket tr4">Socket TR4</a>&#34; (or sTR4 or simply TR4). This socket allows for 4 memory channels, double the number available for <a href="/wiki/amd/ryzen" class="mw-disambig" title="amd/ryzen">Ryzen</a> providing up to 60 PCIe lanes (64 with 4 reserved for the chipset).
</p>
<table class="wikitable" style="text-align: center;">
<tbody><tr>
<th colspan="10"> Socket TR4 Platform <span style="float: right; font-size: .8em;"><a href="/wiki/Template:amd_socket_tr4_chipsets" title="Template:amd socket tr4 chipsets">[Edit]</a></span>
</th></tr>
<tr>
<th rowspan="2"> <a href="/w/index.php?title=Chipset&amp;action=edit&amp;redlink=1" class="new" title="Chipset (page does not exist)">Chipset</a> </th>
<th colspan="3"> USB </th>
<th rowspan="2"> SATA </th>
<th rowspan="2"> SATAe </th>
<th rowspan="2"> PCIe </th>
<th rowspan="2"> RAID </th>
<th rowspan="2"> Dual PCIe </th>
<th rowspan="2"> Overclocking
</th></tr>
<tr>
<th> 3.1 G1 </th>
<th> 3.1 G2 </th>
<th> 2.0
</th></tr>
<tr>
<td> <a href="/w/index.php?title=amd/x399&amp;action=edit&amp;redlink=1" class="new" title="amd/x399 (page does not exist)">X399</a> </td>
<td> 14 </td>
<td> 2 </td>
<td> 6 </td>
<td> 4 </td>
<td> 2 </td>
<td> 8x Gen2 </td>
<td> 0,1,10 </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr></tbody></table>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="All_Zen_Chips">All Zen Chips</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=65" title="Edit section: All Zen Chips">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19">
<tbody><tr class="comptable-header"><th> </th><th colspan="20">List of all Zen-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="14">Processor</th><th colspan="6">Features</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Price</th><th>Process</th><th>Launched</th><th>Family</th><th>Core</th><th>C</th><th>T</th><th>L3$</th><th>L2$</th><th>L1$</th><th>Freq</th><th>Turbo</th><th>TDP</th><th>Max Mem</th><th>SMT</th><th>AMD-V</th><th>XFR</th><th>SEV</th><th>SME</th><th>TSME</th></tr>
<tr class="comptable-header comptable-header-sep"><th> </th><th colspan="25"><a href="/wiki/Uniprocessors" class="mw-redirect" title="Uniprocessors">Uniprocessors</a></th></tr>
<tr><td><a href="/wiki/amd/athlon/200ge" title="amd/athlon/200ge">200GE</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;49.50 £&amp;#160;44.55 ¥&amp;#160;5,683.15"><span class="smwtext">$ 55.00</span><div class="smwttcontent">€ 49.50 <br/>£ 44.55 <br/>¥ 5,683.15 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 September 2018</td><td>Athlon</td><td>Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon/220ge" title="amd/athlon/220ge">220GE</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;58.50 £&amp;#160;52.65 ¥&amp;#160;6,716.45"><span class="smwtext">$ 65.00</span><div class="smwttcontent">€ 58.50 <br/>£ 52.65 <br/>¥ 6,716.45 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 December 2018</td><td>Athlon</td><td>Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon/240ge" title="amd/athlon/240ge">240GE</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;67.50 £&amp;#160;60.75 ¥&amp;#160;7,749.75"><span class="smwtext">$ 75.00</span><div class="smwttcontent">€ 67.50 <br/>£ 60.75 <br/>¥ 7,749.75 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 December 2018</td><td>Athlon</td><td>Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon/3000g" title="amd/athlon/3000g">3000G</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;44.10 £&amp;#160;39.69 ¥&amp;#160;5,063.17"><span class="smwtext">$ 49.00</span><div class="smwttcontent">€ 44.10 <br/>£ 39.69 <br/>¥ 5,063.17 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 November 2019</td><td>Athlon</td><td>Dali, Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon/300u" title="amd/athlon/300u">300U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 January 2019</td><td>Athlon</td><td>Picasso</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon_gold/3150u" title="amd/athlon gold/3150u">3150U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 January 2020</td><td>Athlon Gold</td><td>Dali</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/athlon/pro_200ge" title="amd/athlon/pro 200ge">PRO 200GE</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 September 2018</td><td>Athlon</td><td>Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/athlon_silver/3050u" title="amd/athlon silver/3050u">3050U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 January 2020</td><td>Athlon Silver</td><td>Dali</td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/epyc/7351p" title="amd/epyc/7351p">7351P</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;675.00 £&amp;#160;607.50 ¥&amp;#160;77,497.50"><span class="smwtext">$ 750.00</span><div class="smwttcontent">€ 675.00 <br/>£ 607.50 <br/>¥ 77,497.50 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7401p" title="amd/epyc/7401p">7401P</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;967.50 £&amp;#160;870.75 ¥&amp;#160;111,079.75"><span class="smwtext">$ 1,075.00</span><div class="smwttcontent">€ 967.50 <br/>£ 870.75 <br/>¥ 111,079.75 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="12,288&amp;#160;KiB 12,582,912&amp;#160;B 0.0117&amp;#160;GiB"><span class="smwtext">12 MiB</span><div class="smwttcontent">12,288 KiB <br/>12,582,912 B <br/>0.0117 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,359,296&amp;#160;B 2.25&amp;#160;MiB"><span class="smwtext">2,304 KiB</span><div class="smwttcontent">2,359,296 B <br/>2.25 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7551p" title="amd/epyc/7551p">7551P</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,890.00 £&amp;#160;1,701.00 ¥&amp;#160;216,993.00"><span class="smwtext">$ 2,100.00</span><div class="smwttcontent">€ 1,890.00 <br/>£ 1,701.00 <br/>¥ 216,993.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>32</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,145,728&amp;#160;B 3&amp;#160;MiB"><span class="smwtext">3,072 KiB</span><div class="smwttcontent">3,145,728 B <br/>3 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3101" title="amd/epyc embedded/3101">3101</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="524,288&amp;#160;MiB 536,870,912&amp;#160;KiB 549,755,813,888&amp;#160;B 0.5&amp;#160;TiB"><span class="smwtext">512 GiB</span><div class="smwttcontent">524,288 MiB <br/>536,870,912 KiB <br/>549,755,813,888 B <br/>0.5 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3151" title="amd/epyc embedded/3151">3151</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7 GHz</span><div class="smwttcontent">2,700 MHz <br/>2,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="524,288&amp;#160;MiB 536,870,912&amp;#160;KiB 549,755,813,888&amp;#160;B 0.5&amp;#160;TiB"><span class="smwtext">512 GiB</span><div class="smwttcontent">524,288 MiB <br/>536,870,912 KiB <br/>549,755,813,888 B <br/>0.5 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3201" title="amd/epyc embedded/3201">3201</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>8</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5 GHz</span><div class="smwttcontent">1,500 MHz <br/>1,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="30,000&amp;#160;mW 0.0402&amp;#160;hp 0.03&amp;#160;kW"><span class="smwtext">30 W</span><div class="smwttcontent">30,000 mW <br/>0.0402 hp <br/>0.03 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="524,288&amp;#160;MiB 536,870,912&amp;#160;KiB 549,755,813,888&amp;#160;B 0.5&amp;#160;TiB"><span class="smwtext">512 GiB</span><div class="smwttcontent">524,288 MiB <br/>536,870,912 KiB <br/>549,755,813,888 B <br/>0.5 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3251" title="amd/epyc embedded/3251">3251</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;283.50 £&amp;#160;255.15 ¥&amp;#160;32,548.95"><span class="smwtext">$ 315.00</span><div class="smwttcontent">€ 283.50 <br/>£ 255.15 <br/>¥ 32,548.95 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="55,000&amp;#160;mW 0.0738&amp;#160;hp 0.055&amp;#160;kW"><span class="smwtext">55 W</span><div class="smwttcontent">55,000 mW <br/>0.0738 hp <br/>0.055 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="524,288&amp;#160;MiB 536,870,912&amp;#160;KiB 549,755,813,888&amp;#160;B 0.5&amp;#160;TiB"><span class="smwtext">512 GiB</span><div class="smwttcontent">524,288 MiB <br/>536,870,912 KiB <br/>549,755,813,888 B <br/>0.5 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3255" title="amd/epyc embedded/3255">3255</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>EPYC Embedded</td><td>Snowy Owl</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="55,000&amp;#160;mW 0.0738&amp;#160;hp 0.055&amp;#160;kW"><span class="smwtext">55 W</span><div class="smwttcontent">55,000 mW <br/>0.0738 hp <br/>0.055 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="524,288&amp;#160;MiB 536,870,912&amp;#160;KiB 549,755,813,888&amp;#160;B 0.5&amp;#160;TiB"><span class="smwtext">512 GiB</span><div class="smwttcontent">524,288 MiB <br/>536,870,912 KiB <br/>549,755,813,888 B <br/>0.5 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3301" title="amd/epyc embedded/3301">3301</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;405.00 £&amp;#160;364.50 ¥&amp;#160;46,498.50"><span class="smwtext">$ 450.00</span><div class="smwttcontent">€ 405.00 <br/>£ 364.50 <br/>¥ 46,498.50 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>12</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,179,648&amp;#160;B 1.125&amp;#160;MiB"><span class="smwtext">1,152 KiB</span><div class="smwttcontent">1,179,648 B <br/>1.125 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1&amp;#160;TiB"><span class="smwtext">1,024 GiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3351" title="amd/epyc embedded/3351">3351</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>12</td><td>24</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,179,648&amp;#160;B 1.125&amp;#160;MiB"><span class="smwtext">1,152 KiB</span><div class="smwttcontent">1,179,648 B <br/>1.125 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,900&amp;#160;MHz 1,900,000&amp;#160;kHz"><span class="smwtext">1.9 GHz</span><div class="smwttcontent">1,900 MHz <br/>1,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="80,000&amp;#160;mW 0.107&amp;#160;hp 0.08&amp;#160;kW"><span class="smwtext">80 W</span><div class="smwttcontent">80,000 mW <br/>0.107 hp <br/>0.08 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1&amp;#160;TiB"><span class="smwtext">1,024 GiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3401" title="amd/epyc embedded/3401">3401</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>16</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,850&amp;#160;MHz 1,850,000&amp;#160;kHz"><span class="smwtext">1.85 GHz</span><div class="smwttcontent">1,850 MHz <br/>1,850,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="85,000&amp;#160;mW 0.114&amp;#160;hp 0.085&amp;#160;kW"><span class="smwtext">85 W</span><div class="smwttcontent">85,000 mW <br/>0.114 hp <br/>0.085 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1&amp;#160;TiB"><span class="smwtext">1,024 GiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc_embedded/3451" title="amd/epyc embedded/3451">3451</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;792.00 £&amp;#160;712.80 ¥&amp;#160;90,930.40"><span class="smwtext">$ 880.00</span><div class="smwttcontent">€ 792.00 <br/>£ 712.80 <br/>¥ 90,930.40 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>EPYC Embedded</td><td>Snowy Owl</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,150&amp;#160;MHz 2,150,000&amp;#160;kHz"><span class="smwtext">2.15 GHz</span><div class="smwttcontent">2,150 MHz <br/>2,150,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="100,000&amp;#160;mW 0.134&amp;#160;hp 0.1&amp;#160;kW"><span class="smwtext">100 W</span><div class="smwttcontent">100,000 mW <br/>0.134 hp <br/>0.1 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1&amp;#160;TiB"><span class="smwtext">1,024 GiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/zhongshan_subor/fireflight" title="zhongshan subor/fireflight">FireFlight</a></td><td></td><td></td><td>3 August 2018</td><td></td><td></td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;MiB 8,388,608&amp;#160;KiB 8,589,934,592&amp;#160;B 0.00781&amp;#160;TiB"><span class="smwtext">8 GiB</span><div class="smwttcontent">8,192 MiB <br/>8,388,608 KiB <br/>8,589,934,592 B <br/>0.00781 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/1200" title="amd/ryzen 3/1200">1200</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;98.10 £&amp;#160;88.29 ¥&amp;#160;11,262.97"><span class="smwtext">$ 109.00</span><div class="smwttcontent">€ 98.10 <br/>£ 88.29 <br/>¥ 11,262.97 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>27 July 2017</td><td>Ryzen 3</td><td>Summit Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/1300x" title="amd/ryzen 3/1300x">1300X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;116.10 £&amp;#160;104.49 ¥&amp;#160;13,329.57"><span class="smwtext">$ 129.00</span><div class="smwttcontent">€ 116.10 <br/>£ 104.49 <br/>¥ 13,329.57 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>27 July 2017</td><td>Ryzen 3</td><td>Summit Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/2200g" title="amd/ryzen 3/2200g">2200G</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;89.10 £&amp;#160;80.19 ¥&amp;#160;10,229.67"><span class="smwtext">$ 99.00</span><div class="smwttcontent">€ 89.10 <br/>£ 80.19 <br/>¥ 10,229.67 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>12 February 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/2200ge" title="amd/ryzen 3/2200ge">2200GE</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>19 April 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/2200u" title="amd/ryzen 3/2200u">2200U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>8 January 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/2300u" title="amd/ryzen 3/2300u">2300U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>8 January 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/3250u" title="amd/ryzen 3/3250u">3250U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>6 January 2020</td><td>Ryzen 3</td><td>Dali</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6 GHz</span><div class="smwttcontent">2,600 MHz <br/>2,600,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/pro_1200" title="amd/ryzen 3/pro 1200">PRO 1200</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>Ryzen 3</td><td>Summit Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/pro_1300" title="amd/ryzen 3/pro 1300">PRO 1300</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>Ryzen 3</td><td>Summit Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/pro_2200g" title="amd/ryzen 3/pro 2200g">PRO 2200G</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 May 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/pro_2200ge" title="amd/ryzen 3/pro 2200ge">PRO 2200GE</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 May 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_3/pro_2300u" title="amd/ryzen 3/pro 2300u">PRO 2300U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>8 January 2018</td><td>Ryzen 3</td><td>Raven Ridge</td><td>4</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/1400" title="amd/ryzen 5/1400">1400</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;152.10 £&amp;#160;136.89 ¥&amp;#160;17,462.77"><span class="smwtext">$ 169.00</span><div class="smwttcontent">€ 152.10 <br/>£ 136.89 <br/>¥ 17,462.77 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>11 April 2017</td><td>Ryzen 5</td><td>Summit Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/1500x" title="amd/ryzen 5/1500x">1500X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;170.10 £&amp;#160;153.09 ¥&amp;#160;19,529.37"><span class="smwtext">$ 189.00</span><div class="smwttcontent">€ 170.10 <br/>£ 153.09 <br/>¥ 19,529.37 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>11 April 2017</td><td>Ryzen 5</td><td>Summit Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/1600" title="amd/ryzen 5/1600">1600</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;197.10 £&amp;#160;177.39 ¥&amp;#160;22,629.27"><span class="smwtext">$ 219.00</span><div class="smwttcontent">€ 197.10 <br/>£ 177.39 <br/>¥ 22,629.27 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>11 April 2017</td><td>Ryzen 5</td><td>Summit Ridge</td><td>6</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3 MiB</span><div class="smwttcontent">3,072 KiB <br/>3,145,728 B <br/>0.00293 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="589,824&amp;#160;B 0.563&amp;#160;MiB"><span class="smwtext">576 KiB</span><div class="smwttcontent">589,824 B <br/>0.563 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/1600x" title="amd/ryzen 5/1600x">1600X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;224.10 £&amp;#160;201.69 ¥&amp;#160;25,729.17"><span class="smwtext">$ 249.00</span><div class="smwttcontent">€ 224.10 <br/>£ 201.69 <br/>¥ 25,729.17 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>11 April 2017</td><td>Ryzen 5</td><td>Summit Ridge</td><td>6</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3 MiB</span><div class="smwttcontent">3,072 KiB <br/>3,145,728 B <br/>0.00293 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="589,824&amp;#160;B 0.563&amp;#160;MiB"><span class="smwtext">576 KiB</span><div class="smwttcontent">589,824 B <br/>0.563 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="95,000&amp;#160;mW 0.127&amp;#160;hp 0.095&amp;#160;kW"><span class="smwtext">95 W</span><div class="smwttcontent">95,000 mW <br/>0.127 hp <br/>0.095 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/2400g" title="amd/ryzen 5/2400g">2400G</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;152.10 £&amp;#160;136.89 ¥&amp;#160;17,462.77"><span class="smwtext">$ 169.00</span><div class="smwttcontent">€ 152.10 <br/>£ 136.89 <br/>¥ 17,462.77 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>12 February 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="395,264&amp;#160;B 0.377&amp;#160;MiB"><span class="smwtext">386 KiB</span><div class="smwttcontent">395,264 B <br/>0.377 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/2400ge" title="amd/ryzen 5/2400ge">2400GE</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>19 April 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/2500u" title="amd/ryzen 5/2500u">2500U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>26 October 2017</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/2600h" title="amd/ryzen 5/2600h">2600H</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 September 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/pro_1500" title="amd/ryzen 5/pro 1500">PRO 1500</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>29 June 2017</td><td>Ryzen 5</td><td>Summit Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/pro_1600" title="amd/ryzen 5/pro 1600">PRO 1600</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>Ryzen 5</td><td>Summit Ridge</td><td>6</td><td>12</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,072&amp;#160;KiB 3,145,728&amp;#160;B 0.00293&amp;#160;GiB"><span class="smwtext">3 MiB</span><div class="smwttcontent">3,072 KiB <br/>3,145,728 B <br/>0.00293 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="589,824&amp;#160;B 0.563&amp;#160;MiB"><span class="smwtext">576 KiB</span><div class="smwttcontent">589,824 B <br/>0.563 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/pro_2400g" title="amd/ryzen 5/pro 2400g">PRO 2400G</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;152.10 £&amp;#160;136.89 ¥&amp;#160;17,462.77"><span class="smwtext">$ 169.00</span><div class="smwttcontent">€ 152.10 <br/>£ 136.89 <br/>¥ 17,462.77 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 May 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/pro_2400ge" title="amd/ryzen 5/pro 2400ge">PRO 2400GE</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 May 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="35,000&amp;#160;mW 0.0469&amp;#160;hp 0.035&amp;#160;kW"><span class="smwtext">35 W</span><div class="smwttcontent">35,000 mW <br/>0.0469 hp <br/>0.035 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_5/pro_2500u" title="amd/ryzen 5/pro 2500u">PRO 2500U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>8 January 2018</td><td>Ryzen 5</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/1700" title="amd/ryzen 7/1700">1700</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;296.10 £&amp;#160;266.49 ¥&amp;#160;33,995.57"><span class="smwtext">$ 329.00</span><div class="smwttcontent">€ 296.10 <br/>£ 266.49 <br/>¥ 33,995.57 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>2 March 2017</td><td>Ryzen 7</td><td>Summit Ridge</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/1700x" title="amd/ryzen 7/1700x">1700X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;359.10 £&amp;#160;323.19 ¥&amp;#160;41,228.67"><span class="smwtext">$ 399.00</span><div class="smwttcontent">€ 359.10 <br/>£ 323.19 <br/>¥ 41,228.67 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>2 March 2017</td><td>Ryzen 7</td><td>Summit Ridge</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="95,000&amp;#160;mW 0.127&amp;#160;hp 0.095&amp;#160;kW"><span class="smwtext">95 W</span><div class="smwttcontent">95,000 mW <br/>0.127 hp <br/>0.095 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/1800x" title="amd/ryzen 7/1800x">1800X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;449.10 £&amp;#160;404.19 ¥&amp;#160;51,561.67"><span class="smwtext">$ 499.00</span><div class="smwttcontent">€ 449.10 <br/>£ 404.19 <br/>¥ 51,561.67 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>2 March 2017</td><td>Ryzen 7</td><td>Summit Ridge</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="95,000&amp;#160;mW 0.127&amp;#160;hp 0.095&amp;#160;kW"><span class="smwtext">95 W</span><div class="smwttcontent">95,000 mW <br/>0.127 hp <br/>0.095 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/2700u" title="amd/ryzen 7/2700u">2700U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>26 October 2017</td><td>Ryzen 7</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/2800h" title="amd/ryzen 7/2800h">2800H</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 September 2018</td><td>Ryzen 7</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3 GHz</span><div class="smwttcontent">3,300 MHz <br/>3,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/pro_1700" title="amd/ryzen 7/pro 1700">PRO 1700</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>Ryzen 7</td><td>Summit Ridge</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,700&amp;#160;MHz 3,700,000&amp;#160;kHz"><span class="smwtext">3.7 GHz</span><div class="smwttcontent">3,700 MHz <br/>3,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,000&amp;#160;mW 0.0872&amp;#160;hp 0.065&amp;#160;kW"><span class="smwtext">65 W</span><div class="smwttcontent">65,000 mW <br/>0.0872 hp <br/>0.065 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/pro_1700x" title="amd/ryzen 7/pro 1700x">PRO 1700X</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td></td><td>Ryzen 7</td><td>Summit Ridge</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="95,000&amp;#160;mW 0.127&amp;#160;hp 0.095&amp;#160;kW"><span class="smwtext">95 W</span><div class="smwttcontent">95,000 mW <br/>0.127 hp <br/>0.095 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;MiB 67,108,864&amp;#160;KiB 68,719,476,736&amp;#160;B 0.0625&amp;#160;TiB"><span class="smwtext">64 GiB</span><div class="smwttcontent">65,536 MiB <br/>67,108,864 KiB <br/>68,719,476,736 B <br/>0.0625 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_7/pro_2700u" title="amd/ryzen 7/pro 2700u">PRO 2700U</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>8 January 2018</td><td>Ryzen 7</td><td>Raven Ridge</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/r1102g" title="amd/ryzen embedded/r1102g">R1102G</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>25 February 2020</td><td>Ryzen Embedded</td><td></td><td>2</td><td>2</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,200&amp;#160;MHz 1,200,000&amp;#160;kHz"><span class="smwtext">1.2 GHz</span><div class="smwttcontent">1,200 MHz <br/>1,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6 GHz</span><div class="smwttcontent">2,600 MHz <br/>2,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,000&amp;#160;mW 0.00805&amp;#160;hp 0.006&amp;#160;kW"><span class="smwtext">6 W</span><div class="smwttcontent">6,000 mW <br/>0.00805 hp <br/>0.006 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/r1305g" title="amd/ryzen embedded/r1305g">R1305G</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>25 February 2020</td><td>Ryzen Embedded</td><td></td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,500&amp;#160;MHz 1,500,000&amp;#160;kHz"><span class="smwtext">1.5 GHz</span><div class="smwttcontent">1,500 MHz <br/>1,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,800&amp;#160;MHz 2,800,000&amp;#160;kHz"><span class="smwtext">2.8 GHz</span><div class="smwttcontent">2,800 MHz <br/>2,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,000&amp;#160;mW 0.0107&amp;#160;hp 0.008&amp;#160;kW"><span class="smwtext">8 W</span><div class="smwttcontent">8,000 mW <br/>0.0107 hp <br/>0.008 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/r1505g" title="amd/ryzen embedded/r1505g">R1505G</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;72.00 £&amp;#160;64.80 ¥&amp;#160;8,266.40"><span class="smwtext">$ 80.00</span><div class="smwttcontent">€ 72.00 <br/>£ 64.80 <br/>¥ 8,266.40 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>16 April 2019</td><td>Ryzen Embedded</td><td>Banded Kestrel</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,300&amp;#160;MHz 3,300,000&amp;#160;kHz"><span class="smwtext">3.3 GHz</span><div class="smwttcontent">3,300 MHz <br/>3,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/r1606g" title="amd/ryzen embedded/r1606g">R1606G</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>16 April 2019</td><td>Ryzen Embedded</td><td>Banded Kestrel</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,600&amp;#160;MHz 2,600,000&amp;#160;kHz"><span class="smwtext">2.6 GHz</span><div class="smwttcontent">2,600 MHz <br/>2,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1202b" title="amd/ryzen embedded/v1202b">V1202B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>Ryzen Embedded</td><td>Great Horned Owl</td><td>2</td><td>4</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,024&amp;#160;KiB 1,048,576&amp;#160;B 9.765625e-4&amp;#160;GiB"><span class="smwtext">1 MiB</span><div class="smwttcontent">1,024 KiB <br/>1,048,576 B <br/>9.765625e-4 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="196,608&amp;#160;B 0.188&amp;#160;MiB"><span class="smwtext">192 KiB</span><div class="smwttcontent">196,608 B <br/>0.188 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1404i" title="amd/ryzen embedded/v1404i">V1404I</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>December 2018</td><td>Ryzen Embedded</td><td>Great Horned Owl</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1500b" title="amd/ryzen embedded/v1500b">V1500B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>December 2018</td><td>Ryzen Embedded</td><td></td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,000&amp;#160;mW 0.0215&amp;#160;hp 0.016&amp;#160;kW"><span class="smwtext">16 W</span><div class="smwttcontent">16,000 mW <br/>0.0215 hp <br/>0.016 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1605b" title="amd/ryzen embedded/v1605b">V1605B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>Ryzen Embedded</td><td>Great Horned Owl</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="15,000&amp;#160;mW 0.0201&amp;#160;hp 0.015&amp;#160;kW"><span class="smwtext">15 W</span><div class="smwttcontent">15,000 mW <br/>0.0201 hp <br/>0.015 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1756b" title="amd/ryzen embedded/v1756b">V1756B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>Ryzen Embedded</td><td>Great Horned Owl</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,250&amp;#160;MHz 3,250,000&amp;#160;kHz"><span class="smwtext">3.25 GHz</span><div class="smwttcontent">3,250 MHz <br/>3,250,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1780b" title="amd/ryzen embedded/v1780b">V1780B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>December 2018</td><td>Ryzen Embedded</td><td></td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,350&amp;#160;MHz 3,350,000&amp;#160;kHz"><span class="smwtext">3.35 GHz</span><div class="smwttcontent">3,350 MHz <br/>3,350,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,600&amp;#160;MHz 3,600,000&amp;#160;kHz"><span class="smwtext">3.6 GHz</span><div class="smwttcontent">3,600 MHz <br/>3,600,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_embedded/v1807b" title="amd/ryzen embedded/v1807b">V1807B</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>21 February 2018</td><td>Ryzen Embedded</td><td>Great Horned Owl</td><td>4</td><td>8</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,048&amp;#160;KiB 2,097,152&amp;#160;B 0.00195&amp;#160;GiB"><span class="smwtext">2 MiB</span><div class="smwttcontent">2,048 KiB <br/>2,097,152 B <br/>0.00195 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="393,216&amp;#160;B 0.375&amp;#160;MiB"><span class="smwtext">384 KiB</span><div class="smwttcontent">393,216 B <br/>0.375 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,350&amp;#160;MHz 3,350,000&amp;#160;kHz"><span class="smwtext">3.35 GHz</span><div class="smwttcontent">3,350 MHz <br/>3,350,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="45,000&amp;#160;mW 0.0603&amp;#160;hp 0.045&amp;#160;kW"><span class="smwtext">45 W</span><div class="smwttcontent">45,000 mW <br/>0.0603 hp <br/>0.045 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;MiB 33,554,432&amp;#160;KiB 34,359,738,368&amp;#160;B 0.0313&amp;#160;TiB"><span class="smwtext">32 GiB</span><div class="smwttcontent">32,768 MiB <br/>33,554,432 KiB <br/>34,359,738,368 B <br/>0.0313 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/1900x" title="amd/ryzen threadripper/1900x">1900X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;494.10 £&amp;#160;444.69 ¥&amp;#160;56,728.17"><span class="smwtext">$ 549.00</span><div class="smwttcontent">€ 494.10 <br/>£ 444.69 <br/>¥ 56,728.17 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>31 August 2017</td><td>Ryzen Threadripper</td><td>Whitehaven</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/1920x" title="amd/ryzen threadripper/1920x">1920X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;719.10 £&amp;#160;647.19 ¥&amp;#160;82,560.67"><span class="smwtext">$ 799.00</span><div class="smwttcontent">€ 719.10 <br/>£ 647.19 <br/>¥ 82,560.67 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 August 2017</td><td>Ryzen Threadripper</td><td>Whitehaven</td><td>12</td><td>24</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,179,648&amp;#160;B 1.125&amp;#160;MiB"><span class="smwtext">1,152 KiB</span><div class="smwttcontent">1,179,648 B <br/>1.125 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/1950x" title="amd/ryzen threadripper/1950x">1950X</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;899.10 £&amp;#160;809.19 ¥&amp;#160;103,226.67"><span class="smwtext">$ 999.00</span><div class="smwttcontent">€ 899.10 <br/>£ 809.19 <br/>¥ 103,226.67 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>10 August 2017</td><td>Ryzen Threadripper</td><td>Whitehaven</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✘</b></td><td><b>✘</b></td></tr>
<tr class="comptable-header comptable-header-sep"><th> </th><th colspan="25"><a href="/wiki/Multiprocessors" class="mw-redirect" title="Multiprocessors">Multiprocessors</a> (dual-socket)</th></tr>
<tr><td><a href="/wiki/amd/epyc/7251" title="amd/epyc/7251">7251</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;516.60 £&amp;#160;464.94 ¥&amp;#160;59,311.42"><span class="smwtext">$ 574.00</span><div class="smwttcontent">€ 516.60 <br/>£ 464.94 <br/>¥ 59,311.42 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="120,000&amp;#160;mW 0.161&amp;#160;hp 0.12&amp;#160;kW"><span class="smwtext">120 W</span><div class="smwttcontent">120,000 mW <br/>0.161 hp <br/>0.12 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7261" title="amd/epyc/7261">7261</a></td><td></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>14 June 2018</td><td>EPYC</td><td>Naples</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="786,432&amp;#160;B 0.75&amp;#160;MiB"><span class="smwtext">768 KiB</span><div class="smwttcontent">786,432 B <br/>0.75 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,500&amp;#160;MHz 2,500,000&amp;#160;kHz"><span class="smwtext">2.5 GHz</span><div class="smwttcontent">2,500 MHz <br/>2,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7281" title="amd/epyc/7281">7281</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;585.00 £&amp;#160;526.50 ¥&amp;#160;67,164.50"><span class="smwtext">$ 650.00</span><div class="smwttcontent">€ 585.00 <br/>£ 526.50 <br/>¥ 67,164.50 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7 GHz</span><div class="smwttcontent">2,700 MHz <br/>2,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7301" title="amd/epyc/7301">7301</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;742.50 £&amp;#160;668.25 ¥&amp;#160;85,247.25"><span class="smwtext">$ 825.00</span><div class="smwttcontent">€ 742.50 <br/>£ 668.25 <br/>¥ 85,247.25 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7 GHz</span><div class="smwttcontent">2,700 MHz <br/>2,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7351" title="amd/epyc/7351">7351</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;990.00 £&amp;#160;891.00 ¥&amp;#160;113,663.00"><span class="smwtext">$ 1,100.00</span><div class="smwttcontent">€ 990.00 <br/>£ 891.00 <br/>¥ 113,663.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7371" title="amd/epyc/7371">7371</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,395.00 £&amp;#160;1,255.50 ¥&amp;#160;160,161.50"><span class="smwtext">$ 1,550.00</span><div class="smwttcontent">€ 1,395.00 <br/>£ 1,255.50 <br/>¥ 160,161.50 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>2019</td><td>EPYC</td><td>Naples</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB"><span class="smwtext">1,536 KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="200,000&amp;#160;mW 0.268&amp;#160;hp 0.2&amp;#160;kW"><span class="smwtext">200 W</span><div class="smwttcontent">200,000 mW <br/>0.268 hp <br/>0.2 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7401" title="amd/epyc/7401">7401</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,665.00 £&amp;#160;1,498.50 ¥&amp;#160;191,160.50"><span class="smwtext">$ 1,850.00</span><div class="smwttcontent">€ 1,665.00 <br/>£ 1,498.50 <br/>¥ 191,160.50 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="12,288&amp;#160;KiB 12,582,912&amp;#160;B 0.0117&amp;#160;GiB"><span class="smwtext">12 MiB</span><div class="smwttcontent">12,288 KiB <br/>12,582,912 B <br/>0.0117 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,359,296&amp;#160;B 2.25&amp;#160;MiB"><span class="smwtext">2,304 KiB</span><div class="smwttcontent">2,359,296 B <br/>2.25 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7451" title="amd/epyc/7451">7451</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,160.00 £&amp;#160;1,944.00 ¥&amp;#160;247,992.00"><span class="smwtext">$ 2,400.00</span><div class="smwttcontent">€ 2,160.00 <br/>£ 1,944.00 <br/>¥ 247,992.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="12,288&amp;#160;KiB 12,582,912&amp;#160;B 0.0117&amp;#160;GiB"><span class="smwtext">12 MiB</span><div class="smwttcontent">12,288 KiB <br/>12,582,912 B <br/>0.0117 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,359,296&amp;#160;B 2.25&amp;#160;MiB"><span class="smwtext">2,304 KiB</span><div class="smwttcontent">2,359,296 B <br/>2.25 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,300&amp;#160;MHz 2,300,000&amp;#160;kHz"><span class="smwtext">2.3 GHz</span><div class="smwttcontent">2,300 MHz <br/>2,300,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7501" title="amd/epyc/7501">7501</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,060.00 £&amp;#160;2,754.00 ¥&amp;#160;351,322.00"><span class="smwtext">$ 3,400.00</span><div class="smwttcontent">€ 3,060.00 <br/>£ 2,754.00 <br/>¥ 351,322.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>32</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,145,728&amp;#160;B 3&amp;#160;MiB"><span class="smwtext">3,072 KiB</span><div class="smwttcontent">3,145,728 B <br/>3 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="155,000&amp;#160;mW 0.208&amp;#160;hp 0.155&amp;#160;kW"><span class="smwtext">155 W</span><div class="smwttcontent">155,000 mW <br/>0.208 hp <br/>0.155 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="170,000&amp;#160;mW 0.228&amp;#160;hp 0.17&amp;#160;kW"><span class="smwtext">170 W</span><div class="smwttcontent">170,000 mW <br/>0.228 hp <br/>0.17 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7551" title="amd/epyc/7551">7551</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,060.00 £&amp;#160;2,754.00 ¥&amp;#160;351,322.00"><span class="smwtext">$ 3,400.00</span><div class="smwttcontent">€ 3,060.00 <br/>£ 2,754.00 <br/>¥ 351,322.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>32</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,145,728&amp;#160;B 3&amp;#160;MiB"><span class="smwtext">3,072 KiB</span><div class="smwttcontent">3,145,728 B <br/>3 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,000&amp;#160;MHz 2,000,000&amp;#160;kHz"><span class="smwtext">2 GHz</span><div class="smwttcontent">2,000 MHz <br/>2,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr><tr><td><a href="/wiki/amd/epyc/7601" title="amd/epyc/7601">7601</a></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,780.00 £&amp;#160;3,402.00 ¥&amp;#160;433,986.00"><span class="smwtext">$ 4,200.00</span><div class="smwttcontent">€ 3,780.00 <br/>£ 3,402.00 <br/>¥ 433,986.00 <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm"><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td><td>20 June 2017</td><td>EPYC</td><td>Naples</td><td>32</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,145,728&amp;#160;B 3&amp;#160;MiB"><span class="smwtext">3,072 KiB</span><div class="smwttcontent">3,145,728 B <br/>3 MiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,097,152&amp;#160;MiB 2,147,483,648&amp;#160;KiB 2,199,023,255,552&amp;#160;B 2&amp;#160;TiB"><span class="smwtext">2,048 GiB</span><div class="smwttcontent">2,097,152 MiB <br/>2,147,483,648 KiB <br/>2,199,023,255,552 B <br/>2 TiB <br/></div></span></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✘</b></td><td><b>✔</b></td><td><b>✔</b></td><td><b>✔</b></td></tr>
<tr class="comptable-header"><th>Count: 79</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Designers">Designers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=66" title="Edit section: Designers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Mike Clark, chief architect</li></ul>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=67" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> IEEE Hot Chips 28 Symposium (HCS) 2016</li>
<li> AMD x86 Memory Encryption Technologies, Linux Security Summit 2016, David Kaplan, Security Architect, August 25, 2016</li>
<li> Lisa Su, AMD CEO, AMD: New Horizon Live Event</li>
<li> Lisa Su, AMD CEO, AMD Annual Meeting of Shareholders Q4 2016</li>
<li> Meet the AMD Experts - AMD Monthly Partner Training, January 2017</li>
<li> IEEE ISSCC 2017</li>
<li> AMD &#39;Tech Day&#39;, February 22, 2017</li>
<li> AMD Infinity Fabric introduction by Mark Papermaster, April 6, 2017</li>
<li> AMD Zen at GDC 2017, March 3, 2017</li>
<li> AMD 2017 Financial Analyst Day, May 16, 2017</li>
<li> AMD EPYC Tech Day, June 20, 2017</li>
<li> IEEE Hot Chips 29 Symposium (HCS) 2017</li>
<li> AMD Ryzen Processor With Radeon Vega Graphics, October, 2017</li>
<li> IEEE ISSCC 2018</li>
<li> Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors</li></ul>
<h2><span class="mw-headline" id="Documents">Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=68" title="Edit section: Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/File:amd-ryzen-cpu-optimization.pdf" title="File:amd-ryzen-cpu-optimization.pdf">AMD Ryzen CPU Optimization</a></li>
<li> <a href="/wiki/File:AMD-Ryzen-Processor-and-AMD-Ryzen-Master-Overclocking-Users-Guide.pdf" title="File:AMD-Ryzen-Processor-and-AMD-Ryzen-Master-Overclocking-Users-Guide.pdf">AMD Ryzen processors Master Overclocking User Guide</a></li>
<li> <a href="/wiki/File:amd_financial_analyst_day_2017_-_datacenter.pdf" title="File:amd financial analyst day 2017 - datacenter.pdf">AMD Financial Analyst Day 2017 - Datacenter</a></li>
<li> <a href="/wiki/AMD_EPYC" class="mw-redirect" title="AMD EPYC">AMD EPYC</a>
<ul><li> <a href="/wiki/File:AMD_EPYC_7000-series_Product_Brief.pdf" title="File:AMD EPYC 7000-series Product Brief.pdf">AMD EPYC 7000-series Product Brief</a>, June 2017</li>
<li> <a href="/wiki/File:amd_epyc_performance_brief.pdf" title="File:amd epyc performance brief.pdf">AMD EPYC Performance Brief</a>, June 2017</li>
<li> <a href="/wiki/File:amd_epyc_solution_brief.pdf" title="File:amd epyc solution brief.pdf">AMD EPYC Solution Brief</a>, June 2017</li></ul></li>
<li> <a href="/wiki/File:amd_x86_memory_encryption_technology.pdf" title="File:amd x86 memory encryption technology.pdf">AMD x86 Memory Encryption Technologies</a>, David Kaplan, Security Architect, LSS 2016 August 25, 2016</li></ul>
<h3><span class="mw-headline" id="Manuals">Manuals</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=69" title="Edit section: Manuals">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> <a href="/wiki/File:56255_OSRR.pdf" title="File:56255 OSRR.pdf">Open-Source Register Reference For AMD Family 17h Processors</a></li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/microarchitectures/zen&amp;action=edit&amp;section=70" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/intel/kaby_lake" class="mw-redirect" title="intel/kaby lake">Kaby Lake</a></li>
<li> <a href="/wiki/intel/cannon_lake" class="mw-redirect" title="intel/cannon lake">Cannon Lake</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:10268-0!*!0!default!!en!5!* and timestamp 20240814061326 and revision id 101829
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=amd/microarchitectures/zen&amp;oldid=101829">/w/index.php?title=amd/microarchitectures/zen&amp;oldid=101829</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_amd" title="Category:cpu microarchitectures by amd">cpu microarchitectures by amd</a></li><li><a href="/wiki/Category:microarchitectures_by_amd" title="Category:microarchitectures by amd">microarchitectures by amd</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden category: <ul><li><a href="/wiki/Category:Articles_with_empty_sections" title="Category:Articles with empty sections">Articles with empty sections</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:amd-2Fmicroarchitectures-2Fzen" title="Special:Browse/:amd-2Fmicroarchitectures-2Fzen">Zen - Microarchitectures - AMD</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/amd/microarchitectures/zen" title="Special:ExportRDF/amd/microarchitectures/zen">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Zen  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Zen" title="Special:SearchByProperty/:codename/Zen">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/4" title="Special:SearchByProperty/:core-20count/4">+</a></span>, 6  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/6" title="Special:SearchByProperty/:core-20count/6">+</a></span>, 8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/8" title="Special:SearchByProperty/:core-20count/8">+</a></span>, 16  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/16" title="Special:SearchByProperty/:core-20count/16">+</a></span>, 24  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/24" title="Special:SearchByProperty/:core-20count/24">+</a></span>, 32  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/32" title="Special:SearchByProperty/:core-20count/32">+</a></span> and 12  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/12" title="Special:SearchByProperty/:core-20count/12">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">AMD  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/AMD" title="Special:SearchByProperty/:designer/AMD">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">March 2, 2017  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2-20March-202017" title="Special:SearchByProperty/:first-20launched/2-20March-202017">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">amd/microarchitectures/zen  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/amd-2Fmicroarchitectures-2Fzen" title="Special:SearchByProperty/:full-20page-20name/amd-2Fmicroarchitectures-2Fzen">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">GlobalFoundries  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/GlobalFoundries" title="Special:SearchByProperty/:manufacturer/GlobalFoundries">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Zen  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Zen" title="Special:SearchByProperty/:name/Zen">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:pipeline_stages" title="Property:pipeline stages">pipeline stages</a></td><td class="smwprops">19  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:pipeline-20stages/19" title="Special:SearchByProperty/:pipeline-20stages/19">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">14 nm (0.014 μm, 1.4e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/14-20nm" title="Special:SearchByProperty/:process/14-20nm">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 9 June 2023, at 15:27.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":186});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<span id="ezoic-pub-ad-placeholder-0"></span><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>