{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720428595117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720428595118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:19:54 2024 " "Processing started: Mon Jul 08 14:19:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720428595118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720428595118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720428595118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720428595597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator_toplevel_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator_toplevel_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator_toplevel_2 " "Found entity 1: accelerator_toplevel_2" {  } { { "accelerator_toplevel_2.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder9 " "Found entity 1: potential_adder9" {  } { { "../rtl/potential_adder9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay9 " "Found entity 1: potential_decay9" {  } { { "../rtl/potential_decay9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac9 " "Found entity 1: mac9" {  } { { "../rtl/mac9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac9.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder8 " "Found entity 1: potential_adder8" {  } { { "../rtl/potential_adder8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay8 " "Found entity 1: potential_decay8" {  } { { "../rtl/potential_decay8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac8 " "Found entity 1: mac8" {  } { { "../rtl/mac8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder7 " "Found entity 1: potential_adder7" {  } { { "../rtl/potential_adder7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay7 " "Found entity 1: potential_decay7" {  } { { "../rtl/potential_decay7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac7 " "Found entity 1: mac7" {  } { { "../rtl/mac7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac7.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder6 " "Found entity 1: potential_adder6" {  } { { "../rtl/potential_adder6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac6 " "Found entity 1: mac6" {  } { { "../rtl/mac6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac6.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay6 " "Found entity 1: potential_decay6" {  } { { "../rtl/potential_decay6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder5 " "Found entity 1: potential_adder5" {  } { { "../rtl/potential_adder5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay5 " "Found entity 1: potential_decay5" {  } { { "../rtl/potential_decay5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac5 " "Found entity 1: mac5" {  } { { "../rtl/mac5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder4 " "Found entity 1: potential_adder4" {  } { { "../rtl/potential_adder4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay4 " "Found entity 1: potential_decay4" {  } { { "../rtl/potential_decay4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac4 " "Found entity 1: mac4" {  } { { "../rtl/mac4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder3 " "Found entity 1: potential_adder3" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay3 " "Found entity 1: potential_decay3" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac3 " "Found entity 1: mac3" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder2 " "Found entity 1: potential_adder2" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay2 " "Found entity 1: potential_decay2" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac2 " "Found entity 1: mac2" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder1 " "Found entity 1: potential_adder1" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay1 " "Found entity 1: potential_decay1" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac1 " "Found entity 1: mac1" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_test " "Found entity 1: network_interface_test" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_new " "Found entity 1: network_interface_new" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_test " "Found entity 1: potential_adder_test" {  } { { "../rtl/potential_adder_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder " "Found entity 1: potential_adder" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../rtl/comparator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "significand Significand Priority_Encoder.v(11) " "Verilog HDL Declaration information at Priority_Encoder.v(11): object \"significand\" differs only in case from object \"Significand\" in the same scope" {  } { { "../rtl/Priority_Encoder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Priority_Encoder.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720428595819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../rtl/Priority_Encoder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Priority_Encoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_test " "Found entity 1: potential_decay_test" {  } { { "../rtl/potential_decay_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay " "Found entity 1: potential_decay" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "../rtl/Multiplication.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Multiplication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_TESTBENCH " "Found entity 1: mac_TESTBENCH" {  } { { "../rtl/mac_TESTBENCH.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac_TESTBENCH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/addition_subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/addition_subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addition_Subtraction " "Found entity 1: Addition_Subtraction" {  } { { "../rtl/Addition_Subtraction.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Addition_Subtraction.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator_toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator_toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator_toplevel " "Found entity 1: accelerator_toplevel" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720428595853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720428595853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerator_toplevel " "Elaborating entity \"accelerator_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720428595970 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK network_interface_test inst30 " "Port \"CLK\" of type network_interface_test and instance \"inst30\" is missing source signal" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 3824 4024 1176 "inst30" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1720428596020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out4 " "Pin \"out4\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 920 4408 4584 936 "out4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out5 " "Pin \"out5\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 936 4408 4584 952 "out5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out6 " "Pin \"out6\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 952 4408 4584 968 "out6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out7 " "Pin \"out7\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 968 4408 4584 984 "out7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out8 " "Pin \"out8\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 984 4408 4584 1000 "out8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out9 " "Pin \"out9\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1000 4408 4584 1016 "out9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720428596023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_test network_interface_test:inst30 " "Elaborating entity \"network_interface_test\" for hierarchy \"network_interface_test:inst30\"" {  } { { "accelerator_toplevel.bdf" "inst30" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 3824 4024 1176 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596047 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sourceout4 network_interface_test.v(10) " "Output port \"sourceout4\" at network_interface_test.v(10) has no driver" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596049 "|accelerator_toplevel|network_interface_test:inst30"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done network_interface_test.v(7) " "Output port \"done\" at network_interface_test.v(7) has no driver" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596049 "|accelerator_toplevel|network_interface_test:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_new network_interface_test:inst30\|network_interface_new:my_status\[0\].ni " "Elaborating entity \"network_interface_new\" for hierarchy \"network_interface_test:inst30\|network_interface_new:my_status\[0\].ni\"" {  } { { "../rtl/network_interface_test.v" "my_status\[0\].ni" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(135) " "Verilog HDL assignment warning at network_interface.v(135): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596175 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(132) " "Verilog HDL assignment warning at network_interface.v(132): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"i1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lock1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"lock1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"j1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(157) " "Verilog HDL Always Construct warning at network_interface.v(157): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(164) " "Verilog HDL Always Construct warning at network_interface.v(164): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(171) " "Verilog HDL Always Construct warning at network_interface.v(171): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(178) " "Verilog HDL Always Construct warning at network_interface.v(178): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(185) " "Verilog HDL Always Construct warning at network_interface.v(185): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(192) " "Verilog HDL Always Construct warning at network_interface.v(192): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(199) " "Verilog HDL Always Construct warning at network_interface.v(199): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(206) " "Verilog HDL Always Construct warning at network_interface.v(206): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output0 network_interface.v(13) " "Output port \"output0\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output1 network_interface.v(13) " "Output port \"output1\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output2 network_interface.v(13) " "Output port \"output2\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output3 network_interface.v(13) " "Output port \"output3\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596176 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output4 network_interface.v(13) " "Output port \"output4\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output5 network_interface.v(14) " "Output port \"output5\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output6 network_interface.v(14) " "Output port \"output6\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output7 network_interface.v(14) " "Output port \"output7\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output8 network_interface.v(14) " "Output port \"output8\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output9 network_interface.v(15) " "Output port \"output9\" at network_interface.v(15) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596177 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596178 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596179 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596180 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596180 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596180 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596180 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596180 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596181 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596182 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596183 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596184 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.1 network_interface.v(131) " "Inferred latch for \"lock1.1\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.0 network_interface.v(131) " "Inferred latch for \"lock1.0\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596185 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst\"" {  } { { "accelerator_toplevel.bdf" "inst" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 -520 -344 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder potential_adder:inst5 " "Elaborating entity \"potential_adder\" for hierarchy \"potential_adder:inst5\"" {  } { { "accelerator_toplevel.bdf" "inst5" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1200 848 1120 1472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596198 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold_adder_0 potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"v_threshold_adder_0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596199 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"final_potential\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder.v(24) " "Output port \"done\" at potential_adder.v(24) has no driver" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[0\] potential_adder.v(136) " "Inferred latch for \"final_potential\[0\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[1\] potential_adder.v(136) " "Inferred latch for \"final_potential\[1\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[2\] potential_adder.v(136) " "Inferred latch for \"final_potential\[2\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[3\] potential_adder.v(136) " "Inferred latch for \"final_potential\[3\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[4\] potential_adder.v(136) " "Inferred latch for \"final_potential\[4\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[5\] potential_adder.v(136) " "Inferred latch for \"final_potential\[5\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[6\] potential_adder.v(136) " "Inferred latch for \"final_potential\[6\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[7\] potential_adder.v(136) " "Inferred latch for \"final_potential\[7\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[8\] potential_adder.v(136) " "Inferred latch for \"final_potential\[8\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[9\] potential_adder.v(136) " "Inferred latch for \"final_potential\[9\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[10\] potential_adder.v(136) " "Inferred latch for \"final_potential\[10\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[11\] potential_adder.v(136) " "Inferred latch for \"final_potential\[11\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[12\] potential_adder.v(136) " "Inferred latch for \"final_potential\[12\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[13\] potential_adder.v(136) " "Inferred latch for \"final_potential\[13\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[14\] potential_adder.v(136) " "Inferred latch for \"final_potential\[14\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[15\] potential_adder.v(136) " "Inferred latch for \"final_potential\[15\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596200 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[16\] potential_adder.v(136) " "Inferred latch for \"final_potential\[16\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[17\] potential_adder.v(136) " "Inferred latch for \"final_potential\[17\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[18\] potential_adder.v(136) " "Inferred latch for \"final_potential\[18\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[19\] potential_adder.v(136) " "Inferred latch for \"final_potential\[19\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[20\] potential_adder.v(136) " "Inferred latch for \"final_potential\[20\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[21\] potential_adder.v(136) " "Inferred latch for \"final_potential\[21\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[22\] potential_adder.v(136) " "Inferred latch for \"final_potential\[22\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[23\] potential_adder.v(136) " "Inferred latch for \"final_potential\[23\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[24\] potential_adder.v(136) " "Inferred latch for \"final_potential\[24\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[25\] potential_adder.v(136) " "Inferred latch for \"final_potential\[25\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[26\] potential_adder.v(136) " "Inferred latch for \"final_potential\[26\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[27\] potential_adder.v(136) " "Inferred latch for \"final_potential\[27\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[28\] potential_adder.v(136) " "Inferred latch for \"final_potential\[28\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[29\] potential_adder.v(136) " "Inferred latch for \"final_potential\[29\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[30\] potential_adder.v(136) " "Inferred latch for \"final_potential\[30\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[31\] potential_adder.v(136) " "Inferred latch for \"final_potential\[31\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder.v(136) " "Inferred latch for \"model.00\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[0\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[0\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[1\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[1\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[2\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[2\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[3\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[3\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[4\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[4\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596201 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[5\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[5\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[6\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[6\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[7\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[7\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[8\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[8\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[9\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[9\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[10\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[10\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[11\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[11\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[12\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[12\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[13\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[13\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[14\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[14\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[15\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[15\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[16\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[16\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[17\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[17\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[18\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[18\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[19\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[19\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[20\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[20\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[21\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[21\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[22\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[22\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[23\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[23\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[24\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[24\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[25\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[25\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[26\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[26\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[27\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[27\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596202 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[28\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[28\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596203 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[29\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[29\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596203 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[30\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[30\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596203 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[31\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[31\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596203 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition_Subtraction potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0 " "Elaborating entity \"Addition_Subtraction\" for hierarchy \"potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\"" {  } { { "../rtl/potential_adder.v" "Addition_Subtraction_0_adder_0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\|priority_encoder:pe " "Elaborating entity \"priority_encoder\" for hierarchy \"potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\|priority_encoder:pe\"" {  } { { "../rtl/Addition_Subtraction.v" "pe" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Addition_Subtraction.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator potential_adder:inst5\|comparator:comparator_2_adder_0 " "Elaborating entity \"comparator\" for hierarchy \"potential_adder:inst5\|comparator:comparator_2_adder_0\"" {  } { { "../rtl/potential_adder.v" "comparator_2_adder_0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay potential_decay:inst3 " "Elaborating entity \"potential_decay\" for hierarchy \"potential_decay:inst3\"" {  } { { "accelerator_toplevel.bdf" "inst3" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1464 176 464 1704 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_addressmac0 potential_decay.v(45) " "Verilog HDL or VHDL warning at potential_decay.v(45): object \"neuron_addressmac0\" assigned a value but never read" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596222 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay potential_decay.v(79) " "Verilog HDL Always Construct warning at potential_decay.v(79): variable \"set_decay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay.v(77) " "Verilog HDL Always Construct warning at potential_decay.v(77): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modelmac0 potential_decay.v(77) " "Verilog HDL Always Construct warning at potential_decay.v(77): inferring latch(es) for variable \"modelmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(138) " "Verilog HDL Always Construct warning at potential_decay.v(138): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(139) " "Verilog HDL Always Construct warning at potential_decay.v(139): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(140) " "Verilog HDL Always Construct warning at potential_decay.v(140): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay.v(142) " "Verilog HDL Always Construct warning at potential_decay.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(146) " "Verilog HDL assignment warning at potential_decay.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(161) " "Verilog HDL assignment warning at potential_decay.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(166) " "Verilog HDL assignment warning at potential_decay.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(171) " "Verilog HDL assignment warning at potential_decay.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(177) " "Verilog HDL assignment warning at potential_decay.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(178) " "Verilog HDL assignment warning at potential_decay.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4mac0 potential_decay.v(179) " "Verilog HDL Always Construct warning at potential_decay.v(179): variable \"result_divide_by_2_plus_4mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(184) " "Verilog HDL assignment warning at potential_decay.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"signmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissamac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"mantissamac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596223 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponentmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"adjusted_exponentmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay_LIFmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"output_potential_decay_LIFmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0_divided_by_2 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0_divided_by_4 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2mac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"number_divided_by_2mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4mac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"number_divided_by_4mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modelmac0 potential_decay.v(194) " "Verilog HDL Always Construct warning at potential_decay.v(194): variable \"modelmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay.v(18) " "Output port \"done\" at potential_decay.v(18) has no driver" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[0\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[1\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[2\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596224 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[3\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[4\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[5\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[6\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[7\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[8\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[9\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[10\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[11\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[12\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[13\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[14\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[15\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[16\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[17\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[18\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[19\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[20\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[21\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[22\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[23\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[24\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596225 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[25\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[26\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[27\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[28\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[29\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[30\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[31\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[0\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[1\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[2\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[3\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[4\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[5\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[6\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[7\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[8\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[9\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[10\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[11\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[12\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[13\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[14\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[15\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596226 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[16\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[17\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[18\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[19\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[20\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[21\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[22\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[23\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[24\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[25\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[26\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[27\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[28\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[29\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[30\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[31\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[0\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[1\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[2\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[3\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596227 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[4\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[5\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[6\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[7\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[8\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[9\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[10\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[11\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[12\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[13\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[14\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[15\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[16\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[17\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[18\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[19\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[20\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596228 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[21\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[22\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[23\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[24\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[25\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[26\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[27\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[28\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[29\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[30\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[31\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modelmac0.00 potential_decay.v(85) " "Inferred latch for \"modelmac0.00\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay.v(85) " "Inferred latch for \"decay_rate.1000\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay.v(85) " "Inferred latch for \"decay_rate.0100\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay.v(85) " "Inferred latch for \"decay_rate.0011\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay.v(85) " "Inferred latch for \"decay_rate.0010\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay.v(85) " "Inferred latch for \"decay_rate.0001\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596229 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:inst16 " "Elaborating entity \"mac\" for hierarchy \"mac:inst16\"" {  } { { "accelerator_toplevel.bdf" "inst16" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 928 184 400 1168 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weightsmac0 mac.v(40) " "Verilog HDL or VHDL warning at mac.v(40): object \"weightsmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weightmac0 mac.v(42) " "Verilog HDL or VHDL warning at mac.v(42): object \"accumulated_weightmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weightmac0 mac.v(43) " "Verilog HDL or VHDL warning at mac.v(43): object \"considered_weightmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac mac.v(114) " "Verilog HDL Always Construct warning at mac.v(114): variable \"clear_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(116) " "Verilog HDL Always Construct warning at mac.v(116): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(117) " "Verilog HDL Always Construct warning at mac.v(117): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(118) " "Verilog HDL Always Construct warning at mac.v(118): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(119) " "Verilog HDL Always Construct warning at mac.v(119): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(120) " "Verilog HDL Always Construct warning at mac.v(120): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac mac.v(180) " "Verilog HDL Always Construct warning at mac.v(180): variable \"clear_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clearmac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"flip_clearmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikesmac0mac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"incomingspikesmac0mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikesmac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"spikesmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596236 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac mac.v(219) " "Verilog HDL Always Construct warning at mac.v(219): variable \"set_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source mac.v(223) " "Verilog HDL Always Construct warning at mac.v(223): variable \"set_source\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_addressmac0 mac.v(217) " "Verilog HDL Always Construct warning at mac.v(217): inferring latch(es) for variable \"source_addressmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addressmac0esmac0\[1..4\] 0 mac.v(41) " "Net \"source_addressmac0esmac0\[1..4\]\" at mac.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac.v(28) " "Output port \"done\" at mac.v(28) has no driver" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[0\] mac.v(223) " "Inferred latch for \"source_addressmac0\[0\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[1\] mac.v(223) " "Inferred latch for \"source_addressmac0\[1\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[2\] mac.v(223) " "Inferred latch for \"source_addressmac0\[2\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[3\] mac.v(223) " "Inferred latch for \"source_addressmac0\[3\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[4\] mac.v(223) " "Inferred latch for \"source_addressmac0\[4\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[5\] mac.v(223) " "Inferred latch for \"source_addressmac0\[5\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[6\] mac.v(223) " "Inferred latch for \"source_addressmac0\[6\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596237 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[7\] mac.v(223) " "Inferred latch for \"source_addressmac0\[7\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[8\] mac.v(223) " "Inferred latch for \"source_addressmac0\[8\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[9\] mac.v(223) " "Inferred latch for \"source_addressmac0\[9\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[10\] mac.v(223) " "Inferred latch for \"source_addressmac0\[10\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[11\] mac.v(223) " "Inferred latch for \"source_addressmac0\[11\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac.v(114) " "Inferred latch for \"macoutput9\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac.v(114) " "Inferred latch for \"macoutput8\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac.v(114) " "Inferred latch for \"macoutput7\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac.v(114) " "Inferred latch for \"macoutput6\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac.v(114) " "Inferred latch for \"macoutput5\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac.v(114) " "Inferred latch for \"macoutput4\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac.v(114) " "Inferred latch for \"macoutput3\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac.v(114) " "Inferred latch for \"macoutput2\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac.v(114) " "Inferred latch for \"macoutput1\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac.v(114) " "Inferred latch for \"macoutput0\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[0\] mac.v(114) " "Inferred latch for \"mult_output\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[1\] mac.v(114) " "Inferred latch for \"mult_output\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[2\] mac.v(114) " "Inferred latch for \"mult_output\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[3\] mac.v(114) " "Inferred latch for \"mult_output\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596238 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[4\] mac.v(114) " "Inferred latch for \"mult_output\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[5\] mac.v(114) " "Inferred latch for \"mult_output\[5\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[6\] mac.v(114) " "Inferred latch for \"mult_output\[6\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[7\] mac.v(114) " "Inferred latch for \"mult_output\[7\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[8\] mac.v(114) " "Inferred latch for \"mult_output\[8\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[9\] mac.v(114) " "Inferred latch for \"mult_output\[9\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[10\] mac.v(114) " "Inferred latch for \"mult_output\[10\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[11\] mac.v(114) " "Inferred latch for \"mult_output\[11\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[12\] mac.v(114) " "Inferred latch for \"mult_output\[12\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[13\] mac.v(114) " "Inferred latch for \"mult_output\[13\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[14\] mac.v(114) " "Inferred latch for \"mult_output\[14\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[15\] mac.v(114) " "Inferred latch for \"mult_output\[15\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[16\] mac.v(114) " "Inferred latch for \"mult_output\[16\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[17\] mac.v(114) " "Inferred latch for \"mult_output\[17\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[18\] mac.v(114) " "Inferred latch for \"mult_output\[18\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[19\] mac.v(114) " "Inferred latch for \"mult_output\[19\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[20\] mac.v(114) " "Inferred latch for \"mult_output\[20\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[21\] mac.v(114) " "Inferred latch for \"mult_output\[21\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[22\] mac.v(114) " "Inferred latch for \"mult_output\[22\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[23\] mac.v(114) " "Inferred latch for \"mult_output\[23\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[24\] mac.v(114) " "Inferred latch for \"mult_output\[24\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[25\] mac.v(114) " "Inferred latch for \"mult_output\[25\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[26\] mac.v(114) " "Inferred latch for \"mult_output\[26\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596239 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[27\] mac.v(114) " "Inferred latch for \"mult_output\[27\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[28\] mac.v(114) " "Inferred latch for \"mult_output\[28\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[29\] mac.v(114) " "Inferred latch for \"mult_output\[29\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[30\] mac.v(114) " "Inferred latch for \"mult_output\[30\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[31\] mac.v(114) " "Inferred latch for \"mult_output\[31\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[0\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[1\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[2\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[3\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[4\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[5\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[5\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[6\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[6\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[7\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[7\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[8\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[8\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[9\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[9\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[10\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[10\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[11\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[11\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[0\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596240 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[1\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596241 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[2\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596241 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[3\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596241 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[4\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596241 "|accelerator_toplevel|mac:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder1 potential_adder1:inst23 " "Elaborating entity \"potential_adder1\" for hierarchy \"potential_adder1:inst23\"" {  } { { "accelerator_toplevel.bdf" "inst23" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2104 784 1064 2376 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596243 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential1 potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"final_potential1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder1.v(23) " "Output port \"done\" at potential_adder1.v(23) has no driver" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[0\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[0\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[1\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[1\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[2\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[2\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[3\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[3\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[4\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[4\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[5\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[5\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[6\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[6\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596244 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[7\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[7\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[8\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[8\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[9\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[9\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[10\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[10\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[11\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[11\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[12\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[12\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[13\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[13\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[14\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[14\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[15\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[15\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[16\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[16\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[17\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[17\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[18\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[18\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[19\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[19\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[20\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[20\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[21\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[21\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[22\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[22\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[23\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[23\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[24\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[24\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[25\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[25\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[26\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[26\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596245 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[27\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[27\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[28\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[28\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[29\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[29\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[30\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[30\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[31\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[31\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder1.v(131) " "Inferred latch for \"model.00\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596246 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596247 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay1 potential_decay1:inst20 " "Elaborating entity \"potential_decay1\" for hierarchy \"potential_decay1:inst20\"" {  } { { "accelerator_toplevel.bdf" "inst20" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2320 192 488 2560 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay1.v(43) " "Verilog HDL or VHDL warning at potential_decay1.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596271 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay1 potential_decay1.v(77) " "Verilog HDL Always Construct warning at potential_decay1.v(77): variable \"set_decay1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay1.v(75) " "Verilog HDL Always Construct warning at potential_decay1.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay1.v(75) " "Verilog HDL Always Construct warning at potential_decay1.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(138) " "Verilog HDL Always Construct warning at potential_decay1.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(139) " "Verilog HDL Always Construct warning at potential_decay1.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(140) " "Verilog HDL Always Construct warning at potential_decay1.v(140): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay1.v(142) " "Verilog HDL Always Construct warning at potential_decay1.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(146) " "Verilog HDL assignment warning at potential_decay1.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(161) " "Verilog HDL assignment warning at potential_decay1.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(166) " "Verilog HDL assignment warning at potential_decay1.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596272 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(171) " "Verilog HDL assignment warning at potential_decay1.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(177) " "Verilog HDL assignment warning at potential_decay1.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(178) " "Verilog HDL assignment warning at potential_decay1.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay1.v(179) " "Verilog HDL Always Construct warning at potential_decay1.v(179): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(184) " "Verilog HDL assignment warning at potential_decay1.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay1_LIF potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"output_potential_decay1_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596273 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay1.v(194) " "Verilog HDL Always Construct warning at potential_decay1.v(194): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay1.v(17) " "Output port \"done\" at potential_decay1.v(17) has no driver" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596274 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596275 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596276 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596277 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596278 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[0\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[1\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596279 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[2\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[3\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[4\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[5\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[6\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[7\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[8\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[9\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[10\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[11\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[12\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[13\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596280 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[14\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[15\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[16\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[17\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[18\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[19\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[20\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[21\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[22\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[23\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[24\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[25\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596281 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[26\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[27\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[28\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[29\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[30\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[31\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay1.v(83) " "Inferred latch for \"model.00\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay1.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596282 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac1 mac1:inst18 " "Elaborating entity \"mac1\" for hierarchy \"mac1:inst18\"" {  } { { "accelerator_toplevel.bdf" "inst18" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1864 200 424 2104 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac1.v(38) " "Verilog HDL or VHDL warning at mac1.v(38): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac1.v(40) " "Verilog HDL or VHDL warning at mac1.v(40): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac1.v(41) " "Verilog HDL or VHDL warning at mac1.v(41): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac1 mac1.v(111) " "Verilog HDL Always Construct warning at mac1.v(111): variable \"clear_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(113) " "Verilog HDL Always Construct warning at mac1.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(114) " "Verilog HDL Always Construct warning at mac1.v(114): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596292 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(115) " "Verilog HDL Always Construct warning at mac1.v(115): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(116) " "Verilog HDL Always Construct warning at mac1.v(116): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(117) " "Verilog HDL Always Construct warning at mac1.v(117): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac1 mac1.v(177) " "Verilog HDL Always Construct warning at mac1.v(177): variable \"clear_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output1 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"mult_output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596293 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac1 mac1.v(217) " "Verilog HDL Always Construct warning at mac1.v(217): variable \"set_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source1 mac1.v(221) " "Verilog HDL Always Construct warning at mac1.v(221): variable \"set_source1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_address mac1.v(215) " "Verilog HDL Always Construct warning at mac1.v(215): inferring latch(es) for variable \"source_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac1.v(39) " "Net \"source_addresses\[1..4\]\" at mac1.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac1.v(26) " "Output port \"done\" at mac1.v(26) has no driver" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[0\] mac1.v(221) " "Inferred latch for \"source_address\[0\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[1\] mac1.v(221) " "Inferred latch for \"source_address\[1\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[2\] mac1.v(221) " "Inferred latch for \"source_address\[2\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[3\] mac1.v(221) " "Inferred latch for \"source_address\[3\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[4\] mac1.v(221) " "Inferred latch for \"source_address\[4\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[5\] mac1.v(221) " "Inferred latch for \"source_address\[5\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[6\] mac1.v(221) " "Inferred latch for \"source_address\[6\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596294 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[7\] mac1.v(221) " "Inferred latch for \"source_address\[7\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[8\] mac1.v(221) " "Inferred latch for \"source_address\[8\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[9\] mac1.v(221) " "Inferred latch for \"source_address\[9\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[10\] mac1.v(221) " "Inferred latch for \"source_address\[10\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[11\] mac1.v(221) " "Inferred latch for \"source_address\[11\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac1.v(111) " "Inferred latch for \"macoutput9\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac1.v(111) " "Inferred latch for \"macoutput8\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac1.v(111) " "Inferred latch for \"macoutput7\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac1.v(111) " "Inferred latch for \"macoutput6\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac1.v(111) " "Inferred latch for \"macoutput5\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac1.v(111) " "Inferred latch for \"macoutput4\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac1.v(111) " "Inferred latch for \"macoutput3\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac1.v(111) " "Inferred latch for \"macoutput2\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac1.v(111) " "Inferred latch for \"macoutput1\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac1.v(111) " "Inferred latch for \"macoutput0\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[0\] mac1.v(111) " "Inferred latch for \"mult_output1\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[1\] mac1.v(111) " "Inferred latch for \"mult_output1\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596295 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[2\] mac1.v(111) " "Inferred latch for \"mult_output1\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[3\] mac1.v(111) " "Inferred latch for \"mult_output1\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[4\] mac1.v(111) " "Inferred latch for \"mult_output1\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[5\] mac1.v(111) " "Inferred latch for \"mult_output1\[5\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[6\] mac1.v(111) " "Inferred latch for \"mult_output1\[6\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[7\] mac1.v(111) " "Inferred latch for \"mult_output1\[7\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[8\] mac1.v(111) " "Inferred latch for \"mult_output1\[8\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[9\] mac1.v(111) " "Inferred latch for \"mult_output1\[9\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[10\] mac1.v(111) " "Inferred latch for \"mult_output1\[10\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[11\] mac1.v(111) " "Inferred latch for \"mult_output1\[11\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[12\] mac1.v(111) " "Inferred latch for \"mult_output1\[12\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[13\] mac1.v(111) " "Inferred latch for \"mult_output1\[13\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[14\] mac1.v(111) " "Inferred latch for \"mult_output1\[14\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[15\] mac1.v(111) " "Inferred latch for \"mult_output1\[15\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[16\] mac1.v(111) " "Inferred latch for \"mult_output1\[16\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[17\] mac1.v(111) " "Inferred latch for \"mult_output1\[17\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596296 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[18\] mac1.v(111) " "Inferred latch for \"mult_output1\[18\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[19\] mac1.v(111) " "Inferred latch for \"mult_output1\[19\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[20\] mac1.v(111) " "Inferred latch for \"mult_output1\[20\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[21\] mac1.v(111) " "Inferred latch for \"mult_output1\[21\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[22\] mac1.v(111) " "Inferred latch for \"mult_output1\[22\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[23\] mac1.v(111) " "Inferred latch for \"mult_output1\[23\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[24\] mac1.v(111) " "Inferred latch for \"mult_output1\[24\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[25\] mac1.v(111) " "Inferred latch for \"mult_output1\[25\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[26\] mac1.v(111) " "Inferred latch for \"mult_output1\[26\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[27\] mac1.v(111) " "Inferred latch for \"mult_output1\[27\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[28\] mac1.v(111) " "Inferred latch for \"mult_output1\[28\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[29\] mac1.v(111) " "Inferred latch for \"mult_output1\[29\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[30\] mac1.v(111) " "Inferred latch for \"mult_output1\[30\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[31\] mac1.v(111) " "Inferred latch for \"mult_output1\[31\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596297 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac1.v(111) " "Inferred latch for \"incomingspikes\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac1.v(111) " "Inferred latch for \"incomingspikes\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac1.v(111) " "Inferred latch for \"incomingspikes\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac1.v(111) " "Inferred latch for \"incomingspikes\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac1.v(111) " "Inferred latch for \"incomingspikes\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596298 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder2 potential_adder2:inst24 " "Elaborating entity \"potential_adder2\" for hierarchy \"potential_adder2:inst24\"" {  } { { "accelerator_toplevel.bdf" "inst24" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2984 768 1048 3256 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596300 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential2 potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"final_potential2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder2.v(23) " "Output port \"done\" at potential_adder2.v(23) has no driver" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[0\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[0\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[1\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[1\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[2\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[2\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596302 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[3\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[3\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[4\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[4\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[5\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[5\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[6\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[6\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[7\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[7\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[8\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[8\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[9\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[9\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[10\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[10\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[11\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[11\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[12\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[12\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[13\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[13\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[14\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[14\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[15\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[15\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[16\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[16\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[17\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[17\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[18\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[18\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[19\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[19\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596303 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[20\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[20\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[21\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[21\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[22\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[22\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[23\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[23\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[24\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[24\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[25\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[25\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[26\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[26\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[27\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[27\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[28\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[28\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[29\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[29\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[30\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[30\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[31\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[31\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder2.v(134) " "Inferred latch for \"model.00\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596304 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596305 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596306 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay2 potential_decay2:inst22 " "Elaborating entity \"potential_decay2\" for hierarchy \"potential_decay2:inst22\"" {  } { { "accelerator_toplevel.bdf" "inst22" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3144 200 504 3384 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay2.v(43) " "Verilog HDL or VHDL warning at potential_decay2.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay2 potential_decay2.v(77) " "Verilog HDL Always Construct warning at potential_decay2.v(77): variable \"set_decay2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay2.v(75) " "Verilog HDL Always Construct warning at potential_decay2.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay2.v(75) " "Verilog HDL Always Construct warning at potential_decay2.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(137) " "Verilog HDL Always Construct warning at potential_decay2.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(138) " "Verilog HDL Always Construct warning at potential_decay2.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(139) " "Verilog HDL Always Construct warning at potential_decay2.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay2.v(141) " "Verilog HDL Always Construct warning at potential_decay2.v(141): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(145) " "Verilog HDL assignment warning at potential_decay2.v(145): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(160) " "Verilog HDL assignment warning at potential_decay2.v(160): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(165) " "Verilog HDL assignment warning at potential_decay2.v(165): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(170) " "Verilog HDL assignment warning at potential_decay2.v(170): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596323 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(176) " "Verilog HDL assignment warning at potential_decay2.v(176): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(177) " "Verilog HDL assignment warning at potential_decay2.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay2.v(178) " "Verilog HDL Always Construct warning at potential_decay2.v(178): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(183) " "Verilog HDL assignment warning at potential_decay2.v(183): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay2_LIF potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"output_potential_decay2_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay2.v(193) " "Verilog HDL Always Construct warning at potential_decay2.v(193): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596324 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay2.v(17) " "Output port \"done\" at potential_decay2.v(17) has no driver" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596325 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596326 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596327 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[0\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596328 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[1\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[2\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[3\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[4\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[5\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[6\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[7\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[8\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[9\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[10\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[11\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[12\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[13\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[14\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[15\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[16\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[17\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596329 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[18\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[19\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[20\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[21\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[22\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[23\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[24\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[25\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[26\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[27\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[28\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[29\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[30\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[31\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay2.v(83) " "Inferred latch for \"model.00\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay2.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596330 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac2 mac2:inst21 " "Elaborating entity \"mac2\" for hierarchy \"mac2:inst21\"" {  } { { "accelerator_toplevel.bdf" "inst21" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2744 216 440 2984 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac2.v(38) " "Verilog HDL or VHDL warning at mac2.v(38): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596338 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac2.v(40) " "Verilog HDL or VHDL warning at mac2.v(40): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596338 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac2.v(41) " "Verilog HDL or VHDL warning at mac2.v(41): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac2 mac2.v(111) " "Verilog HDL Always Construct warning at mac2.v(111): variable \"clear_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(113) " "Verilog HDL Always Construct warning at mac2.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(114) " "Verilog HDL Always Construct warning at mac2.v(114): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(115) " "Verilog HDL Always Construct warning at mac2.v(115): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(116) " "Verilog HDL Always Construct warning at mac2.v(116): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(117) " "Verilog HDL Always Construct warning at mac2.v(117): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac2 mac2.v(177) " "Verilog HDL Always Construct warning at mac2.v(177): variable \"clear_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output2 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"mult_output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596339 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac2 mac2.v(217) " "Verilog HDL Always Construct warning at mac2.v(217): variable \"set_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source2 mac2.v(221) " "Verilog HDL Always Construct warning at mac2.v(221): variable \"set_source2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_address mac2.v(215) " "Verilog HDL Always Construct warning at mac2.v(215): inferring latch(es) for variable \"source_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac2.v(39) " "Net \"source_addresses\[1..4\]\" at mac2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac2.v(26) " "Output port \"done\" at mac2.v(26) has no driver" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[0\] mac2.v(221) " "Inferred latch for \"source_address\[0\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[1\] mac2.v(221) " "Inferred latch for \"source_address\[1\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[2\] mac2.v(221) " "Inferred latch for \"source_address\[2\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[3\] mac2.v(221) " "Inferred latch for \"source_address\[3\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[4\] mac2.v(221) " "Inferred latch for \"source_address\[4\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596340 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[5\] mac2.v(221) " "Inferred latch for \"source_address\[5\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[6\] mac2.v(221) " "Inferred latch for \"source_address\[6\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[7\] mac2.v(221) " "Inferred latch for \"source_address\[7\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[8\] mac2.v(221) " "Inferred latch for \"source_address\[8\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[9\] mac2.v(221) " "Inferred latch for \"source_address\[9\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[10\] mac2.v(221) " "Inferred latch for \"source_address\[10\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[11\] mac2.v(221) " "Inferred latch for \"source_address\[11\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac2.v(111) " "Inferred latch for \"macoutput9\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac2.v(111) " "Inferred latch for \"macoutput8\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac2.v(111) " "Inferred latch for \"macoutput7\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac2.v(111) " "Inferred latch for \"macoutput6\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac2.v(111) " "Inferred latch for \"macoutput5\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac2.v(111) " "Inferred latch for \"macoutput4\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac2.v(111) " "Inferred latch for \"macoutput3\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac2.v(111) " "Inferred latch for \"macoutput2\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac2.v(111) " "Inferred latch for \"macoutput1\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac2.v(111) " "Inferred latch for \"macoutput0\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[0\] mac2.v(111) " "Inferred latch for \"mult_output2\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[1\] mac2.v(111) " "Inferred latch for \"mult_output2\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[2\] mac2.v(111) " "Inferred latch for \"mult_output2\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596341 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[3\] mac2.v(111) " "Inferred latch for \"mult_output2\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[4\] mac2.v(111) " "Inferred latch for \"mult_output2\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[5\] mac2.v(111) " "Inferred latch for \"mult_output2\[5\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[6\] mac2.v(111) " "Inferred latch for \"mult_output2\[6\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[7\] mac2.v(111) " "Inferred latch for \"mult_output2\[7\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[8\] mac2.v(111) " "Inferred latch for \"mult_output2\[8\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[9\] mac2.v(111) " "Inferred latch for \"mult_output2\[9\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[10\] mac2.v(111) " "Inferred latch for \"mult_output2\[10\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[11\] mac2.v(111) " "Inferred latch for \"mult_output2\[11\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[12\] mac2.v(111) " "Inferred latch for \"mult_output2\[12\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[13\] mac2.v(111) " "Inferred latch for \"mult_output2\[13\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[14\] mac2.v(111) " "Inferred latch for \"mult_output2\[14\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[15\] mac2.v(111) " "Inferred latch for \"mult_output2\[15\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[16\] mac2.v(111) " "Inferred latch for \"mult_output2\[16\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[17\] mac2.v(111) " "Inferred latch for \"mult_output2\[17\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[18\] mac2.v(111) " "Inferred latch for \"mult_output2\[18\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[19\] mac2.v(111) " "Inferred latch for \"mult_output2\[19\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[20\] mac2.v(111) " "Inferred latch for \"mult_output2\[20\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[21\] mac2.v(111) " "Inferred latch for \"mult_output2\[21\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[22\] mac2.v(111) " "Inferred latch for \"mult_output2\[22\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596342 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[23\] mac2.v(111) " "Inferred latch for \"mult_output2\[23\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[24\] mac2.v(111) " "Inferred latch for \"mult_output2\[24\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[25\] mac2.v(111) " "Inferred latch for \"mult_output2\[25\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[26\] mac2.v(111) " "Inferred latch for \"mult_output2\[26\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[27\] mac2.v(111) " "Inferred latch for \"mult_output2\[27\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[28\] mac2.v(111) " "Inferred latch for \"mult_output2\[28\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[29\] mac2.v(111) " "Inferred latch for \"mult_output2\[29\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[30\] mac2.v(111) " "Inferred latch for \"mult_output2\[30\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[31\] mac2.v(111) " "Inferred latch for \"mult_output2\[31\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596343 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac2.v(111) " "Inferred latch for \"incomingspikes\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac2.v(111) " "Inferred latch for \"incomingspikes\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac2.v(111) " "Inferred latch for \"incomingspikes\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac2.v(111) " "Inferred latch for \"incomingspikes\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac2.v(111) " "Inferred latch for \"incomingspikes\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596344 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder3 potential_adder3:inst27 " "Elaborating entity \"potential_adder3\" for hierarchy \"potential_adder3:inst27\"" {  } { { "accelerator_toplevel.bdf" "inst27" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3736 800 1080 4008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596346 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential3 potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"final_potential3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder3.v(23) " "Output port \"done\" at potential_adder3.v(23) has no driver" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[0\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[0\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[1\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[1\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[2\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[2\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[3\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[3\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[4\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[4\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[5\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[5\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[6\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[6\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[7\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[7\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[8\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[8\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596348 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[9\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[9\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[10\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[10\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[11\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[11\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[12\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[12\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[13\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[13\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[14\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[14\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[15\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[15\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[16\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[16\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[17\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[17\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[18\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[18\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[19\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[19\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[20\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[20\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[21\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[21\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[22\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[22\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[23\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[23\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596349 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[24\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[24\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[25\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[25\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[26\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[26\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[27\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[27\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[28\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[28\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[29\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[29\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[30\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[30\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[31\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[31\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder3.v(135) " "Inferred latch for \"model.00\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596350 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596351 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596352 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596352 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596352 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596352 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay3 potential_decay3:inst26 " "Elaborating entity \"potential_decay3\" for hierarchy \"potential_decay3:inst26\"" {  } { { "accelerator_toplevel.bdf" "inst26" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3864 208 512 4104 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay3.v(43) " "Verilog HDL or VHDL warning at potential_decay3.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay3 potential_decay3.v(77) " "Verilog HDL Always Construct warning at potential_decay3.v(77): variable \"set_decay3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay3.v(75) " "Verilog HDL Always Construct warning at potential_decay3.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay3.v(75) " "Verilog HDL Always Construct warning at potential_decay3.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(138) " "Verilog HDL Always Construct warning at potential_decay3.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(139) " "Verilog HDL Always Construct warning at potential_decay3.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(140) " "Verilog HDL Always Construct warning at potential_decay3.v(140): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay3.v(142) " "Verilog HDL Always Construct warning at potential_decay3.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(146) " "Verilog HDL assignment warning at potential_decay3.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(161) " "Verilog HDL assignment warning at potential_decay3.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(166) " "Verilog HDL assignment warning at potential_decay3.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(171) " "Verilog HDL assignment warning at potential_decay3.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(177) " "Verilog HDL assignment warning at potential_decay3.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596371 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(178) " "Verilog HDL assignment warning at potential_decay3.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay3.v(179) " "Verilog HDL Always Construct warning at potential_decay3.v(179): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(184) " "Verilog HDL assignment warning at potential_decay3.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay3_LIF potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"output_potential_decay3_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay3.v(194) " "Verilog HDL Always Construct warning at potential_decay3.v(194): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay3.v(17) " "Output port \"done\" at potential_decay3.v(17) has no driver" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596372 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596373 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596374 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[0\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[1\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596375 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[2\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[3\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[4\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[5\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[6\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[7\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[8\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[9\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[10\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[11\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[12\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[13\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[14\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[15\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[16\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[17\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[18\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[19\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[20\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[21\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[22\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596376 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[23\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[24\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[25\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[26\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[27\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[28\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[29\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[30\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[31\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay3.v(83) " "Inferred latch for \"model.00\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay3.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596377 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac3 mac3:inst25 " "Elaborating entity \"mac3\" for hierarchy \"mac3:inst25\"" {  } { { "accelerator_toplevel.bdf" "inst25" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3520 216 488 3760 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428596384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac3.v(37) " "Verilog HDL or VHDL warning at mac3.v(37): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac3.v(39) " "Verilog HDL or VHDL warning at mac3.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac3.v(40) " "Verilog HDL or VHDL warning at mac3.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac3 mac3.v(107) " "Verilog HDL Always Construct warning at mac3.v(107): variable \"clear_mac3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(109) " "Verilog HDL Always Construct warning at mac3.v(109): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(110) " "Verilog HDL Always Construct warning at mac3.v(110): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(111) " "Verilog HDL Always Construct warning at mac3.v(111): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(112) " "Verilog HDL Always Construct warning at mac3.v(112): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(113) " "Verilog HDL Always Construct warning at mac3.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596385 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac3 mac3.v(173) " "Verilog HDL Always Construct warning at mac3.v(173): variable \"clear_mac3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output3 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"mult_output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596386 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac3.v(38) " "Net \"source_addresses\[3..4\]\" at mac3.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac3.v(25) " "Output port \"done\" at mac3.v(25) has no driver" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac3.v(107) " "Inferred latch for \"macoutput9\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac3.v(107) " "Inferred latch for \"macoutput8\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac3.v(107) " "Inferred latch for \"macoutput7\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac3.v(107) " "Inferred latch for \"macoutput6\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac3.v(107) " "Inferred latch for \"macoutput5\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac3.v(107) " "Inferred latch for \"macoutput4\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac3.v(107) " "Inferred latch for \"macoutput3\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac3.v(107) " "Inferred latch for \"macoutput2\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac3.v(107) " "Inferred latch for \"macoutput1\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac3.v(107) " "Inferred latch for \"macoutput0\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[0\] mac3.v(107) " "Inferred latch for \"mult_output3\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[1\] mac3.v(107) " "Inferred latch for \"mult_output3\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[2\] mac3.v(107) " "Inferred latch for \"mult_output3\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[3\] mac3.v(107) " "Inferred latch for \"mult_output3\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596387 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[4\] mac3.v(107) " "Inferred latch for \"mult_output3\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[5\] mac3.v(107) " "Inferred latch for \"mult_output3\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[6\] mac3.v(107) " "Inferred latch for \"mult_output3\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[7\] mac3.v(107) " "Inferred latch for \"mult_output3\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[8\] mac3.v(107) " "Inferred latch for \"mult_output3\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[9\] mac3.v(107) " "Inferred latch for \"mult_output3\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[10\] mac3.v(107) " "Inferred latch for \"mult_output3\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[11\] mac3.v(107) " "Inferred latch for \"mult_output3\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[12\] mac3.v(107) " "Inferred latch for \"mult_output3\[12\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[13\] mac3.v(107) " "Inferred latch for \"mult_output3\[13\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[14\] mac3.v(107) " "Inferred latch for \"mult_output3\[14\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[15\] mac3.v(107) " "Inferred latch for \"mult_output3\[15\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[16\] mac3.v(107) " "Inferred latch for \"mult_output3\[16\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[17\] mac3.v(107) " "Inferred latch for \"mult_output3\[17\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[18\] mac3.v(107) " "Inferred latch for \"mult_output3\[18\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[19\] mac3.v(107) " "Inferred latch for \"mult_output3\[19\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[20\] mac3.v(107) " "Inferred latch for \"mult_output3\[20\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596388 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[21\] mac3.v(107) " "Inferred latch for \"mult_output3\[21\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[22\] mac3.v(107) " "Inferred latch for \"mult_output3\[22\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[23\] mac3.v(107) " "Inferred latch for \"mult_output3\[23\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[24\] mac3.v(107) " "Inferred latch for \"mult_output3\[24\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[25\] mac3.v(107) " "Inferred latch for \"mult_output3\[25\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[26\] mac3.v(107) " "Inferred latch for \"mult_output3\[26\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[27\] mac3.v(107) " "Inferred latch for \"mult_output3\[27\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[28\] mac3.v(107) " "Inferred latch for \"mult_output3\[28\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[29\] mac3.v(107) " "Inferred latch for \"mult_output3\[29\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[30\] mac3.v(107) " "Inferred latch for \"mult_output3\[30\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[31\] mac3.v(107) " "Inferred latch for \"mult_output3\[31\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596389 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac3.v(107) " "Inferred latch for \"incomingspikes\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac3.v(107) " "Inferred latch for \"incomingspikes\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac3.v(107) " "Inferred latch for \"incomingspikes\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac3.v(107) " "Inferred latch for \"incomingspikes\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596390 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac3.v(107) " "Inferred latch for \"incomingspikes\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720428596391 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput0 " "LATCH primitive \"potential_adder3:inst27\|adderoutput0\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428597721 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput1 " "LATCH primitive \"potential_adder3:inst27\|adderoutput1\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput2 " "LATCH primitive \"potential_adder3:inst27\|adderoutput2\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput3 " "LATCH primitive \"potential_adder3:inst27\|adderoutput3\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput4 " "LATCH primitive \"potential_adder3:inst27\|adderoutput4\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598084 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput5 " "LATCH primitive \"potential_adder3:inst27\|adderoutput5\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput6 " "LATCH primitive \"potential_adder3:inst27\|adderoutput6\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput7 " "LATCH primitive \"potential_adder3:inst27\|adderoutput7\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput8 " "LATCH primitive \"potential_adder3:inst27\|adderoutput8\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput9 " "LATCH primitive \"potential_adder3:inst27\|adderoutput9\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[10\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[10\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[11\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[11\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[12\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[12\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598085 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[13\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[13\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[14\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[14\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[15\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[15\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[16\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[16\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[17\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[17\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[18\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[18\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[19\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[19\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[20\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[20\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[21\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[21\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[22\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[22\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[23\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[23\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[24\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[24\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[25\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[25\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[26\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[26\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[27\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[27\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[28\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[28\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[29\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[29\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[30\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[30\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[31\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[31\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720428598088 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac2:inst21\|Ram0 " "RAM logic \"mac2:inst21\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac2.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 128 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720428600406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac3:inst25\|Ram0 " "RAM logic \"mac3:inst25\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac3.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720428600406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac1:inst18\|Ram0 " "RAM logic \"mac1:inst18\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac1.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 128 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720428600406 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac:inst16\|Ram0 " "RAM logic \"mac:inst16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 131 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720428600406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1720428600406 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720428603129 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[15\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[15\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[4\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[4\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[9\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[9\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[0\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[0\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[5\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[5\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[20\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[20\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[23\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[23\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[10\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[10\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[14\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[14\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[16\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[16\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[2\] mac2:inst21\|mult_output2\[21\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[2\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[21\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[3\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[3\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[11\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[11\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[17\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[17\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[8\] mac2:inst21\|mult_output2\[13\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[8\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[1\] mac2:inst21\|mult_output2\[13\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[1\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[30\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[30\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[0\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[0\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[1\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[1\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[4\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[4\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[5\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[5\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[8\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[8\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[9\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[9\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[12\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[12\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[13\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[13\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[15\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[15\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[20\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[20\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[23\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[23\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[30\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[30\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[0\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[0\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[5\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[5\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[20\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[20\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[15\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[15\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[4\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[4\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[9\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[9\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[10\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[10\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[14\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[14\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[16\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[16\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[2\] mac1:inst18\|mult_output1\[21\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[2\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[21\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[3\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[3\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[11\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[11\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[17\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[17\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[8\] mac1:inst18\|mult_output1\[13\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[8\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[1\] mac1:inst18\|mult_output1\[13\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[1\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[15\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[15\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[4\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[4\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[9\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[9\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[0\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[0\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[5\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[5\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[20\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[20\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[23\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[23\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[10\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[10\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[14\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[14\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[16\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[16\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[2\] mac:inst16\|mult_output\[21\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[2\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[21\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[3\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[3\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[11\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[11\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[17\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[17\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[8\] mac:inst16\|mult_output\[13\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[8\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[13\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[1\] mac:inst16\|mult_output\[13\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[1\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[13\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720428603149 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1720428603149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac3:inst25\|mult_output3\[25\] " "Latch mac3:inst25\|mult_output3\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|set " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|set" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603158 ""}  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac2:inst21\|incomingspikes\[0\] " "Latch mac2:inst21\|incomingspikes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603159 ""}  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac2:inst21\|incomingspikes\[1\] " "Latch mac2:inst21\|incomingspikes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603159 ""}  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac1:inst18\|incomingspikes\[1\] " "Latch mac1:inst18\|incomingspikes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603159 ""}  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac1:inst18\|incomingspikes\[0\] " "Latch mac1:inst18\|incomingspikes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603159 ""}  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac:inst16\|incomingspikesmac0mac0\[0\] " "Latch mac:inst16\|incomingspikesmac0mac0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603160 ""}  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac:inst16\|incomingspikesmac0mac0\[1\] " "Latch mac:inst16\|incomingspikesmac0mac0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720428603160 ""}  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720428603160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out4 GND " "Pin \"out4\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 920 4408 4584 936 "out4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out4"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5 GND " "Pin \"out5\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 936 4408 4584 952 "out5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out5"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6 GND " "Pin \"out6\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 952 4408 4584 968 "out6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out6"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7 GND " "Pin \"out7\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 968 4408 4584 984 "out7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out7"} { "Warning" "WMLS_MLS_STUCK_PIN" "out8 GND " "Pin \"out8\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 984 4408 4584 1000 "out8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out8"} { "Warning" "WMLS_MLS_STUCK_PIN" "out9 GND " "Pin \"out9\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1000 4408 4584 1016 "out9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720428604685 "|accelerator_toplevel|out9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720428604685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1720428604995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1720428608651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.map.smsg " "Generated suppressed messages file C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1720428608816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720428609069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720428609069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4193 " "Implemented 4193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720428609410 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720428609410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4171 " "Implemented 4171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720428609410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720428609410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720428609481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:20:09 2024 " "Processing ended: Mon Jul 08 14:20:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720428609481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720428609481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720428609481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720428609481 ""}
