Simulator report for PBL4
Mon Dec 08 22:40:38 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 266 nodes    ;
; Simulation Coverage         ;      22.56 % ;
; Total Number of Transitions ; 3330         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; ACEX1K       ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Functional     ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; TesteGeral.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On             ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      22.56 % ;
; Total nodes checked                                 ; 266          ;
; Total output ports checked                          ; 266          ;
; Total output ports with complete 1/0-value coverage ; 60           ;
; Total output ports with no 1/0-value coverage       ; 179          ;
; Total output ports with no 1-value coverage         ; 186          ;
; Total output ports with no 0-value coverage         ; 199          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                  ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |PBL4|D5                                                    ; |PBL4|D5                                                    ; out              ;
; |PBL4|inst3                                                 ; |PBL4|inst3                                                 ; out0             ;
; |PBL4|D7                                                    ; |PBL4|D7                                                    ; out              ;
; |PBL4|CLK                                                   ; |PBL4|CLK                                                   ; out              ;
; |PBL4|QD                                                    ; |PBL4|QD                                                    ; pin_out          ;
; |PBL4|Clock                                                 ; |PBL4|Clock                                                 ; pin_out          ;
; |PBL4|Display3                                              ; |PBL4|Display3                                              ; pin_out          ;
; |PBL4|SaidaC                                                ; |PBL4|SaidaC                                                ; pin_out          ;
; |PBL4|Display4                                              ; |PBL4|Display4                                              ; pin_out          ;
; |PBL4|SaidaE                                                ; |PBL4|SaidaE                                                ; pin_out          ;
; |PBL4|Display2                                              ; |PBL4|Display2                                              ; pin_out          ;
; |PBL4|SaidaA                                                ; |PBL4|SaidaA                                                ; pin_out          ;
; |PBL4|SaidaG                                                ; |PBL4|SaidaG                                                ; pin_out          ;
; |PBL4|SaidaF                                                ; |PBL4|SaidaF                                                ; pin_out          ;
; |PBL4|SaidaD                                                ; |PBL4|SaidaD                                                ; pin_out          ;
; |PBL4|Display1                                              ; |PBL4|Display1                                              ; pin_out          ;
; |PBL4|Maquina:inst8|Mux2x1:inst11|inst1                     ; |PBL4|Maquina:inst8|Mux2x1:inst11|inst1                     ; out0             ;
; |PBL4|Maquina:inst8|Mux2x1:inst14|inst1                     ; |PBL4|Maquina:inst8|Mux2x1:inst14|inst1                     ; out0             ;
; |PBL4|Demux2x4:inst1|inst3                                  ; |PBL4|Demux2x4:inst1|inst3                                  ; out0             ;
; |PBL4|pbl03:inst|Decodificador2:inst3|inst3                 ; |PBL4|pbl03:inst|Decodificador2:inst3|inst3                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2:inst3|inst4                 ; |PBL4|pbl03:inst|Decodificador2:inst3|inst4                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2:inst3|inst5                 ; |PBL4|pbl03:inst|Decodificador2:inst3|inst5                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2:inst3|inst2                 ; |PBL4|pbl03:inst|Decodificador2:inst3|inst2                 ; out0             ;
; |PBL4|pbl03:inst|Contador:inst13|inst9                      ; |PBL4|pbl03:inst|Contador:inst13|inst9                      ; regout           ;
; |PBL4|pbl03:inst|Contador:inst13|inst8                      ; |PBL4|pbl03:inst|Contador:inst13|inst8                      ; regout           ;
; |PBL4|pbl03:inst|Contador:inst13|inst8~0                    ; |PBL4|pbl03:inst|Contador:inst13|inst8~0                    ; out0             ;
; |PBL4|pbl03:inst|Contador:inst13|inst8~1                    ; |PBL4|pbl03:inst|Contador:inst13|inst8~1                    ; out0             ;
; |PBL4|pbl03:inst|Contador:inst13|inst8~2                    ; |PBL4|pbl03:inst|Contador:inst13|inst8~2                    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst8 ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst8 ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst  ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst7 ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst7 ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst2 ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst2 ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst1                           ; |PBL4|pbl03:inst|Mux:inst14|inst1                           ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst20                          ; |PBL4|pbl03:inst|Mux:inst14|inst20                          ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst7                           ; |PBL4|pbl03:inst|Mux:inst14|inst7                           ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst5                           ; |PBL4|pbl03:inst|Mux:inst14|inst5                           ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst21                          ; |PBL4|pbl03:inst|Mux:inst14|inst21                          ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst10                          ; |PBL4|pbl03:inst|Mux:inst14|inst10                          ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst35              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst35              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst33              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst33              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst54              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst54              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst56              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst56              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst57              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst57              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst59              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst59              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst64              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst64              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst63              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst63              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst61              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst61              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst53              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst53              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst67              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst67              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst66              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst66              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst65              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst65              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst48              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst48              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst47              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst47              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst46              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst46              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst45              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst45              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst44              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst44              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst42              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst42              ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst43              ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst43              ; out0             ;
; |PBL4|Demux8x16:inst14|inst44                               ; |PBL4|Demux8x16:inst14|inst44                               ; out0             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; Node Name                                                     ; Output Port Name                                              ; Output Port Type ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; |PBL4|Z1                                                      ; |PBL4|Z1                                                      ; pin_out          ;
; |PBL4|D0                                                      ; |PBL4|D0                                                      ; out              ;
; |PBL4|D2                                                      ; |PBL4|D2                                                      ; out              ;
; |PBL4|D3                                                      ; |PBL4|D3                                                      ; out              ;
; |PBL4|D4                                                      ; |PBL4|D4                                                      ; out              ;
; |PBL4|D6                                                      ; |PBL4|D6                                                      ; out              ;
; |PBL4|Z2                                                      ; |PBL4|Z2                                                      ; pin_out          ;
; |PBL4|Z3                                                      ; |PBL4|Z3                                                      ; pin_out          ;
; |PBL4|Z4                                                      ; |PBL4|Z4                                                      ; pin_out          ;
; |PBL4|Z0                                                      ; |PBL4|Z0                                                      ; pin_out          ;
; |PBL4|QB                                                      ; |PBL4|QB                                                      ; pin_out          ;
; |PBL4|QA                                                      ; |PBL4|QA                                                      ; pin_out          ;
; |PBL4|LEDSecagem                                              ; |PBL4|LEDSecagem                                              ; pin_out          ;
; |PBL4|SaidaB                                                  ; |PBL4|SaidaB                                                  ; pin_out          ;
; |PBL4|C1                                                      ; |PBL4|C1                                                      ; pin_out          ;
; |PBL4|C2                                                      ; |PBL4|C2                                                      ; pin_out          ;
; |PBL4|v3                                                      ; |PBL4|v3                                                      ; pin_out          ;
; |PBL4|v1                                                      ; |PBL4|v1                                                      ; pin_out          ;
; |PBL4|muxAux1:inst15|161mux:inst|14                           ; |PBL4|muxAux1:inst15|161mux:inst|14                           ; out0             ;
; |PBL4|muxAux1:inst7|161mux:inst|14                            ; |PBL4|muxAux1:inst7|161mux:inst|14                            ; out0             ;
; |PBL4|muxAux1:inst6|161mux:inst|14                            ; |PBL4|muxAux1:inst6|161mux:inst|14                            ; out0             ;
; |PBL4|Maquina:inst8|inst13                                    ; |PBL4|Maquina:inst8|inst13                                    ; out0             ;
; |PBL4|Maquina:inst8|inst12                                    ; |PBL4|Maquina:inst8|inst12                                    ; out0             ;
; |PBL4|Maquina:inst8|inst18                                    ; |PBL4|Maquina:inst8|inst18                                    ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~0                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~1                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~2                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst7                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst7                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst                   ; |PBL4|Maquina:inst8|Contador3bits:inst|inst                   ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~0                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~0                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~1                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~1                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~2                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~2                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst9                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst9                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~0                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~1                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~2                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst12                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst12                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst13                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst13                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst10                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst10                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst8                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst8                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst6                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst6                  ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst18      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst18      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst13      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst13      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst8       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst8       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst9       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst9       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst19      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst19      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst17      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst17      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst6       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst6       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst7       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst7       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst20      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst20      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst10      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst10      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst4       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst4       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst5       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst5       ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst6                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst6                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst4                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst4                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst3                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst3                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst                  ; |PBL4|Maquina:inst8|DecodControle:inst3|inst                  ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst5                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst5                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst2                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst2                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst1                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst1                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2                 ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~0               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~0               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~1               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~1               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~2               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~2               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst7                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst7                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst                  ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~0                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~1                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~2                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst9                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst9                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1                 ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~0               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~0               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~1               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~1               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~2               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~2               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst12                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst12                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst13                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst13                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst10                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst10                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst8                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst8                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst6                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst6                 ; out0             ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst              ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst              ; regout           ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst1             ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst1             ; regout           ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst2             ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst2             ; regout           ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst31              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst31              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst34              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst34              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst33              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst33              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst25              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst25              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst12              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst12              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst4               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst4               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst27              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst27              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst3               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst3               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst10              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst10              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst8               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst8               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst9               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst9               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst24              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst24              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst11              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst11              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst                ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst                ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst26              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst26              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst5               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst5               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst7               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst7               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst6               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst6               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst7 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst7 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst1 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst1 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst7 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst7 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst1 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst1 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst19|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst19|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst20|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst20|inst  ; out0             ;
; |PBL4|pbl03:inst|inst16                                       ; |PBL4|pbl03:inst|inst16                                       ; out0             ;
; |PBL4|pbl03:inst|Reset~0                                      ; |PBL4|pbl03:inst|Reset~0                                      ; out0             ;
; |PBL4|pbl03:inst|inst20                                       ; |PBL4|pbl03:inst|inst20                                       ; out              ;
; |PBL4|pbl03:inst|inst7                                        ; |PBL4|pbl03:inst|inst7                                        ; out0             ;
; |PBL4|pbl03:inst|inst5                                        ; |PBL4|pbl03:inst|inst5                                        ; regout           ;
; |PBL4|pbl03:inst|inst19                                       ; |PBL4|pbl03:inst|inst19                                       ; out              ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst14                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst14                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst10                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst10                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst                       ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst                       ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst15                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst15                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst8                      ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst8                      ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst9                      ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst9                      ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst12                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst12                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst11                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst11                     ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst1                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst1                  ; regout           ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst3                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst3                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst                   ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst                   ; regout           ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst6                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst6                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst5                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst5                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst4                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst4                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst       ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst       ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst     ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst     ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst4    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst4    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst3    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst3    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst2    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst2    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst1   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst1   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst    ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst16  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst16  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst14  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst14  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst15  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst15  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst6   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst6   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst7   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst7   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst9   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst9   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst8   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst8   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst       ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst       ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst1             ; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst1             ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst              ; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst              ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst                  ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst                  ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst2                 ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst2                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst14                ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst14                ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst                              ; |PBL4|pbl03:inst|Mux:inst14|inst                              ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst4                             ; |PBL4|pbl03:inst|Mux:inst14|inst4                             ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst11                            ; |PBL4|pbl03:inst|Mux:inst14|inst11                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst22                            ; |PBL4|pbl03:inst|Mux:inst14|inst22                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst13                            ; |PBL4|pbl03:inst|Mux:inst14|inst13                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst15                            ; |PBL4|pbl03:inst|Mux:inst14|inst15                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst12                            ; |PBL4|pbl03:inst|Mux:inst14|inst12                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst14                            ; |PBL4|pbl03:inst|Mux:inst14|inst14                            ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst                  ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst                  ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst34                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst34                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst55                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst55                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst60                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst60                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst58                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst58                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst62                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst62                ; out0             ;
; |PBL4|Demux32x1:inst5|inst16                                  ; |PBL4|Demux32x1:inst5|inst16                                  ; out0             ;
; |PBL4|Demux32x1:inst5|inst17                                  ; |PBL4|Demux32x1:inst5|inst17                                  ; out0             ;
; |PBL4|Demux32x1:inst5|inst18                                  ; |PBL4|Demux32x1:inst5|inst18                                  ; out0             ;
; |PBL4|Demux8x16:inst14|inst1                                  ; |PBL4|Demux8x16:inst14|inst1                                  ; out0             ;
; |PBL4|Demux8x16:inst14|inst25                                 ; |PBL4|Demux8x16:inst14|inst25                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst26                                 ; |PBL4|Demux8x16:inst14|inst26                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst27                                 ; |PBL4|Demux8x16:inst14|inst27                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst43                                 ; |PBL4|Demux8x16:inst14|inst43                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst41                                 ; |PBL4|Demux8x16:inst14|inst41                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst46                                 ; |PBL4|Demux8x16:inst14|inst46                                 ; out0             ;
; |PBL4|Registrador4bits:inst2|inst1                            ; |PBL4|Registrador4bits:inst2|inst1                            ; regout           ;
; |PBL4|Registrador4bits:inst2|inst3                            ; |PBL4|Registrador4bits:inst2|inst3                            ; regout           ;
; |PBL4|muxAux1:inst13|161mux:inst|14                           ; |PBL4|muxAux1:inst13|161mux:inst|14                           ; out0             ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                         ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; Node Name                                                     ; Output Port Name                                              ; Output Port Type ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+
; |PBL4|Z1                                                      ; |PBL4|Z1                                                      ; pin_out          ;
; |PBL4|D1                                                      ; |PBL4|D1                                                      ; out              ;
; |PBL4|D2                                                      ; |PBL4|D2                                                      ; out              ;
; |PBL4|D3                                                      ; |PBL4|D3                                                      ; out              ;
; |PBL4|D4                                                      ; |PBL4|D4                                                      ; out              ;
; |PBL4|Z2                                                      ; |PBL4|Z2                                                      ; pin_out          ;
; |PBL4|Z3                                                      ; |PBL4|Z3                                                      ; pin_out          ;
; |PBL4|Z4                                                      ; |PBL4|Z4                                                      ; pin_out          ;
; |PBL4|Z0                                                      ; |PBL4|Z0                                                      ; pin_out          ;
; |PBL4|QB                                                      ; |PBL4|QB                                                      ; pin_out          ;
; |PBL4|QA                                                      ; |PBL4|QA                                                      ; pin_out          ;
; |PBL4|QC                                                      ; |PBL4|QC                                                      ; pin_out          ;
; |PBL4|LEDSecagem                                              ; |PBL4|LEDSecagem                                              ; pin_out          ;
; |PBL4|SaidaB                                                  ; |PBL4|SaidaB                                                  ; pin_out          ;
; |PBL4|C0                                                      ; |PBL4|C0                                                      ; pin_out          ;
; |PBL4|C1                                                      ; |PBL4|C1                                                      ; pin_out          ;
; |PBL4|C2                                                      ; |PBL4|C2                                                      ; pin_out          ;
; |PBL4|v3                                                      ; |PBL4|v3                                                      ; pin_out          ;
; |PBL4|v2                                                      ; |PBL4|v2                                                      ; pin_out          ;
; |PBL4|v1                                                      ; |PBL4|v1                                                      ; pin_out          ;
; |PBL4|v0                                                      ; |PBL4|v0                                                      ; pin_out          ;
; |PBL4|muxAux1:inst15|161mux:inst|14                           ; |PBL4|muxAux1:inst15|161mux:inst|14                           ; out0             ;
; |PBL4|muxAux1:inst7|161mux:inst|14                            ; |PBL4|muxAux1:inst7|161mux:inst|14                            ; out0             ;
; |PBL4|muxAux1:inst6|161mux:inst|14                            ; |PBL4|muxAux1:inst6|161mux:inst|14                            ; out0             ;
; |PBL4|Maquina:inst8|inst13                                    ; |PBL4|Maquina:inst8|inst13                                    ; out0             ;
; |PBL4|Maquina:inst8|inst12                                    ; |PBL4|Maquina:inst8|inst12                                    ; out0             ;
; |PBL4|Maquina:inst8|inst18                                    ; |PBL4|Maquina:inst8|inst18                                    ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~0                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~1                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~2                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst2~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst7                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst7                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst                   ; |PBL4|Maquina:inst8|Contador3bits:inst|inst                   ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~0                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~0                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~1                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~1                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst~2                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst~2                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst9                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst9                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~0                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~1                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~2                ; |PBL4|Maquina:inst8|Contador3bits:inst|inst1~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst12                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst12                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst13                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst13                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst10                 ; |PBL4|Maquina:inst8|Contador3bits:inst|inst10                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst8                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst8                  ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst|inst6                  ; |PBL4|Maquina:inst8|Contador3bits:inst|inst6                  ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst18      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst18      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst13      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst13      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst8       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst8       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst9       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst9       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst19      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst19      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst17      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst17      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst6       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst6       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst7       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst7       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst20      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst20      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst10      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst10      ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst4       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst4       ; out0             ;
; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst5       ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4|inst5       ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst6                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst6                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst4                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst4                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst3                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst3                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst                  ; |PBL4|Maquina:inst8|DecodControle:inst3|inst                  ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst5                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst5                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst2                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst2                 ; out0             ;
; |PBL4|Maquina:inst8|DecodControle:inst3|inst1                 ; |PBL4|Maquina:inst8|DecodControle:inst3|inst1                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2                 ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~0               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~0               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~1               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~1               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~2               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst2~2               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst7                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst7                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst                  ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst                  ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~0                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~0                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~1                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~1                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~2                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst~2                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst9                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst9                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1                 ; regout           ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~0               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~0               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~1               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~1               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~2               ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst1~2               ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst12                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst12                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst13                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst13                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst10                ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst10                ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst8                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst8                 ; out0             ;
; |PBL4|Maquina:inst8|Contador3bits:inst1|inst6                 ; |PBL4|Maquina:inst8|Contador3bits:inst1|inst6                 ; out0             ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst              ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst              ; regout           ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst1             ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst1             ; regout           ;
; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst2             ; |PBL4|Maquina:inst8|Registrador3bits:inst20|inst2             ; regout           ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst31              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst31              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst34              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst34              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst33              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst33              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst25              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst25              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst12              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst12              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst4               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst4               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst27              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst27              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst3               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst3               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst10              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst10              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst8               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst8               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst9               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst9               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst24              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst24              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst11              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst11              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst                ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst                ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst26              ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst26              ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst5               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst5               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst7               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst7               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst6               ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|inst6               ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst7 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst7 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst1 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst1 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst17|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst7 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst7 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst1 ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst1 ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst18|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst19|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst19|inst  ; out0             ;
; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst20|inst  ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2|Mux2x1:inst20|inst  ; out0             ;
; |PBL4|pbl03:inst|inst16                                       ; |PBL4|pbl03:inst|inst16                                       ; out0             ;
; |PBL4|pbl03:inst|inst17                                       ; |PBL4|pbl03:inst|inst17                                       ; out0             ;
; |PBL4|pbl03:inst|Reset~0                                      ; |PBL4|pbl03:inst|Reset~0                                      ; out0             ;
; |PBL4|pbl03:inst|inst20                                       ; |PBL4|pbl03:inst|inst20                                       ; out              ;
; |PBL4|pbl03:inst|inst7                                        ; |PBL4|pbl03:inst|inst7                                        ; out0             ;
; |PBL4|pbl03:inst|inst5                                        ; |PBL4|pbl03:inst|inst5                                        ; regout           ;
; |PBL4|pbl03:inst|inst6                                        ; |PBL4|pbl03:inst|inst6                                        ; out0             ;
; |PBL4|pbl03:inst|inst19                                       ; |PBL4|pbl03:inst|inst19                                       ; out              ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst14                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst14                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst10                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst10                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst                       ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst                       ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst15                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst15                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst8                      ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst8                      ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst9                      ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst9                      ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst16                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst16                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst12                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst12                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst13                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst13                     ; out0             ;
; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst11                     ; |PBL4|pbl03:inst|SaidaPBL03:inst21|inst11                     ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst1                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst1                  ; regout           ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst3                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst3                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst                   ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst                   ; regout           ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst6                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst6                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst5                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst5                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst4                  ; |PBL4|pbl03:inst|MaquinaSecagem:inst15|inst4                  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst2      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst2      ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst1      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst1      ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst       ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4|inst       ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst     ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst     ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst4    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst4    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst3    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst3    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst2    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst|inst2    ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst6   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst6   ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst1   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst1   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst    ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst    ; regout           ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst16  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst16  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst14  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst14  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst4   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst4   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst3   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst3   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst5   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst5   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst15  ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst15  ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst6   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst6   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst7   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst7   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst9   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst9   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst8   ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1|inst8   ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst2      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst2      ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst1      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst1      ; out0             ;
; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst       ; |PBL4|pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5|inst       ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst1             ; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst1             ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst              ; |PBL4|pbl03:inst|Decodificador2x8Soma:inst9|inst              ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst2                 ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst2                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst3                 ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst3                 ; out0             ;
; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst14                ; |PBL4|pbl03:inst|Decodificador2x8:inst8|inst14                ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst19                            ; |PBL4|pbl03:inst|Mux:inst14|inst19                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst11                            ; |PBL4|pbl03:inst|Mux:inst14|inst11                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst22                            ; |PBL4|pbl03:inst|Mux:inst14|inst22                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst13                            ; |PBL4|pbl03:inst|Mux:inst14|inst13                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst15                            ; |PBL4|pbl03:inst|Mux:inst14|inst15                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst12                            ; |PBL4|pbl03:inst|Mux:inst14|inst12                            ; out0             ;
; |PBL4|pbl03:inst|Mux:inst14|inst14                            ; |PBL4|pbl03:inst|Mux:inst14|inst14                            ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst                  ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst                  ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst34                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst34                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst55                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst55                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst60                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst60                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst58                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst58                ; out0             ;
; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst62                ; |PBL4|pbl03:inst|DecodificadorBCD:inst2|inst62                ; out0             ;
; |PBL4|Demux32x1:inst5|inst16                                  ; |PBL4|Demux32x1:inst5|inst16                                  ; out0             ;
; |PBL4|Demux32x1:inst5|inst17                                  ; |PBL4|Demux32x1:inst5|inst17                                  ; out0             ;
; |PBL4|Demux32x1:inst5|inst18                                  ; |PBL4|Demux32x1:inst5|inst18                                  ; out0             ;
; |PBL4|Demux8x16:inst14|inst25                                 ; |PBL4|Demux8x16:inst14|inst25                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst27                                 ; |PBL4|Demux8x16:inst14|inst27                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst43                                 ; |PBL4|Demux8x16:inst14|inst43                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst47                                 ; |PBL4|Demux8x16:inst14|inst47                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst32                                 ; |PBL4|Demux8x16:inst14|inst32                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst41                                 ; |PBL4|Demux8x16:inst14|inst41                                 ; out0             ;
; |PBL4|Demux8x16:inst14|inst46                                 ; |PBL4|Demux8x16:inst14|inst46                                 ; out0             ;
; |PBL4|Registrador4bits:inst2|inst                             ; |PBL4|Registrador4bits:inst2|inst                             ; regout           ;
; |PBL4|Registrador4bits:inst2|inst1                            ; |PBL4|Registrador4bits:inst2|inst1                            ; regout           ;
; |PBL4|Registrador4bits:inst2|inst2                            ; |PBL4|Registrador4bits:inst2|inst2                            ; regout           ;
; |PBL4|Registrador4bits:inst2|inst3                            ; |PBL4|Registrador4bits:inst2|inst3                            ; regout           ;
; |PBL4|muxAux1:inst13|161mux:inst|14                           ; |PBL4|muxAux1:inst13|161mux:inst|14                           ; out0             ;
+---------------------------------------------------------------+---------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Dec 08 22:40:36 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off PBL4 -c PBL4
Info: Using vector source file "E:/PBL04/TesteGeral.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      22.56 %
Info: Number of transitions in simulation is 3330
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 112 megabytes
    Info: Processing ended: Mon Dec 08 22:40:39 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


