ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"lora_sx1276.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.write_register,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	write_register:
  26              	.LVL0:
  27              	.LFB131:
  28              		.file 1 "Core/Src/lora_sx1276.c"
   1:Core/Src/lora_sx1276.c **** // Copyright (c) Konstantin Belyalov. All rights reserved.
   2:Core/Src/lora_sx1276.c **** // Licensed under the MIT license.
   3:Core/Src/lora_sx1276.c **** #include "lora_sx1276.h"
   4:Core/Src/lora_sx1276.c **** 
   5:Core/Src/lora_sx1276.c **** // sx1276 registers
   6:Core/Src/lora_sx1276.c **** #define REG_FIFO                 0x00
   7:Core/Src/lora_sx1276.c **** #define REG_OP_MODE              0x01
   8:Core/Src/lora_sx1276.c **** #define REG_FRF_MSB              0x06
   9:Core/Src/lora_sx1276.c **** #define REG_FRF_MID              0x07
  10:Core/Src/lora_sx1276.c **** #define REG_FRF_LSB              0x08
  11:Core/Src/lora_sx1276.c **** #define REG_PA_CONFIG            0x09
  12:Core/Src/lora_sx1276.c **** #define REG_OCP                  0x0b
  13:Core/Src/lora_sx1276.c **** #define REG_LNA                  0x0c
  14:Core/Src/lora_sx1276.c **** #define REG_FIFO_ADDR_PTR        0x0d
  15:Core/Src/lora_sx1276.c **** #define REG_FIFO_TX_BASE_ADDR    0x0e
  16:Core/Src/lora_sx1276.c **** #define REG_FIFO_RX_BASE_ADDR    0x0f
  17:Core/Src/lora_sx1276.c **** #define REG_FIFO_RX_CURRENT_ADDR 0x10
  18:Core/Src/lora_sx1276.c **** #define REG_IRQ_FLAGS            0x12
  19:Core/Src/lora_sx1276.c **** #define REG_RX_NB_BYTES          0x13
  20:Core/Src/lora_sx1276.c **** #define REG_PKT_SNR_VALUE        0x19
  21:Core/Src/lora_sx1276.c **** #define REG_PKT_RSSI_VALUE       0x1a
  22:Core/Src/lora_sx1276.c **** #define REG_MODEM_CONFIG_1       0x1d
  23:Core/Src/lora_sx1276.c **** #define REG_MODEM_CONFIG_2       0x1e
  24:Core/Src/lora_sx1276.c **** #define REG_SYMB_TIMEOUT_LSB     0x1f
  25:Core/Src/lora_sx1276.c **** #define REG_PREAMBLE_MSB         0x20
  26:Core/Src/lora_sx1276.c **** #define REG_PREAMBLE_LSB         0x21
  27:Core/Src/lora_sx1276.c **** #define REG_PAYLOAD_LENGTH       0x22
  28:Core/Src/lora_sx1276.c **** #define REG_MODEM_CONFIG_3       0x26
  29:Core/Src/lora_sx1276.c **** #define REG_DETECTION_OPTIMIZE   0x31
  30:Core/Src/lora_sx1276.c **** #define REG_DETECTION_THRESHOLD  0x37
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 2


  31:Core/Src/lora_sx1276.c **** #define REG_DIO_MAPPING_1        0x40
  32:Core/Src/lora_sx1276.c **** #define REG_VERSION              0x42
  33:Core/Src/lora_sx1276.c **** #define REG_PA_DAC               0x4d
  34:Core/Src/lora_sx1276.c **** 
  35:Core/Src/lora_sx1276.c **** // modes
  36:Core/Src/lora_sx1276.c **** #define OPMODE_SLEEP             0x00
  37:Core/Src/lora_sx1276.c **** #define OPMODE_STDBY             0x01
  38:Core/Src/lora_sx1276.c **** #define OPMODE_TX                0x03
  39:Core/Src/lora_sx1276.c **** #define OPMODE_RX_CONTINUOUS     0x05
  40:Core/Src/lora_sx1276.c **** #define OPMODE_RX_SINGLE         0x06
  41:Core/Src/lora_sx1276.c **** #define OPMODE_LONG_RANGE_MODE   0x80  // (1 << 7)
  42:Core/Src/lora_sx1276.c **** 
  43:Core/Src/lora_sx1276.c **** // Power Amplifier (PA_DAC) settings
  44:Core/Src/lora_sx1276.c **** #define PA_DAC_HIGH_POWER        0x87
  45:Core/Src/lora_sx1276.c **** #define PA_DAC_HALF_POWER        0x84
  46:Core/Src/lora_sx1276.c **** 
  47:Core/Src/lora_sx1276.c **** // Over Current Protection (OCP) config
  48:Core/Src/lora_sx1276.c **** #define OCP_ON                      (1 << 5)
  49:Core/Src/lora_sx1276.c **** 
  50:Core/Src/lora_sx1276.c **** // Modem config register parameters
  51:Core/Src/lora_sx1276.c **** #define MC1_IMPLICIT_HEADER_MODE    (1 << 0)
  52:Core/Src/lora_sx1276.c **** 
  53:Core/Src/lora_sx1276.c **** #define MC2_CRC_ON                  (1 << 2)
  54:Core/Src/lora_sx1276.c **** 
  55:Core/Src/lora_sx1276.c **** #define MC3_AGCAUTO                 (1 << 2)
  56:Core/Src/lora_sx1276.c **** #define MC3_MOBILE_NODE             (1 << 3)
  57:Core/Src/lora_sx1276.c **** 
  58:Core/Src/lora_sx1276.c **** // IRQs
  59:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_RX_TIMEOUT        (1 << 7)
  60:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_RX_DONE           (1 << 6)
  61:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_PAYLOAD_CRC_ERROR (1 << 5)
  62:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_VALID_HEADER      (1 << 4)
  63:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_TX_DONE           (1 << 3)
  64:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_CAD_DONE          (1 << 2)
  65:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_FHSSCHANGECHANNEL (1 << 1)
  66:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_CAD_DETECTED      (1 << 0)
  67:Core/Src/lora_sx1276.c **** #define IRQ_FLAGS_RX_ALL            0xf0
  68:Core/Src/lora_sx1276.c **** 
  69:Core/Src/lora_sx1276.c **** // Just to make it readable
  70:Core/Src/lora_sx1276.c **** #define BIT_7                       (1 << 7)
  71:Core/Src/lora_sx1276.c **** 
  72:Core/Src/lora_sx1276.c **** #define TRANSFER_MODE_DMA           1
  73:Core/Src/lora_sx1276.c **** #define TRANSFER_MODE_BLOCKING      2
  74:Core/Src/lora_sx1276.c **** 
  75:Core/Src/lora_sx1276.c **** // Debugging support
  76:Core/Src/lora_sx1276.c **** // To enable debug information add
  77:Core/Src/lora_sx1276.c **** // #define LORA_DEBUG
  78:Core/Src/lora_sx1276.c **** // to main.h
  79:Core/Src/lora_sx1276.c **** #ifdef LORA_DEBUG
  80:Core/Src/lora_sx1276.c **** #define DEBUGF(msg, ...)     printf(const char *fmt, ##__VA_ARGS__);
  81:Core/Src/lora_sx1276.c **** #else
  82:Core/Src/lora_sx1276.c **** #define DEBUGF(msg, ...)
  83:Core/Src/lora_sx1276.c **** #endif
  84:Core/Src/lora_sx1276.c **** 
  85:Core/Src/lora_sx1276.c **** // SPI helpers //
  86:Core/Src/lora_sx1276.c **** 
  87:Core/Src/lora_sx1276.c **** // Reads single register
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 3


  88:Core/Src/lora_sx1276.c **** static uint8_t read_register(lora_sx1276 *lora, uint8_t address)
  89:Core/Src/lora_sx1276.c **** {
  90:Core/Src/lora_sx1276.c ****   uint8_t value = 0;
  91:Core/Src/lora_sx1276.c **** 
  92:Core/Src/lora_sx1276.c ****   // 7bit controls read/write mode
  93:Core/Src/lora_sx1276.c ****   CLEAR_BIT(address, BIT_7);
  94:Core/Src/lora_sx1276.c **** 
  95:Core/Src/lora_sx1276.c ****   // Start SPI transaction
  96:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
  97:Core/Src/lora_sx1276.c ****   // Transmit reg address, then receive it value
  98:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
  99:Core/Src/lora_sx1276.c ****   uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 100:Core/Src/lora_sx1276.c ****   // End SPI transaction
 101:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 102:Core/Src/lora_sx1276.c **** 
 103:Core/Src/lora_sx1276.c ****   if (res1 != HAL_OK || res2 != HAL_OK) {
 104:Core/Src/lora_sx1276.c ****     DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
 105:Core/Src/lora_sx1276.c ****   }
 106:Core/Src/lora_sx1276.c **** 
 107:Core/Src/lora_sx1276.c ****   return value;
 108:Core/Src/lora_sx1276.c **** }
 109:Core/Src/lora_sx1276.c **** 
 110:Core/Src/lora_sx1276.c **** // Writes single register
 111:Core/Src/lora_sx1276.c **** static void write_register(lora_sx1276 *lora, uint8_t address, uint8_t value)
 112:Core/Src/lora_sx1276.c **** {
  29              		.loc 1 112 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 112 1 is_stmt 0 view .LVU1
  34 0000 10B5     		push	{r4, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 82B0     		sub	sp, sp, #8
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 16
  42 0004 0446     		mov	r4, r0
 113:Core/Src/lora_sx1276.c ****   // 7bit controls read/write mode
 114:Core/Src/lora_sx1276.c ****   SET_BIT(address, BIT_7);
  43              		.loc 1 114 3 is_stmt 1 view .LVU2
  44 0006 41F08001 		orr	r1, r1, #128
  45              	.LVL1:
 115:Core/Src/lora_sx1276.c **** 
 116:Core/Src/lora_sx1276.c ****   // Reg address + its new value
 117:Core/Src/lora_sx1276.c ****   uint16_t payload = (value << 8) | address;
  46              		.loc 1 117 3 view .LVU3
  47              		.loc 1 117 35 is_stmt 0 view .LVU4
  48 000a 41EA0221 		orr	r1, r1, r2, lsl #8
  49              	.LVL2:
  50              		.loc 1 117 12 view .LVU5
  51 000e ADF80610 		strh	r1, [sp, #6]	@ movhi
 118:Core/Src/lora_sx1276.c **** 
 119:Core/Src/lora_sx1276.c ****   // Start SPI transaction, send address + value
 120:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
  52              		.loc 1 120 3 is_stmt 1 view .LVU6
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 4


  53 0012 0022     		movs	r2, #0
  54              	.LVL3:
  55              		.loc 1 120 3 is_stmt 0 view .LVU7
  56 0014 C18A     		ldrh	r1, [r0, #22]
  57 0016 4068     		ldr	r0, [r0, #4]
  58              	.LVL4:
  59              		.loc 1 120 3 view .LVU8
  60 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
  61              	.LVL5:
 121:Core/Src/lora_sx1276.c ****   uint32_t res = HAL_SPI_Transmit(lora->spi, (uint8_t*)&payload, 2, lora->spi_timeout);
  62              		.loc 1 121 3 is_stmt 1 view .LVU9
  63              		.loc 1 121 18 is_stmt 0 view .LVU10
  64 001c A368     		ldr	r3, [r4, #8]
  65 001e 0222     		movs	r2, #2
  66 0020 0DF10601 		add	r1, sp, #6
  67 0024 2068     		ldr	r0, [r4]
  68 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
  69              	.LVL6:
 122:Core/Src/lora_sx1276.c ****   // End SPI transaction
 123:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
  70              		.loc 1 123 3 is_stmt 1 view .LVU11
  71 002a 0122     		movs	r2, #1
  72 002c E18A     		ldrh	r1, [r4, #22]
  73 002e 6068     		ldr	r0, [r4, #4]
  74 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
  75              	.LVL7:
 124:Core/Src/lora_sx1276.c **** 
 125:Core/Src/lora_sx1276.c ****   if (res != HAL_OK) {
  76              		.loc 1 125 3 view .LVU12
 126:Core/Src/lora_sx1276.c ****     DEBUGF("SPI transmit failed: %d", res);
  77              		.loc 1 126 43 view .LVU13
 127:Core/Src/lora_sx1276.c ****   }
 128:Core/Src/lora_sx1276.c **** }
  78              		.loc 1 128 1 is_stmt 0 view .LVU14
  79 0034 02B0     		add	sp, sp, #8
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 8
  82              		@ sp needed
  83 0036 10BD     		pop	{r4, pc}
  84              		.loc 1 128 1 view .LVU15
  85              		.cfi_endproc
  86              	.LFE131:
  88              		.section	.text.set_mode,"ax",%progbits
  89              		.align	1
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	set_mode:
  95              	.LVL8:
  96              	.LFB134:
 129:Core/Src/lora_sx1276.c **** 
 130:Core/Src/lora_sx1276.c **** // Copies bytes from buffer into radio FIFO given len length
 131:Core/Src/lora_sx1276.c **** static void write_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
 132:Core/Src/lora_sx1276.c **** {
 133:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO | BIT_7;
 134:Core/Src/lora_sx1276.c **** 
 135:Core/Src/lora_sx1276.c ****   // Start SPI transaction, send address
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 5


 136:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 137:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 138:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 139:Core/Src/lora_sx1276.c ****     HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 140:Core/Src/lora_sx1276.c ****     // Intentionally leave SPI active - let DMA finish transfer
 141:Core/Src/lora_sx1276.c ****     return;
 142:Core/Src/lora_sx1276.c ****   }
 143:Core/Src/lora_sx1276.c ****   uint32_t res2 = HAL_SPI_Transmit(lora->spi, buffer, len, lora->spi_timeout);
 144:Core/Src/lora_sx1276.c ****   // End SPI transaction
 145:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 146:Core/Src/lora_sx1276.c **** 
 147:Core/Src/lora_sx1276.c ****   if (res1 != HAL_OK || res2 != HAL_OK) {
 148:Core/Src/lora_sx1276.c ****     DEBUGF("SPI transmit failed");
 149:Core/Src/lora_sx1276.c ****   }
 150:Core/Src/lora_sx1276.c **** }
 151:Core/Src/lora_sx1276.c **** 
 152:Core/Src/lora_sx1276.c **** // Reads data "len" size from FIFO into buffer
 153:Core/Src/lora_sx1276.c **** static void read_fifo(lora_sx1276 *lora, uint8_t *buffer, uint8_t len, uint8_t mode)
 154:Core/Src/lora_sx1276.c **** {
 155:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO;
 156:Core/Src/lora_sx1276.c **** 
 157:Core/Src/lora_sx1276.c ****   // Start SPI transaction, send address
 158:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_RESET);
 159:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 160:Core/Src/lora_sx1276.c ****   uint32_t res2;
 161:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 162:Core/Src/lora_sx1276.c ****     res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 163:Core/Src/lora_sx1276.c ****     // Do not end SPI here - must be done externally when DMA done
 164:Core/Src/lora_sx1276.c ****   } else {
 165:Core/Src/lora_sx1276.c ****     res2 = HAL_SPI_Receive(lora->spi, buffer, len, lora->spi_timeout);
 166:Core/Src/lora_sx1276.c ****     // End SPI transaction
 167:Core/Src/lora_sx1276.c ****     HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 168:Core/Src/lora_sx1276.c ****   }
 169:Core/Src/lora_sx1276.c **** 
 170:Core/Src/lora_sx1276.c ****   if (res1 != HAL_OK || res2 != HAL_OK) {
 171:Core/Src/lora_sx1276.c ****     DEBUGF("SPI receive/transmit failed");
 172:Core/Src/lora_sx1276.c ****   }
 173:Core/Src/lora_sx1276.c **** }
 174:Core/Src/lora_sx1276.c **** 
 175:Core/Src/lora_sx1276.c **** static void set_mode(lora_sx1276 *lora, uint8_t mode)
 176:Core/Src/lora_sx1276.c **** {
  97              		.loc 1 176 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		.loc 1 176 1 is_stmt 0 view .LVU17
 102 0000 08B5     		push	{r3, lr}
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 8
 105              		.cfi_offset 3, -8
 106              		.cfi_offset 14, -4
 177:Core/Src/lora_sx1276.c ****   write_register(lora, REG_OP_MODE, OPMODE_LONG_RANGE_MODE | mode);
 107              		.loc 1 177 3 is_stmt 1 view .LVU18
 108 0002 41F08002 		orr	r2, r1, #128
 109 0006 0121     		movs	r1, #1
 110              	.LVL9:
 111              		.loc 1 177 3 is_stmt 0 view .LVU19
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 6


 112 0008 FFF7FEFF 		bl	write_register
 113              	.LVL10:
 178:Core/Src/lora_sx1276.c **** }
 114              		.loc 1 178 1 view .LVU20
 115 000c 08BD     		pop	{r3, pc}
 116              		.cfi_endproc
 117              	.LFE134:
 119              		.section	.text.set_OCP,"ax",%progbits
 120              		.align	1
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 125              	set_OCP:
 126              	.LVL11:
 127              	.LFB135:
 179:Core/Src/lora_sx1276.c **** 
 180:Core/Src/lora_sx1276.c **** // Set Overload Current Protection
 181:Core/Src/lora_sx1276.c **** static void set_OCP(lora_sx1276 *lora, uint8_t imax)
 182:Core/Src/lora_sx1276.c **** {
 128              		.loc 1 182 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		.loc 1 182 1 is_stmt 0 view .LVU22
 133 0000 08B5     		push	{r3, lr}
 134              	.LCFI4:
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 3, -8
 137              		.cfi_offset 14, -4
 183:Core/Src/lora_sx1276.c ****   uint8_t value;
 138              		.loc 1 183 3 is_stmt 1 view .LVU23
 184:Core/Src/lora_sx1276.c **** 
 185:Core/Src/lora_sx1276.c ****   // Minimum available current is 45mA, maximum 240mA
 186:Core/Src/lora_sx1276.c ****   // As per page 80 of datasheet
 187:Core/Src/lora_sx1276.c ****   if (imax < 45) {
 139              		.loc 1 187 3 view .LVU24
 140              		.loc 1 187 6 is_stmt 0 view .LVU25
 141 0002 2C29     		cmp	r1, #44
 142 0004 10D9     		bls	.L9
 188:Core/Src/lora_sx1276.c ****     imax = 45;
 189:Core/Src/lora_sx1276.c ****   }
 190:Core/Src/lora_sx1276.c ****   if (imax > 240) {
 143              		.loc 1 190 3 is_stmt 1 view .LVU26
 144              		.loc 1 190 6 is_stmt 0 view .LVU27
 145 0006 F029     		cmp	r1, #240
 146 0008 0FD9     		bls	.L6
 191:Core/Src/lora_sx1276.c ****     imax = 240;
 147              		.loc 1 191 10 view .LVU28
 148 000a F021     		movs	r1, #240
 149              	.LVL12:
 150              	.L7:
 192:Core/Src/lora_sx1276.c ****   }
 193:Core/Src/lora_sx1276.c **** 
 194:Core/Src/lora_sx1276.c ****   if (imax < 130) {
 195:Core/Src/lora_sx1276.c ****     value = (imax - 45) / 5;
 196:Core/Src/lora_sx1276.c ****   } else {
 197:Core/Src/lora_sx1276.c ****     value = (imax + 30) / 10;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 7


 151              		.loc 1 197 5 is_stmt 1 view .LVU29
 152              		.loc 1 197 19 is_stmt 0 view .LVU30
 153 000c 1E31     		adds	r1, r1, #30
 154              		.loc 1 197 25 view .LVU31
 155 000e 0C4B     		ldr	r3, .L12
 156 0010 83FB0123 		smull	r2, r3, r3, r1
 157 0014 C917     		asrs	r1, r1, #31
 158 0016 C1EBA302 		rsb	r2, r1, r3, asr #2
 159              		.loc 1 197 11 view .LVU32
 160 001a D2B2     		uxtb	r2, r2
 161              	.LVL13:
 162              	.L8:
 198:Core/Src/lora_sx1276.c ****   }
 199:Core/Src/lora_sx1276.c **** 
 200:Core/Src/lora_sx1276.c ****   write_register(lora, REG_OCP, OCP_ON | value);
 163              		.loc 1 200 3 is_stmt 1 view .LVU33
 164 001c 42F02002 		orr	r2, r2, #32
 165              	.LVL14:
 166              		.loc 1 200 3 is_stmt 0 view .LVU34
 167 0020 0B21     		movs	r1, #11
 168 0022 FFF7FEFF 		bl	write_register
 169              	.LVL15:
 201:Core/Src/lora_sx1276.c **** }
 170              		.loc 1 201 1 view .LVU35
 171 0026 08BD     		pop	{r3, pc}
 172              	.LVL16:
 173              	.L9:
 188:Core/Src/lora_sx1276.c ****   }
 174              		.loc 1 188 10 view .LVU36
 175 0028 2D21     		movs	r1, #45
 176              	.LVL17:
 177              	.L6:
 194:Core/Src/lora_sx1276.c ****     value = (imax - 45) / 5;
 178              		.loc 1 194 3 is_stmt 1 view .LVU37
 194:Core/Src/lora_sx1276.c ****     value = (imax - 45) / 5;
 179              		.loc 1 194 6 is_stmt 0 view .LVU38
 180 002a 8129     		cmp	r1, #129
 181 002c EED8     		bhi	.L7
 195:Core/Src/lora_sx1276.c ****   } else {
 182              		.loc 1 195 5 is_stmt 1 view .LVU39
 195:Core/Src/lora_sx1276.c ****   } else {
 183              		.loc 1 195 19 is_stmt 0 view .LVU40
 184 002e 2D39     		subs	r1, r1, #45
 185              	.LVL18:
 195:Core/Src/lora_sx1276.c ****   } else {
 186              		.loc 1 195 25 view .LVU41
 187 0030 034B     		ldr	r3, .L12
 188 0032 83FB0123 		smull	r2, r3, r3, r1
 189 0036 C917     		asrs	r1, r1, #31
 190 0038 C1EB6302 		rsb	r2, r1, r3, asr #1
 195:Core/Src/lora_sx1276.c ****   } else {
 191              		.loc 1 195 11 view .LVU42
 192 003c D2B2     		uxtb	r2, r2
 193              	.LVL19:
 195:Core/Src/lora_sx1276.c ****   } else {
 194              		.loc 1 195 11 view .LVU43
 195 003e EDE7     		b	.L8
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 8


 196              	.L13:
 197              		.align	2
 198              	.L12:
 199 0040 67666666 		.word	1717986919
 200              		.cfi_endproc
 201              	.LFE135:
 203              		.section	.text.read_register,"ax",%progbits
 204              		.align	1
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	read_register:
 210              	.LVL20:
 211              	.LFB130:
  89:Core/Src/lora_sx1276.c ****   uint8_t value = 0;
 212              		.loc 1 89 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 16
 215              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/lora_sx1276.c ****   uint8_t value = 0;
 216              		.loc 1 89 1 is_stmt 0 view .LVU45
 217 0000 10B5     		push	{r4, lr}
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 4, -8
 221              		.cfi_offset 14, -4
 222 0002 84B0     		sub	sp, sp, #16
 223              	.LCFI6:
 224              		.cfi_def_cfa_offset 24
 225 0004 0446     		mov	r4, r0
 226 0006 8DF80710 		strb	r1, [sp, #7]
  90:Core/Src/lora_sx1276.c **** 
 227              		.loc 1 90 3 is_stmt 1 view .LVU46
  90:Core/Src/lora_sx1276.c **** 
 228              		.loc 1 90 11 is_stmt 0 view .LVU47
 229 000a 0022     		movs	r2, #0
 230 000c 8DF80F20 		strb	r2, [sp, #15]
  93:Core/Src/lora_sx1276.c **** 
 231              		.loc 1 93 3 is_stmt 1 view .LVU48
 232 0010 CBB2     		uxtb	r3, r1
 233 0012 03F07F03 		and	r3, r3, #127
 234 0016 8DF80730 		strb	r3, [sp, #7]
  96:Core/Src/lora_sx1276.c ****   // Transmit reg address, then receive it value
 235              		.loc 1 96 3 view .LVU49
 236 001a C18A     		ldrh	r1, [r0, #22]
 237              	.LVL21:
  96:Core/Src/lora_sx1276.c ****   // Transmit reg address, then receive it value
 238              		.loc 1 96 3 is_stmt 0 view .LVU50
 239 001c 4068     		ldr	r0, [r0, #4]
 240              	.LVL22:
  96:Core/Src/lora_sx1276.c ****   // Transmit reg address, then receive it value
 241              		.loc 1 96 3 view .LVU51
 242 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 243              	.LVL23:
  98:Core/Src/lora_sx1276.c ****   uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
 244              		.loc 1 98 3 is_stmt 1 view .LVU52
  98:Core/Src/lora_sx1276.c ****   uint32_t res2 = HAL_SPI_Receive(lora->spi, &value, 1, lora->spi_timeout);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 9


 245              		.loc 1 98 19 is_stmt 0 view .LVU53
 246 0022 A368     		ldr	r3, [r4, #8]
 247 0024 0122     		movs	r2, #1
 248 0026 0DF10701 		add	r1, sp, #7
 249 002a 2068     		ldr	r0, [r4]
 250 002c FFF7FEFF 		bl	HAL_SPI_Transmit
 251              	.LVL24:
  99:Core/Src/lora_sx1276.c ****   // End SPI transaction
 252              		.loc 1 99 3 is_stmt 1 view .LVU54
  99:Core/Src/lora_sx1276.c ****   // End SPI transaction
 253              		.loc 1 99 19 is_stmt 0 view .LVU55
 254 0030 A368     		ldr	r3, [r4, #8]
 255 0032 0122     		movs	r2, #1
 256 0034 0DF10F01 		add	r1, sp, #15
 257 0038 2068     		ldr	r0, [r4]
 258 003a FFF7FEFF 		bl	HAL_SPI_Receive
 259              	.LVL25:
 101:Core/Src/lora_sx1276.c **** 
 260              		.loc 1 101 3 is_stmt 1 view .LVU56
 261 003e 0122     		movs	r2, #1
 262 0040 E18A     		ldrh	r1, [r4, #22]
 263 0042 6068     		ldr	r0, [r4, #4]
 264 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 265              	.LVL26:
 103:Core/Src/lora_sx1276.c ****     DEBUGF("SPI transmit/receive failed (%d %d)", res1, res2);
 266              		.loc 1 103 3 view .LVU57
 104:Core/Src/lora_sx1276.c ****   }
 267              		.loc 1 104 62 view .LVU58
 107:Core/Src/lora_sx1276.c **** }
 268              		.loc 1 107 3 view .LVU59
 108:Core/Src/lora_sx1276.c **** 
 269              		.loc 1 108 1 is_stmt 0 view .LVU60
 270 0048 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 271 004c 04B0     		add	sp, sp, #16
 272              	.LCFI7:
 273              		.cfi_def_cfa_offset 8
 274              		@ sp needed
 275 004e 10BD     		pop	{r4, pc}
 108:Core/Src/lora_sx1276.c **** 
 276              		.loc 1 108 1 view .LVU61
 277              		.cfi_endproc
 278              	.LFE130:
 280              		.section	.text.set_low_data_rate_optimization,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	set_low_data_rate_optimization:
 287              	.LVL27:
 288              	.LFB136:
 202:Core/Src/lora_sx1276.c **** 
 203:Core/Src/lora_sx1276.c **** static void set_low_data_rate_optimization(lora_sx1276 *lora)
 204:Core/Src/lora_sx1276.c **** {
 289              		.loc 1 204 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 10


 293              		.loc 1 204 1 is_stmt 0 view .LVU63
 294 0000 38B5     		push	{r3, r4, r5, lr}
 295              	.LCFI8:
 296              		.cfi_def_cfa_offset 16
 297              		.cfi_offset 3, -16
 298              		.cfi_offset 4, -12
 299              		.cfi_offset 5, -8
 300              		.cfi_offset 14, -4
 301 0002 0446     		mov	r4, r0
 205:Core/Src/lora_sx1276.c ****   assert_param(lora);
 302              		.loc 1 205 3 is_stmt 1 view .LVU64
 206:Core/Src/lora_sx1276.c **** 
 207:Core/Src/lora_sx1276.c ****   // Read current signal bandwidth
 208:Core/Src/lora_sx1276.c ****   uint64_t bandwidth = read_register(lora, REG_MODEM_CONFIG_1) >> 4;
 303              		.loc 1 208 3 view .LVU65
 304              		.loc 1 208 24 is_stmt 0 view .LVU66
 305 0004 1D21     		movs	r1, #29
 306 0006 FFF7FEFF 		bl	read_register
 307              	.LVL28:
 308              		.loc 1 208 64 view .LVU67
 309 000a C0F30715 		ubfx	r5, r0, #4, #8
 310              	.LVL29:
 209:Core/Src/lora_sx1276.c ****   // Read current spreading factor
 210:Core/Src/lora_sx1276.c ****   uint8_t  sf = read_register(lora, REG_MODEM_CONFIG_2) >> 4;
 311              		.loc 1 210 3 is_stmt 1 view .LVU68
 312              		.loc 1 210 17 is_stmt 0 view .LVU69
 313 000e 1E21     		movs	r1, #30
 314 0010 2046     		mov	r0, r4
 315 0012 FFF7FEFF 		bl	read_register
 316              	.LVL30:
 317              		.loc 1 210 12 view .LVU70
 318 0016 C0F30710 		ubfx	r0, r0, #4, #8
 319              	.LVL31:
 211:Core/Src/lora_sx1276.c **** 
 212:Core/Src/lora_sx1276.c ****   uint8_t  mc3 = MC3_AGCAUTO;
 320              		.loc 1 212 3 is_stmt 1 view .LVU71
 213:Core/Src/lora_sx1276.c **** 
 214:Core/Src/lora_sx1276.c ****   if (sf >= 11 && bandwidth == LORA_BANDWIDTH_125_KHZ) {
 321              		.loc 1 214 3 view .LVU72
 322              		.loc 1 214 6 is_stmt 0 view .LVU73
 323 001a 0A28     		cmp	r0, #10
 324 001c 03D9     		bls	.L18
 325              		.loc 1 214 16 discriminator 1 view .LVU74
 326 001e 072D     		cmp	r5, #7
 327 0020 07D0     		beq	.L19
 212:Core/Src/lora_sx1276.c **** 
 328              		.loc 1 212 12 view .LVU75
 329 0022 0422     		movs	r2, #4
 330 0024 00E0     		b	.L17
 331              	.L18:
 332 0026 0422     		movs	r2, #4
 333              	.L17:
 334              	.LVL32:
 215:Core/Src/lora_sx1276.c ****     mc3 |= MC3_MOBILE_NODE;
 216:Core/Src/lora_sx1276.c ****   }
 217:Core/Src/lora_sx1276.c **** 
 218:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_3, mc3);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 11


 335              		.loc 1 218 3 is_stmt 1 view .LVU76
 336 0028 2621     		movs	r1, #38
 337 002a 2046     		mov	r0, r4
 338              	.LVL33:
 339              		.loc 1 218 3 is_stmt 0 view .LVU77
 340 002c FFF7FEFF 		bl	write_register
 341              	.LVL34:
 219:Core/Src/lora_sx1276.c **** }
 342              		.loc 1 219 1 view .LVU78
 343 0030 38BD     		pop	{r3, r4, r5, pc}
 344              	.LVL35:
 345              	.L19:
 215:Core/Src/lora_sx1276.c ****     mc3 |= MC3_MOBILE_NODE;
 346              		.loc 1 215 9 view .LVU79
 347 0032 0C22     		movs	r2, #12
 348 0034 F8E7     		b	.L17
 349              		.cfi_endproc
 350              	.LFE136:
 352              		.section	.text.write_fifo,"ax",%progbits
 353              		.align	1
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	write_fifo:
 359              	.LVL36:
 360              	.LFB132:
 132:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO | BIT_7;
 361              		.loc 1 132 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO | BIT_7;
 365              		.loc 1 132 1 is_stmt 0 view .LVU81
 366 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 367              	.LCFI9:
 368              		.cfi_def_cfa_offset 20
 369              		.cfi_offset 4, -20
 370              		.cfi_offset 5, -16
 371              		.cfi_offset 6, -12
 372              		.cfi_offset 7, -8
 373              		.cfi_offset 14, -4
 374 0002 83B0     		sub	sp, sp, #12
 375              	.LCFI10:
 376              		.cfi_def_cfa_offset 32
 377 0004 0446     		mov	r4, r0
 378 0006 0E46     		mov	r6, r1
 379 0008 1746     		mov	r7, r2
 380 000a 1D46     		mov	r5, r3
 133:Core/Src/lora_sx1276.c **** 
 381              		.loc 1 133 3 is_stmt 1 view .LVU82
 133:Core/Src/lora_sx1276.c **** 
 382              		.loc 1 133 11 is_stmt 0 view .LVU83
 383 000c 8023     		movs	r3, #128
 384              	.LVL37:
 133:Core/Src/lora_sx1276.c **** 
 385              		.loc 1 133 11 view .LVU84
 386 000e 8DF80730 		strb	r3, [sp, #7]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 12


 136:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 387              		.loc 1 136 3 is_stmt 1 view .LVU85
 388 0012 0022     		movs	r2, #0
 389              	.LVL38:
 136:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 390              		.loc 1 136 3 is_stmt 0 view .LVU86
 391 0014 C18A     		ldrh	r1, [r0, #22]
 392              	.LVL39:
 136:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 393              		.loc 1 136 3 view .LVU87
 394 0016 4068     		ldr	r0, [r0, #4]
 395              	.LVL40:
 136:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 396              		.loc 1 136 3 view .LVU88
 397 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 398              	.LVL41:
 137:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 399              		.loc 1 137 3 is_stmt 1 view .LVU89
 137:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 400              		.loc 1 137 19 is_stmt 0 view .LVU90
 401 001c A368     		ldr	r3, [r4, #8]
 402 001e 0122     		movs	r2, #1
 403 0020 0DF10701 		add	r1, sp, #7
 404 0024 2068     		ldr	r0, [r4]
 405 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 406              	.LVL42:
 138:Core/Src/lora_sx1276.c ****     HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 407              		.loc 1 138 3 is_stmt 1 view .LVU91
 138:Core/Src/lora_sx1276.c ****     HAL_SPI_Transmit_DMA(lora->spi, buffer, len);
 408              		.loc 1 138 6 is_stmt 0 view .LVU92
 409 002a 012D     		cmp	r5, #1
 410 002c 0CD0     		beq	.L25
 143:Core/Src/lora_sx1276.c ****   // End SPI transaction
 411              		.loc 1 143 3 is_stmt 1 view .LVU93
 143:Core/Src/lora_sx1276.c ****   // End SPI transaction
 412              		.loc 1 143 19 is_stmt 0 view .LVU94
 413 002e A368     		ldr	r3, [r4, #8]
 414 0030 3A46     		mov	r2, r7
 415 0032 3146     		mov	r1, r6
 416 0034 2068     		ldr	r0, [r4]
 417 0036 FFF7FEFF 		bl	HAL_SPI_Transmit
 418              	.LVL43:
 145:Core/Src/lora_sx1276.c **** 
 419              		.loc 1 145 3 is_stmt 1 view .LVU95
 420 003a 0122     		movs	r2, #1
 421 003c E18A     		ldrh	r1, [r4, #22]
 422 003e 6068     		ldr	r0, [r4, #4]
 423 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 424              	.LVL44:
 147:Core/Src/lora_sx1276.c ****     DEBUGF("SPI transmit failed");
 425              		.loc 1 147 3 view .LVU96
 148:Core/Src/lora_sx1276.c ****   }
 426              		.loc 1 148 34 view .LVU97
 427              	.L21:
 150:Core/Src/lora_sx1276.c **** 
 428              		.loc 1 150 1 is_stmt 0 view .LVU98
 429 0044 03B0     		add	sp, sp, #12
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 13


 430              	.LCFI11:
 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 20
 433              		@ sp needed
 434 0046 F0BD     		pop	{r4, r5, r6, r7, pc}
 435              	.LVL45:
 436              	.L25:
 437              	.LCFI12:
 438              		.cfi_restore_state
 139:Core/Src/lora_sx1276.c ****     // Intentionally leave SPI active - let DMA finish transfer
 439              		.loc 1 139 5 is_stmt 1 view .LVU99
 440 0048 3A46     		mov	r2, r7
 441 004a 3146     		mov	r1, r6
 442 004c 2068     		ldr	r0, [r4]
 443 004e FFF7FEFF 		bl	HAL_SPI_Transmit_DMA
 444              	.LVL46:
 141:Core/Src/lora_sx1276.c ****   }
 445              		.loc 1 141 5 view .LVU100
 446 0052 F7E7     		b	.L21
 447              		.cfi_endproc
 448              	.LFE132:
 450              		.section	.text.read_fifo,"ax",%progbits
 451              		.align	1
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	read_fifo:
 457              	.LVL47:
 458              	.LFB133:
 154:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO;
 459              		.loc 1 154 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 8
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 154:Core/Src/lora_sx1276.c ****   uint8_t address = REG_FIFO;
 463              		.loc 1 154 1 is_stmt 0 view .LVU102
 464 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 465              	.LCFI13:
 466              		.cfi_def_cfa_offset 20
 467              		.cfi_offset 4, -20
 468              		.cfi_offset 5, -16
 469              		.cfi_offset 6, -12
 470              		.cfi_offset 7, -8
 471              		.cfi_offset 14, -4
 472 0002 83B0     		sub	sp, sp, #12
 473              	.LCFI14:
 474              		.cfi_def_cfa_offset 32
 475 0004 0446     		mov	r4, r0
 476 0006 0D46     		mov	r5, r1
 477 0008 1646     		mov	r6, r2
 478 000a 1F46     		mov	r7, r3
 155:Core/Src/lora_sx1276.c **** 
 479              		.loc 1 155 3 is_stmt 1 view .LVU103
 155:Core/Src/lora_sx1276.c **** 
 480              		.loc 1 155 11 is_stmt 0 view .LVU104
 481 000c 0022     		movs	r2, #0
 482              	.LVL48:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 14


 155:Core/Src/lora_sx1276.c **** 
 483              		.loc 1 155 11 view .LVU105
 484 000e 8DF80720 		strb	r2, [sp, #7]
 158:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 485              		.loc 1 158 3 is_stmt 1 view .LVU106
 486 0012 C18A     		ldrh	r1, [r0, #22]
 487              	.LVL49:
 158:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 488              		.loc 1 158 3 is_stmt 0 view .LVU107
 489 0014 4068     		ldr	r0, [r0, #4]
 490              	.LVL50:
 158:Core/Src/lora_sx1276.c ****   uint32_t res1 = HAL_SPI_Transmit(lora->spi, &address, 1, lora->spi_timeout);
 491              		.loc 1 158 3 view .LVU108
 492 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 493              	.LVL51:
 159:Core/Src/lora_sx1276.c ****   uint32_t res2;
 494              		.loc 1 159 3 is_stmt 1 view .LVU109
 159:Core/Src/lora_sx1276.c ****   uint32_t res2;
 495              		.loc 1 159 19 is_stmt 0 view .LVU110
 496 001a A368     		ldr	r3, [r4, #8]
 497 001c 0122     		movs	r2, #1
 498 001e 0DF10701 		add	r1, sp, #7
 499 0022 2068     		ldr	r0, [r4]
 500 0024 FFF7FEFF 		bl	HAL_SPI_Transmit
 501              	.LVL52:
 160:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 502              		.loc 1 160 3 is_stmt 1 view .LVU111
 161:Core/Src/lora_sx1276.c ****     res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 503              		.loc 1 161 3 view .LVU112
 161:Core/Src/lora_sx1276.c ****     res2 = HAL_SPI_Receive_DMA(lora->spi, buffer, len);
 504              		.loc 1 161 6 is_stmt 0 view .LVU113
 505 0028 012F     		cmp	r7, #1
 506 002a 0CD0     		beq	.L30
 165:Core/Src/lora_sx1276.c ****     // End SPI transaction
 507              		.loc 1 165 5 is_stmt 1 view .LVU114
 165:Core/Src/lora_sx1276.c ****     // End SPI transaction
 508              		.loc 1 165 12 is_stmt 0 view .LVU115
 509 002c A368     		ldr	r3, [r4, #8]
 510 002e 3246     		mov	r2, r6
 511 0030 2946     		mov	r1, r5
 512 0032 2068     		ldr	r0, [r4]
 513 0034 FFF7FEFF 		bl	HAL_SPI_Receive
 514              	.LVL53:
 167:Core/Src/lora_sx1276.c ****   }
 515              		.loc 1 167 5 is_stmt 1 view .LVU116
 516 0038 0122     		movs	r2, #1
 517 003a E18A     		ldrh	r1, [r4, #22]
 518 003c 6068     		ldr	r0, [r4, #4]
 519 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 520              	.LVL54:
 170:Core/Src/lora_sx1276.c ****     DEBUGF("SPI receive/transmit failed");
 521              		.loc 1 170 3 view .LVU117
 171:Core/Src/lora_sx1276.c ****   }
 522              		.loc 1 171 42 view .LVU118
 523              	.L26:
 173:Core/Src/lora_sx1276.c **** 
 524              		.loc 1 173 1 is_stmt 0 view .LVU119
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 15


 525 0042 03B0     		add	sp, sp, #12
 526              	.LCFI15:
 527              		.cfi_remember_state
 528              		.cfi_def_cfa_offset 20
 529              		@ sp needed
 530 0044 F0BD     		pop	{r4, r5, r6, r7, pc}
 531              	.LVL55:
 532              	.L30:
 533              	.LCFI16:
 534              		.cfi_restore_state
 162:Core/Src/lora_sx1276.c ****     // Do not end SPI here - must be done externally when DMA done
 535              		.loc 1 162 5 is_stmt 1 view .LVU120
 162:Core/Src/lora_sx1276.c ****     // Do not end SPI here - must be done externally when DMA done
 536              		.loc 1 162 12 is_stmt 0 view .LVU121
 537 0046 3246     		mov	r2, r6
 538 0048 2946     		mov	r1, r5
 539 004a 2068     		ldr	r0, [r4]
 540 004c FFF7FEFF 		bl	HAL_SPI_Receive_DMA
 541              	.LVL56:
 542 0050 F7E7     		b	.L26
 543              		.cfi_endproc
 544              	.LFE133:
 546              		.section	.text.lora_mode_sleep,"ax",%progbits
 547              		.align	1
 548              		.global	lora_mode_sleep
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	lora_mode_sleep:
 554              	.LVL57:
 555              	.LFB137:
 220:Core/Src/lora_sx1276.c **** 
 221:Core/Src/lora_sx1276.c **** void lora_mode_sleep(lora_sx1276 *lora)
 222:Core/Src/lora_sx1276.c **** {
 556              		.loc 1 222 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		.loc 1 222 1 is_stmt 0 view .LVU123
 561 0000 08B5     		push	{r3, lr}
 562              	.LCFI17:
 563              		.cfi_def_cfa_offset 8
 564              		.cfi_offset 3, -8
 565              		.cfi_offset 14, -4
 223:Core/Src/lora_sx1276.c ****   assert_param(lora);
 566              		.loc 1 223 3 is_stmt 1 view .LVU124
 224:Core/Src/lora_sx1276.c **** 
 225:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_SLEEP);
 567              		.loc 1 225 3 view .LVU125
 568 0002 0021     		movs	r1, #0
 569 0004 FFF7FEFF 		bl	set_mode
 570              	.LVL58:
 226:Core/Src/lora_sx1276.c **** }
 571              		.loc 1 226 1 is_stmt 0 view .LVU126
 572 0008 08BD     		pop	{r3, pc}
 573              		.cfi_endproc
 574              	.LFE137:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 16


 576              		.section	.text.lora_mode_receive_continuous,"ax",%progbits
 577              		.align	1
 578              		.global	lora_mode_receive_continuous
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	lora_mode_receive_continuous:
 584              	.LVL59:
 585              	.LFB138:
 227:Core/Src/lora_sx1276.c **** 
 228:Core/Src/lora_sx1276.c **** void lora_mode_receive_continuous(lora_sx1276 *lora)
 229:Core/Src/lora_sx1276.c **** {
 586              		.loc 1 229 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		.loc 1 229 1 is_stmt 0 view .LVU128
 591 0000 10B5     		push	{r4, lr}
 592              	.LCFI18:
 593              		.cfi_def_cfa_offset 8
 594              		.cfi_offset 4, -8
 595              		.cfi_offset 14, -4
 596 0002 0446     		mov	r4, r0
 230:Core/Src/lora_sx1276.c ****   assert_param(lora);
 597              		.loc 1 230 3 is_stmt 1 view .LVU129
 231:Core/Src/lora_sx1276.c **** 
 232:Core/Src/lora_sx1276.c ****   // Update base FIFO address for incoming packets
 233:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FIFO_RX_BASE_ADDR, lora->rx_base_addr);
 598              		.loc 1 233 3 view .LVU130
 599 0004 427D     		ldrb	r2, [r0, #21]	@ zero_extendqisi2
 600 0006 0F21     		movs	r1, #15
 601 0008 FFF7FEFF 		bl	write_register
 602              	.LVL60:
 234:Core/Src/lora_sx1276.c ****   // Clear all RX related IRQs
 235:Core/Src/lora_sx1276.c ****   write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 603              		.loc 1 235 3 view .LVU131
 604 000c F022     		movs	r2, #240
 605 000e 1221     		movs	r1, #18
 606 0010 2046     		mov	r0, r4
 607 0012 FFF7FEFF 		bl	write_register
 608              	.LVL61:
 236:Core/Src/lora_sx1276.c **** 
 237:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_RX_CONTINUOUS);
 609              		.loc 1 237 3 view .LVU132
 610 0016 0521     		movs	r1, #5
 611 0018 2046     		mov	r0, r4
 612 001a FFF7FEFF 		bl	set_mode
 613              	.LVL62:
 238:Core/Src/lora_sx1276.c **** }
 614              		.loc 1 238 1 is_stmt 0 view .LVU133
 615 001e 10BD     		pop	{r4, pc}
 616              		.loc 1 238 1 view .LVU134
 617              		.cfi_endproc
 618              	.LFE138:
 620              		.section	.text.lora_mode_receive_single,"ax",%progbits
 621              		.align	1
 622              		.global	lora_mode_receive_single
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 17


 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 627              	lora_mode_receive_single:
 628              	.LVL63:
 629              	.LFB139:
 239:Core/Src/lora_sx1276.c **** 
 240:Core/Src/lora_sx1276.c **** void lora_mode_receive_single(lora_sx1276 *lora)
 241:Core/Src/lora_sx1276.c **** {
 630              		.loc 1 241 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634              		.loc 1 241 1 is_stmt 0 view .LVU136
 635 0000 10B5     		push	{r4, lr}
 636              	.LCFI19:
 637              		.cfi_def_cfa_offset 8
 638              		.cfi_offset 4, -8
 639              		.cfi_offset 14, -4
 640 0002 0446     		mov	r4, r0
 242:Core/Src/lora_sx1276.c ****   assert_param(lora);
 641              		.loc 1 242 3 is_stmt 1 view .LVU137
 243:Core/Src/lora_sx1276.c **** 
 244:Core/Src/lora_sx1276.c ****   // Update base FIFO address for incoming packets
 245:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FIFO_RX_BASE_ADDR, lora->rx_base_addr);
 642              		.loc 1 245 3 view .LVU138
 643 0004 427D     		ldrb	r2, [r0, #21]	@ zero_extendqisi2
 644 0006 0F21     		movs	r1, #15
 645 0008 FFF7FEFF 		bl	write_register
 646              	.LVL64:
 246:Core/Src/lora_sx1276.c ****   // Clear all RX related IRQs
 247:Core/Src/lora_sx1276.c ****   write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 647              		.loc 1 247 3 view .LVU139
 648 000c F022     		movs	r2, #240
 649 000e 1221     		movs	r1, #18
 650 0010 2046     		mov	r0, r4
 651 0012 FFF7FEFF 		bl	write_register
 652              	.LVL65:
 248:Core/Src/lora_sx1276.c **** 
 249:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_RX_SINGLE);
 653              		.loc 1 249 3 view .LVU140
 654 0016 0621     		movs	r1, #6
 655 0018 2046     		mov	r0, r4
 656 001a FFF7FEFF 		bl	set_mode
 657              	.LVL66:
 250:Core/Src/lora_sx1276.c **** }
 658              		.loc 1 250 1 is_stmt 0 view .LVU141
 659 001e 10BD     		pop	{r4, pc}
 660              		.loc 1 250 1 view .LVU142
 661              		.cfi_endproc
 662              	.LFE139:
 664              		.section	.text.lora_mode_standby,"ax",%progbits
 665              		.align	1
 666              		.global	lora_mode_standby
 667              		.syntax unified
 668              		.thumb
 669              		.thumb_func
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 18


 671              	lora_mode_standby:
 672              	.LVL67:
 673              	.LFB140:
 251:Core/Src/lora_sx1276.c **** 
 252:Core/Src/lora_sx1276.c **** void lora_mode_standby(lora_sx1276 *lora)
 253:Core/Src/lora_sx1276.c **** {
 674              		.loc 1 253 1 is_stmt 1 view -0
 675              		.cfi_startproc
 676              		@ args = 0, pretend = 0, frame = 0
 677              		@ frame_needed = 0, uses_anonymous_args = 0
 678              		.loc 1 253 1 is_stmt 0 view .LVU144
 679 0000 08B5     		push	{r3, lr}
 680              	.LCFI20:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 3, -8
 683              		.cfi_offset 14, -4
 254:Core/Src/lora_sx1276.c ****   assert_param(lora);
 684              		.loc 1 254 3 is_stmt 1 view .LVU145
 255:Core/Src/lora_sx1276.c **** 
 256:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_STDBY);
 685              		.loc 1 256 3 view .LVU146
 686 0002 0121     		movs	r1, #1
 687 0004 FFF7FEFF 		bl	set_mode
 688              	.LVL68:
 257:Core/Src/lora_sx1276.c **** }
 689              		.loc 1 257 1 is_stmt 0 view .LVU147
 690 0008 08BD     		pop	{r3, pc}
 691              		.cfi_endproc
 692              	.LFE140:
 694              		.section	.text.lora_set_implicit_header_mode,"ax",%progbits
 695              		.align	1
 696              		.global	lora_set_implicit_header_mode
 697              		.syntax unified
 698              		.thumb
 699              		.thumb_func
 701              	lora_set_implicit_header_mode:
 702              	.LVL69:
 703              	.LFB141:
 258:Core/Src/lora_sx1276.c **** 
 259:Core/Src/lora_sx1276.c **** void lora_set_implicit_header_mode(lora_sx1276 *lora)
 260:Core/Src/lora_sx1276.c **** {
 704              		.loc 1 260 1 is_stmt 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708              		.loc 1 260 1 is_stmt 0 view .LVU149
 709 0000 10B5     		push	{r4, lr}
 710              	.LCFI21:
 711              		.cfi_def_cfa_offset 8
 712              		.cfi_offset 4, -8
 713              		.cfi_offset 14, -4
 714 0002 0446     		mov	r4, r0
 261:Core/Src/lora_sx1276.c ****   assert_param(lora);
 715              		.loc 1 261 3 is_stmt 1 view .LVU150
 262:Core/Src/lora_sx1276.c **** 
 263:Core/Src/lora_sx1276.c ****   uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 716              		.loc 1 263 3 view .LVU151
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 19


 717              		.loc 1 263 17 is_stmt 0 view .LVU152
 718 0004 1D21     		movs	r1, #29
 719 0006 FFF7FEFF 		bl	read_register
 720              	.LVL70:
 264:Core/Src/lora_sx1276.c ****   mc1 |= MC1_IMPLICIT_HEADER_MODE;
 721              		.loc 1 264 3 is_stmt 1 view .LVU153
 722              		.loc 1 264 7 is_stmt 0 view .LVU154
 723 000a 40F00102 		orr	r2, r0, #1
 724              	.LVL71:
 265:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_1, mc1);
 725              		.loc 1 265 3 is_stmt 1 view .LVU155
 726 000e D2B2     		uxtb	r2, r2
 727              		.loc 1 265 3 is_stmt 0 view .LVU156
 728 0010 1D21     		movs	r1, #29
 729 0012 2046     		mov	r0, r4
 730 0014 FFF7FEFF 		bl	write_register
 731              	.LVL72:
 266:Core/Src/lora_sx1276.c **** }
 732              		.loc 1 266 1 view .LVU157
 733 0018 10BD     		pop	{r4, pc}
 734              		.loc 1 266 1 view .LVU158
 735              		.cfi_endproc
 736              	.LFE141:
 738              		.section	.text.lora_set_explicit_header_mode,"ax",%progbits
 739              		.align	1
 740              		.global	lora_set_explicit_header_mode
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	lora_set_explicit_header_mode:
 746              	.LVL73:
 747              	.LFB142:
 267:Core/Src/lora_sx1276.c **** 
 268:Core/Src/lora_sx1276.c **** void lora_set_explicit_header_mode(lora_sx1276 *lora)
 269:Core/Src/lora_sx1276.c **** {
 748              		.loc 1 269 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		.loc 1 269 1 is_stmt 0 view .LVU160
 753 0000 10B5     		push	{r4, lr}
 754              	.LCFI22:
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 4, -8
 757              		.cfi_offset 14, -4
 758 0002 0446     		mov	r4, r0
 270:Core/Src/lora_sx1276.c ****   assert_param(lora);
 759              		.loc 1 270 3 is_stmt 1 view .LVU161
 271:Core/Src/lora_sx1276.c **** 
 272:Core/Src/lora_sx1276.c ****   uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 760              		.loc 1 272 3 view .LVU162
 761              		.loc 1 272 17 is_stmt 0 view .LVU163
 762 0004 1D21     		movs	r1, #29
 763 0006 FFF7FEFF 		bl	read_register
 764              	.LVL74:
 273:Core/Src/lora_sx1276.c ****   mc1 &= ~MC1_IMPLICIT_HEADER_MODE;
 765              		.loc 1 273 3 is_stmt 1 view .LVU164
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 20


 274:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_1, mc1);
 766              		.loc 1 274 3 view .LVU165
 767 000a 00F0FE02 		and	r2, r0, #254
 768 000e 1D21     		movs	r1, #29
 769 0010 2046     		mov	r0, r4
 770              	.LVL75:
 771              		.loc 1 274 3 is_stmt 0 view .LVU166
 772 0012 FFF7FEFF 		bl	write_register
 773              	.LVL76:
 275:Core/Src/lora_sx1276.c **** }
 774              		.loc 1 275 1 view .LVU167
 775 0016 10BD     		pop	{r4, pc}
 776              		.loc 1 275 1 view .LVU168
 777              		.cfi_endproc
 778              	.LFE142:
 780              		.section	.text.lora_set_tx_power,"ax",%progbits
 781              		.align	1
 782              		.global	lora_set_tx_power
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	lora_set_tx_power:
 788              	.LVL77:
 789              	.LFB143:
 276:Core/Src/lora_sx1276.c **** 
 277:Core/Src/lora_sx1276.c **** void lora_set_tx_power(lora_sx1276 *lora, uint8_t level)
 278:Core/Src/lora_sx1276.c **** {
 790              		.loc 1 278 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 278 1 is_stmt 0 view .LVU170
 795 0000 38B5     		push	{r3, r4, r5, lr}
 796              	.LCFI23:
 797              		.cfi_def_cfa_offset 16
 798              		.cfi_offset 3, -16
 799              		.cfi_offset 4, -12
 800              		.cfi_offset 5, -8
 801              		.cfi_offset 14, -4
 802 0002 0546     		mov	r5, r0
 803 0004 0C46     		mov	r4, r1
 279:Core/Src/lora_sx1276.c ****   assert_param(lora);
 804              		.loc 1 279 3 is_stmt 1 view .LVU171
 280:Core/Src/lora_sx1276.c **** 
 281:Core/Src/lora_sx1276.c ****   if (lora->pa_mode == LORA_PA_OUTPUT_RFO) {
 805              		.loc 1 281 3 view .LVU172
 806              		.loc 1 281 11 is_stmt 0 view .LVU173
 807 0006 0369     		ldr	r3, [r0, #16]
 808              		.loc 1 281 6 view .LVU174
 809 0008 4BB9     		cbnz	r3, .L44
 282:Core/Src/lora_sx1276.c ****     // RFO pin
 283:Core/Src/lora_sx1276.c ****     assert_param(level <= 15);
 810              		.loc 1 283 5 is_stmt 1 view .LVU175
 284:Core/Src/lora_sx1276.c ****     if (level > 15) {
 811              		.loc 1 284 5 view .LVU176
 812              		.loc 1 284 8 is_stmt 0 view .LVU177
 813 000a 0F29     		cmp	r1, #15
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 21


 814 000c 00D9     		bls	.L45
 285:Core/Src/lora_sx1276.c ****       level = 15;
 815              		.loc 1 285 13 view .LVU178
 816 000e 0F24     		movs	r4, #15
 817              	.L45:
 818              	.LVL78:
 286:Core/Src/lora_sx1276.c ****     }
 287:Core/Src/lora_sx1276.c ****     // 7 bit -> PaSelect: 0 for RFO    --- = 0x70
 288:Core/Src/lora_sx1276.c ****     // 6-4 bits -> MaxPower (select all) --^
 289:Core/Src/lora_sx1276.c ****     // 3-0 bits -> Output power, dB (max 15)
 290:Core/Src/lora_sx1276.c ****     write_register(lora, REG_PA_CONFIG, 0x70 | level);
 819              		.loc 1 290 5 is_stmt 1 view .LVU179
 820 0010 44F07002 		orr	r2, r4, #112
 821 0014 0921     		movs	r1, #9
 822 0016 2846     		mov	r0, r5
 823              	.LVL79:
 824              		.loc 1 290 5 is_stmt 0 view .LVU180
 825 0018 FFF7FEFF 		bl	write_register
 826              	.LVL80:
 827              	.L43:
 291:Core/Src/lora_sx1276.c ****   } else {
 292:Core/Src/lora_sx1276.c ****     // PA BOOST pin, from datasheet (Power Amplifier):
 293:Core/Src/lora_sx1276.c ****     //   Pout=17-(15-OutputPower)
 294:Core/Src/lora_sx1276.c ****     assert_param(level <= 20 && level >= 2);
 295:Core/Src/lora_sx1276.c ****     if (level > 20) {
 296:Core/Src/lora_sx1276.c ****       level = 20;
 297:Core/Src/lora_sx1276.c ****     }
 298:Core/Src/lora_sx1276.c ****     if (level < 2) {
 299:Core/Src/lora_sx1276.c ****       level = 2;
 300:Core/Src/lora_sx1276.c ****     }
 301:Core/Src/lora_sx1276.c ****     // Module power consumption from datasheet:
 302:Core/Src/lora_sx1276.c ****     // RFOP = +20 dBm, on PA_BOOST -> 120mA
 303:Core/Src/lora_sx1276.c ****     // RFOP = +17 dBm, on PA_BOOST -> 87mA
 304:Core/Src/lora_sx1276.c ****     if (level > 17) {
 305:Core/Src/lora_sx1276.c ****       // PA_DAC_HIGH_POWER operation changes last 3 OutputPower modes to:
 306:Core/Src/lora_sx1276.c ****       // 13 -> 18dB, 14 -> 19dB, 15 -> 20dB
 307:Core/Src/lora_sx1276.c ****       // So subtract 3 from level
 308:Core/Src/lora_sx1276.c ****       level -= 3;
 309:Core/Src/lora_sx1276.c ****       // Enable High Power mode
 310:Core/Src/lora_sx1276.c ****       write_register(lora, REG_PA_DAC, PA_DAC_HIGH_POWER);
 311:Core/Src/lora_sx1276.c ****       // Limit maximum current to 140mA (+20mA to datasheet value to be sure)
 312:Core/Src/lora_sx1276.c ****       set_OCP(lora, 140);
 313:Core/Src/lora_sx1276.c ****     } else {
 314:Core/Src/lora_sx1276.c ****       // Enable half power mode (default)
 315:Core/Src/lora_sx1276.c ****       write_register(lora, REG_PA_DAC, PA_DAC_HALF_POWER);
 316:Core/Src/lora_sx1276.c ****       // Limit maximum current to 97mA (+10mA to datasheet value to be sure)
 317:Core/Src/lora_sx1276.c ****       set_OCP(lora, 97);
 318:Core/Src/lora_sx1276.c ****     }
 319:Core/Src/lora_sx1276.c ****     // Minimum power level is 2 which is 0 for chip
 320:Core/Src/lora_sx1276.c ****     level -= 2;
 321:Core/Src/lora_sx1276.c ****     // 7 bit -> PaSelect: 1 for PA_BOOST
 322:Core/Src/lora_sx1276.c ****     write_register(lora, REG_PA_CONFIG, BIT_7 | level);
 323:Core/Src/lora_sx1276.c ****   }
 324:Core/Src/lora_sx1276.c **** }
 828              		.loc 1 324 1 view .LVU181
 829 001c 38BD     		pop	{r3, r4, r5, pc}
 830              	.LVL81:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 22


 831              	.L44:
 294:Core/Src/lora_sx1276.c ****     if (level > 20) {
 832              		.loc 1 294 5 is_stmt 1 view .LVU182
 295:Core/Src/lora_sx1276.c ****       level = 20;
 833              		.loc 1 295 5 view .LVU183
 295:Core/Src/lora_sx1276.c ****       level = 20;
 834              		.loc 1 295 8 is_stmt 0 view .LVU184
 835 001e 1429     		cmp	r1, #20
 836 0020 03D8     		bhi	.L51
 298:Core/Src/lora_sx1276.c ****       level = 2;
 837              		.loc 1 298 5 is_stmt 1 view .LVU185
 298:Core/Src/lora_sx1276.c ****       level = 2;
 838              		.loc 1 298 8 is_stmt 0 view .LVU186
 839 0022 0129     		cmp	r1, #1
 840 0024 02D8     		bhi	.L47
 299:Core/Src/lora_sx1276.c ****     }
 841              		.loc 1 299 13 view .LVU187
 842 0026 0224     		movs	r4, #2
 843 0028 02E0     		b	.L48
 844              	.L51:
 296:Core/Src/lora_sx1276.c ****     }
 845              		.loc 1 296 13 view .LVU188
 846 002a 1424     		movs	r4, #20
 847              	.L47:
 848              	.LVL82:
 304:Core/Src/lora_sx1276.c ****       // PA_DAC_HIGH_POWER operation changes last 3 OutputPower modes to:
 849              		.loc 1 304 5 is_stmt 1 view .LVU189
 304:Core/Src/lora_sx1276.c ****       // PA_DAC_HIGH_POWER operation changes last 3 OutputPower modes to:
 850              		.loc 1 304 8 is_stmt 0 view .LVU190
 851 002c 112C     		cmp	r4, #17
 852 002e 11D8     		bhi	.L54
 853              	.LVL83:
 854              	.L48:
 315:Core/Src/lora_sx1276.c ****       // Limit maximum current to 97mA (+10mA to datasheet value to be sure)
 855              		.loc 1 315 7 is_stmt 1 view .LVU191
 856 0030 8422     		movs	r2, #132
 857 0032 4D21     		movs	r1, #77
 858 0034 2846     		mov	r0, r5
 859              	.LVL84:
 315:Core/Src/lora_sx1276.c ****       // Limit maximum current to 97mA (+10mA to datasheet value to be sure)
 860              		.loc 1 315 7 is_stmt 0 view .LVU192
 861 0036 FFF7FEFF 		bl	write_register
 862              	.LVL85:
 317:Core/Src/lora_sx1276.c ****     }
 863              		.loc 1 317 7 is_stmt 1 view .LVU193
 864 003a 6121     		movs	r1, #97
 865 003c 2846     		mov	r0, r5
 866 003e FFF7FEFF 		bl	set_OCP
 867              	.LVL86:
 868              	.L49:
 320:Core/Src/lora_sx1276.c ****     // 7 bit -> PaSelect: 1 for PA_BOOST
 869              		.loc 1 320 5 view .LVU194
 320:Core/Src/lora_sx1276.c ****     // 7 bit -> PaSelect: 1 for PA_BOOST
 870              		.loc 1 320 11 is_stmt 0 view .LVU195
 871 0042 A21E     		subs	r2, r4, #2
 872              	.LVL87:
 322:Core/Src/lora_sx1276.c ****   }
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 23


 873              		.loc 1 322 5 is_stmt 1 view .LVU196
 874 0044 62F07F02 		orn	r2, r2, #127
 875              	.LVL88:
 322:Core/Src/lora_sx1276.c ****   }
 876              		.loc 1 322 5 is_stmt 0 view .LVU197
 877 0048 D2B2     		uxtb	r2, r2
 878 004a 0921     		movs	r1, #9
 879 004c 2846     		mov	r0, r5
 880 004e FFF7FEFF 		bl	write_register
 881              	.LVL89:
 882              		.loc 1 324 1 view .LVU198
 883 0052 E3E7     		b	.L43
 884              	.LVL90:
 885              	.L54:
 308:Core/Src/lora_sx1276.c ****       // Enable High Power mode
 886              		.loc 1 308 7 is_stmt 1 view .LVU199
 308:Core/Src/lora_sx1276.c ****       // Enable High Power mode
 887              		.loc 1 308 13 is_stmt 0 view .LVU200
 888 0054 033C     		subs	r4, r4, #3
 889              	.LVL91:
 308:Core/Src/lora_sx1276.c ****       // Enable High Power mode
 890              		.loc 1 308 13 view .LVU201
 891 0056 E4B2     		uxtb	r4, r4
 892              	.LVL92:
 310:Core/Src/lora_sx1276.c ****       // Limit maximum current to 140mA (+20mA to datasheet value to be sure)
 893              		.loc 1 310 7 is_stmt 1 view .LVU202
 894 0058 8722     		movs	r2, #135
 895 005a 4D21     		movs	r1, #77
 896 005c 2846     		mov	r0, r5
 897              	.LVL93:
 310:Core/Src/lora_sx1276.c ****       // Limit maximum current to 140mA (+20mA to datasheet value to be sure)
 898              		.loc 1 310 7 is_stmt 0 view .LVU203
 899 005e FFF7FEFF 		bl	write_register
 900              	.LVL94:
 312:Core/Src/lora_sx1276.c ****     } else {
 901              		.loc 1 312 7 is_stmt 1 view .LVU204
 902 0062 8C21     		movs	r1, #140
 903 0064 2846     		mov	r0, r5
 904 0066 FFF7FEFF 		bl	set_OCP
 905              	.LVL95:
 906 006a EAE7     		b	.L49
 907              		.cfi_endproc
 908              	.LFE143:
 910              		.global	__aeabi_uldivmod
 911              		.section	.text.lora_set_frequency,"ax",%progbits
 912              		.align	1
 913              		.global	lora_set_frequency
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	lora_set_frequency:
 919              	.LVL96:
 920              	.LFB144:
 325:Core/Src/lora_sx1276.c **** 
 326:Core/Src/lora_sx1276.c **** void lora_set_frequency(lora_sx1276 *lora, uint64_t freq)
 327:Core/Src/lora_sx1276.c **** {
 921              		.loc 1 327 1 view -0
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 24


 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 925              		.loc 1 327 1 is_stmt 0 view .LVU206
 926 0000 38B5     		push	{r3, r4, r5, lr}
 927              	.LCFI24:
 928              		.cfi_def_cfa_offset 16
 929              		.cfi_offset 3, -16
 930              		.cfi_offset 4, -12
 931              		.cfi_offset 5, -8
 932              		.cfi_offset 14, -4
 933 0002 0446     		mov	r4, r0
 934 0004 1146     		mov	r1, r2
 328:Core/Src/lora_sx1276.c ****   assert_param(lora);
 935              		.loc 1 328 3 is_stmt 1 view .LVU207
 329:Core/Src/lora_sx1276.c **** 
 330:Core/Src/lora_sx1276.c ****   // From datasheet: FREQ = (FRF * 32 Mhz) / (2 ^ 19)
 331:Core/Src/lora_sx1276.c ****   uint64_t frf = (freq << 19) / (32 * MHZ);
 936              		.loc 1 331 3 view .LVU208
 937              		.loc 1 331 24 is_stmt 0 view .LVU209
 938 0006 DD04     		lsls	r5, r3, #19
 939              		.loc 1 331 12 view .LVU210
 940 0008 0C4A     		ldr	r2, .L57
 941              	.LVL97:
 942              		.loc 1 331 12 view .LVU211
 943 000a 0023     		movs	r3, #0
 944 000c C804     		lsls	r0, r1, #19
 945              	.LVL98:
 946              		.loc 1 331 12 view .LVU212
 947 000e 45EA5131 		orr	r1, r5, r1, lsr #13
 948 0012 FFF7FEFF 		bl	__aeabi_uldivmod
 949              	.LVL99:
 950 0016 0546     		mov	r5, r0
 951              	.LVL100:
 332:Core/Src/lora_sx1276.c **** 
 333:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FRF_MSB, frf >> 16);
 952              		.loc 1 333 3 is_stmt 1 view .LVU213
 953 0018 C0F30742 		ubfx	r2, r0, #16, #8
 954 001c 0621     		movs	r1, #6
 955              	.LVL101:
 956              		.loc 1 333 3 is_stmt 0 view .LVU214
 957 001e 2046     		mov	r0, r4
 958              		.loc 1 333 3 view .LVU215
 959 0020 FFF7FEFF 		bl	write_register
 960              	.LVL102:
 334:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FRF_MID, (frf & 0xff00) >> 8);
 961              		.loc 1 334 3 is_stmt 1 view .LVU216
 962 0024 C5F30722 		ubfx	r2, r5, #8, #8
 963 0028 0721     		movs	r1, #7
 964 002a 2046     		mov	r0, r4
 965 002c FFF7FEFF 		bl	write_register
 966              	.LVL103:
 335:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FRF_LSB, frf & 0xff);
 967              		.loc 1 335 3 view .LVU217
 968 0030 EAB2     		uxtb	r2, r5
 969 0032 0821     		movs	r1, #8
 970 0034 2046     		mov	r0, r4
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 25


 971 0036 FFF7FEFF 		bl	write_register
 972              	.LVL104:
 336:Core/Src/lora_sx1276.c **** }
 973              		.loc 1 336 1 is_stmt 0 view .LVU218
 974 003a 38BD     		pop	{r3, r4, r5, pc}
 975              	.LVL105:
 976              	.L58:
 977              		.loc 1 336 1 view .LVU219
 978              		.align	2
 979              	.L57:
 980 003c 0048E801 		.word	32000000
 981              		.cfi_endproc
 982              	.LFE144:
 984              		.section	.text.lora_packet_rssi,"ax",%progbits
 985              		.align	1
 986              		.global	lora_packet_rssi
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 991              	lora_packet_rssi:
 992              	.LVL106:
 993              	.LFB145:
 337:Core/Src/lora_sx1276.c **** 
 338:Core/Src/lora_sx1276.c **** int8_t lora_packet_rssi(lora_sx1276 *lora)
 339:Core/Src/lora_sx1276.c **** {
 994              		.loc 1 339 1 is_stmt 1 view -0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 0
 997              		@ frame_needed = 0, uses_anonymous_args = 0
 998              		.loc 1 339 1 is_stmt 0 view .LVU221
 999 0000 10B5     		push	{r4, lr}
 1000              	.LCFI25:
 1001              		.cfi_def_cfa_offset 8
 1002              		.cfi_offset 4, -8
 1003              		.cfi_offset 14, -4
 1004 0002 0446     		mov	r4, r0
 340:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1005              		.loc 1 340 3 is_stmt 1 view .LVU222
 341:Core/Src/lora_sx1276.c **** 
 342:Core/Src/lora_sx1276.c ****   uint8_t rssi = read_register(lora, REG_PKT_RSSI_VALUE);
 1006              		.loc 1 342 3 view .LVU223
 1007              		.loc 1 342 18 is_stmt 0 view .LVU224
 1008 0004 1A21     		movs	r1, #26
 1009 0006 FFF7FEFF 		bl	read_register
 1010              	.LVL107:
 343:Core/Src/lora_sx1276.c **** 
 344:Core/Src/lora_sx1276.c ****   return lora->frequency < (868 * MHZ) ? rssi - 164 : rssi - 157;
 1011              		.loc 1 344 3 is_stmt 1 view .LVU225
 1012              		.loc 1 344 14 is_stmt 0 view .LVU226
 1013 000a E268     		ldr	r2, [r4, #12]
 1014              		.loc 1 344 53 view .LVU227
 1015 000c 044B     		ldr	r3, .L63
 1016 000e 9A42     		cmp	r2, r3
 1017 0010 02D8     		bhi	.L60
 1018              		.loc 1 344 47 discriminator 1 view .LVU228
 1019 0012 5C30     		adds	r0, r0, #92
 1020              	.LVL108:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 26


 1021              		.loc 1 344 53 discriminator 1 view .LVU229
 1022 0014 40B2     		sxtb	r0, r0
 1023              	.L61:
 345:Core/Src/lora_sx1276.c **** }
 1024              		.loc 1 345 1 discriminator 4 view .LVU230
 1025 0016 10BD     		pop	{r4, pc}
 1026              	.LVL109:
 1027              	.L60:
 344:Core/Src/lora_sx1276.c **** }
 1028              		.loc 1 344 60 discriminator 2 view .LVU231
 1029 0018 6330     		adds	r0, r0, #99
 1030              	.LVL110:
 344:Core/Src/lora_sx1276.c **** }
 1031              		.loc 1 344 53 discriminator 2 view .LVU232
 1032 001a 40B2     		sxtb	r0, r0
 1033 001c FBE7     		b	.L61
 1034              	.L64:
 1035 001e 00BF     		.align	2
 1036              	.L63:
 1037 0020 FFA0BC33 		.word	867999999
 1038              		.cfi_endproc
 1039              	.LFE145:
 1041              		.section	.text.lora_packet_snr,"ax",%progbits
 1042              		.align	1
 1043              		.global	lora_packet_snr
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1048              	lora_packet_snr:
 1049              	.LVL111:
 1050              	.LFB146:
 346:Core/Src/lora_sx1276.c **** 
 347:Core/Src/lora_sx1276.c **** uint8_t lora_packet_snr(lora_sx1276 *lora)
 348:Core/Src/lora_sx1276.c **** {
 1051              		.loc 1 348 1 is_stmt 1 view -0
 1052              		.cfi_startproc
 1053              		@ args = 0, pretend = 0, frame = 0
 1054              		@ frame_needed = 0, uses_anonymous_args = 0
 1055              		.loc 1 348 1 is_stmt 0 view .LVU234
 1056 0000 08B5     		push	{r3, lr}
 1057              	.LCFI26:
 1058              		.cfi_def_cfa_offset 8
 1059              		.cfi_offset 3, -8
 1060              		.cfi_offset 14, -4
 349:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1061              		.loc 1 349 3 is_stmt 1 view .LVU235
 350:Core/Src/lora_sx1276.c **** 
 351:Core/Src/lora_sx1276.c ****   uint8_t snr = read_register(lora, REG_PKT_SNR_VALUE);
 1062              		.loc 1 351 3 view .LVU236
 1063              		.loc 1 351 17 is_stmt 0 view .LVU237
 1064 0002 1921     		movs	r1, #25
 1065 0004 FFF7FEFF 		bl	read_register
 1066              	.LVL112:
 352:Core/Src/lora_sx1276.c **** 
 353:Core/Src/lora_sx1276.c ****   return snr / 5;
 1067              		.loc 1 353 3 is_stmt 1 view .LVU238
 1068              		.loc 1 353 14 is_stmt 0 view .LVU239
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 27


 1069 0008 024B     		ldr	r3, .L67
 1070 000a A3FB0030 		umull	r3, r0, r3, r0
 1071              	.LVL113:
 354:Core/Src/lora_sx1276.c **** }
 1072              		.loc 1 354 1 view .LVU240
 1073 000e C0F38700 		ubfx	r0, r0, #2, #8
 1074 0012 08BD     		pop	{r3, pc}
 1075              	.L68:
 1076              		.align	2
 1077              	.L67:
 1078 0014 CDCCCCCC 		.word	-858993459
 1079              		.cfi_endproc
 1080              	.LFE146:
 1082              		.section	.text.lora_set_signal_bandwidth,"ax",%progbits
 1083              		.align	1
 1084              		.global	lora_set_signal_bandwidth
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	lora_set_signal_bandwidth:
 1090              	.LVL114:
 1091              	.LFB147:
 355:Core/Src/lora_sx1276.c **** 
 356:Core/Src/lora_sx1276.c **** void lora_set_signal_bandwidth(lora_sx1276 *lora, uint64_t bw)
 357:Core/Src/lora_sx1276.c **** {
 1092              		.loc 1 357 1 is_stmt 1 view -0
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 0
 1095              		@ frame_needed = 0, uses_anonymous_args = 0
 1096              		.loc 1 357 1 is_stmt 0 view .LVU242
 1097 0000 38B5     		push	{r3, r4, r5, lr}
 1098              	.LCFI27:
 1099              		.cfi_def_cfa_offset 16
 1100              		.cfi_offset 3, -16
 1101              		.cfi_offset 4, -12
 1102              		.cfi_offset 5, -8
 1103              		.cfi_offset 14, -4
 1104 0002 0546     		mov	r5, r0
 1105 0004 1446     		mov	r4, r2
 358:Core/Src/lora_sx1276.c ****   assert_param(lora && bw < LORA_BW_LAST);
 1106              		.loc 1 358 3 is_stmt 1 view .LVU243
 359:Core/Src/lora_sx1276.c **** 
 360:Core/Src/lora_sx1276.c ****   // REG_MODEM_CONFIG_1 has 2 more parameters:
 361:Core/Src/lora_sx1276.c ****   // Coding rate / Header mode, so read them before set bandwidth
 362:Core/Src/lora_sx1276.c ****   uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 1107              		.loc 1 362 3 view .LVU244
 1108              		.loc 1 362 17 is_stmt 0 view .LVU245
 1109 0006 1D21     		movs	r1, #29
 1110 0008 FFF7FEFF 		bl	read_register
 1111              	.LVL115:
 363:Core/Src/lora_sx1276.c ****   // Signal bandwidth uses 4-7 bits of config
 364:Core/Src/lora_sx1276.c ****   mc1 = (mc1 & 0x0F) | bw << 4;
 1112              		.loc 1 364 3 is_stmt 1 view .LVU246
 1113              		.loc 1 364 14 is_stmt 0 view .LVU247
 1114 000c 00F00F02 		and	r2, r0, #15
 1115              		.loc 1 364 27 view .LVU248
 1116 0010 2401     		lsls	r4, r4, #4
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 28


 1117 0012 E4B2     		uxtb	r4, r4
 1118              	.LVL116:
 365:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_1, mc1);
 1119              		.loc 1 365 3 is_stmt 1 view .LVU249
 1120 0014 2243     		orrs	r2, r2, r4
 1121              	.LVL117:
 1122              		.loc 1 365 3 is_stmt 0 view .LVU250
 1123 0016 1D21     		movs	r1, #29
 1124 0018 2846     		mov	r0, r5
 1125 001a FFF7FEFF 		bl	write_register
 1126              	.LVL118:
 366:Core/Src/lora_sx1276.c **** 
 367:Core/Src/lora_sx1276.c ****   set_low_data_rate_optimization(lora);
 1127              		.loc 1 367 3 is_stmt 1 view .LVU251
 1128 001e 2846     		mov	r0, r5
 1129 0020 FFF7FEFF 		bl	set_low_data_rate_optimization
 1130              	.LVL119:
 368:Core/Src/lora_sx1276.c **** }
 1131              		.loc 1 368 1 is_stmt 0 view .LVU252
 1132 0024 38BD     		pop	{r3, r4, r5, pc}
 1133              		.loc 1 368 1 view .LVU253
 1134              		.cfi_endproc
 1135              	.LFE147:
 1137              		.section	.text.lora_set_spreading_factor,"ax",%progbits
 1138              		.align	1
 1139              		.global	lora_set_spreading_factor
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	lora_set_spreading_factor:
 1145              	.LVL120:
 1146              	.LFB148:
 369:Core/Src/lora_sx1276.c **** 
 370:Core/Src/lora_sx1276.c **** void lora_set_spreading_factor(lora_sx1276 *lora, uint8_t sf)
 371:Core/Src/lora_sx1276.c **** {
 1147              		.loc 1 371 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		.loc 1 371 1 is_stmt 0 view .LVU255
 1152 0000 38B5     		push	{r3, r4, r5, lr}
 1153              	.LCFI28:
 1154              		.cfi_def_cfa_offset 16
 1155              		.cfi_offset 3, -16
 1156              		.cfi_offset 4, -12
 1157              		.cfi_offset 5, -8
 1158              		.cfi_offset 14, -4
 1159 0002 0446     		mov	r4, r0
 372:Core/Src/lora_sx1276.c ****   assert_param(lora && sf <= 12 && sf >=6);
 1160              		.loc 1 372 3 is_stmt 1 view .LVU256
 373:Core/Src/lora_sx1276.c **** 
 374:Core/Src/lora_sx1276.c ****   if (sf < 6) {
 1161              		.loc 1 374 3 view .LVU257
 1162              		.loc 1 374 6 is_stmt 0 view .LVU258
 1163 0004 0529     		cmp	r1, #5
 1164 0006 1FD9     		bls	.L75
 1165 0008 0D46     		mov	r5, r1
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 29


 375:Core/Src/lora_sx1276.c ****     sf = 6;
 376:Core/Src/lora_sx1276.c ****   } else if (sf > 12) {
 1166              		.loc 1 376 10 is_stmt 1 view .LVU259
 1167              		.loc 1 376 13 is_stmt 0 view .LVU260
 1168 000a 0C29     		cmp	r1, #12
 1169 000c 28D8     		bhi	.L76
 377:Core/Src/lora_sx1276.c ****     sf = 12;
 378:Core/Src/lora_sx1276.c ****   }
 379:Core/Src/lora_sx1276.c **** 
 380:Core/Src/lora_sx1276.c ****   if (sf == 6) {
 1170              		.loc 1 380 3 is_stmt 1 view .LVU261
 1171              		.loc 1 380 6 is_stmt 0 view .LVU262
 1172 000e 0629     		cmp	r1, #6
 1173 0010 1BD0     		beq	.L72
 1174              	.L73:
 1175              	.LVL121:
 381:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_OPTIMIZE, 0xc5);
 382:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 383:Core/Src/lora_sx1276.c ****   } else {
 384:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_OPTIMIZE, 0xc3);
 1176              		.loc 1 384 5 is_stmt 1 view .LVU263
 1177 0012 C322     		movs	r2, #195
 1178 0014 3121     		movs	r1, #49
 1179 0016 2046     		mov	r0, r4
 1180              	.LVL122:
 1181              		.loc 1 384 5 is_stmt 0 view .LVU264
 1182 0018 FFF7FEFF 		bl	write_register
 1183              	.LVL123:
 385:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_THRESHOLD, 0x0a);
 1184              		.loc 1 385 5 is_stmt 1 view .LVU265
 1185 001c 0A22     		movs	r2, #10
 1186 001e 3721     		movs	r1, #55
 1187 0020 2046     		mov	r0, r4
 1188 0022 FFF7FEFF 		bl	write_register
 1189              	.LVL124:
 1190              	.L74:
 386:Core/Src/lora_sx1276.c ****   }
 387:Core/Src/lora_sx1276.c ****   // Set new spread factor
 388:Core/Src/lora_sx1276.c ****   uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 1191              		.loc 1 388 3 view .LVU266
 1192              		.loc 1 388 17 is_stmt 0 view .LVU267
 1193 0026 1E21     		movs	r1, #30
 1194 0028 2046     		mov	r0, r4
 1195 002a FFF7FEFF 		bl	read_register
 1196              	.LVL125:
 389:Core/Src/lora_sx1276.c ****   mc2 = (mc2 & 0x0F) | (sf << 4);
 1197              		.loc 1 389 3 is_stmt 1 view .LVU268
 1198              		.loc 1 389 14 is_stmt 0 view .LVU269
 1199 002e 00F00F02 		and	r2, r0, #15
 1200              		.loc 1 389 22 view .LVU270
 1201 0032 42EA0512 		orr	r2, r2, r5, lsl #4
 1202              	.LVL126:
 390:Core/Src/lora_sx1276.c ****   // uint8_t new_config = (current_config & 0x0f) | ((sf << 4) & 0xf0);
 391:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_2, mc2);
 1203              		.loc 1 391 3 is_stmt 1 view .LVU271
 1204 0036 D2B2     		uxtb	r2, r2
 1205              		.loc 1 391 3 is_stmt 0 view .LVU272
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 30


 1206 0038 1E21     		movs	r1, #30
 1207 003a 2046     		mov	r0, r4
 1208 003c FFF7FEFF 		bl	write_register
 1209              	.LVL127:
 392:Core/Src/lora_sx1276.c **** 
 393:Core/Src/lora_sx1276.c ****   set_low_data_rate_optimization(lora);
 1210              		.loc 1 393 3 is_stmt 1 view .LVU273
 1211 0040 2046     		mov	r0, r4
 1212 0042 FFF7FEFF 		bl	set_low_data_rate_optimization
 1213              	.LVL128:
 394:Core/Src/lora_sx1276.c **** }
 1214              		.loc 1 394 1 is_stmt 0 view .LVU274
 1215 0046 38BD     		pop	{r3, r4, r5, pc}
 1216              	.LVL129:
 1217              	.L75:
 375:Core/Src/lora_sx1276.c ****   } else if (sf > 12) {
 1218              		.loc 1 375 8 view .LVU275
 1219 0048 0625     		movs	r5, #6
 1220              	.L72:
 1221              	.LVL130:
 381:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 1222              		.loc 1 381 5 is_stmt 1 view .LVU276
 1223 004a C522     		movs	r2, #197
 1224 004c 3121     		movs	r1, #49
 1225 004e 2046     		mov	r0, r4
 1226              	.LVL131:
 381:Core/Src/lora_sx1276.c ****     write_register(lora, REG_DETECTION_THRESHOLD, 0x0c);
 1227              		.loc 1 381 5 is_stmt 0 view .LVU277
 1228 0050 FFF7FEFF 		bl	write_register
 1229              	.LVL132:
 382:Core/Src/lora_sx1276.c ****   } else {
 1230              		.loc 1 382 5 is_stmt 1 view .LVU278
 1231 0054 0C22     		movs	r2, #12
 1232 0056 3721     		movs	r1, #55
 1233 0058 2046     		mov	r0, r4
 1234 005a FFF7FEFF 		bl	write_register
 1235              	.LVL133:
 1236 005e E2E7     		b	.L74
 1237              	.LVL134:
 1238              	.L76:
 377:Core/Src/lora_sx1276.c ****   }
 1239              		.loc 1 377 8 is_stmt 0 view .LVU279
 1240 0060 0C25     		movs	r5, #12
 1241 0062 D6E7     		b	.L73
 1242              		.cfi_endproc
 1243              	.LFE148:
 1245              		.section	.text.lora_set_crc,"ax",%progbits
 1246              		.align	1
 1247              		.global	lora_set_crc
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	lora_set_crc:
 1253              	.LVL135:
 1254              	.LFB149:
 395:Core/Src/lora_sx1276.c **** 
 396:Core/Src/lora_sx1276.c **** void lora_set_crc(lora_sx1276 *lora, uint8_t enable)
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 31


 397:Core/Src/lora_sx1276.c **** {
 1255              		.loc 1 397 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		.loc 1 397 1 is_stmt 0 view .LVU281
 1260 0000 38B5     		push	{r3, r4, r5, lr}
 1261              	.LCFI29:
 1262              		.cfi_def_cfa_offset 16
 1263              		.cfi_offset 3, -16
 1264              		.cfi_offset 4, -12
 1265              		.cfi_offset 5, -8
 1266              		.cfi_offset 14, -4
 1267 0002 0446     		mov	r4, r0
 1268 0004 0D46     		mov	r5, r1
 398:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1269              		.loc 1 398 3 is_stmt 1 view .LVU282
 399:Core/Src/lora_sx1276.c **** 
 400:Core/Src/lora_sx1276.c ****   uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 1270              		.loc 1 400 3 view .LVU283
 1271              		.loc 1 400 17 is_stmt 0 view .LVU284
 1272 0006 1E21     		movs	r1, #30
 1273              	.LVL136:
 1274              		.loc 1 400 17 view .LVU285
 1275 0008 FFF7FEFF 		bl	read_register
 1276              	.LVL137:
 401:Core/Src/lora_sx1276.c **** 
 402:Core/Src/lora_sx1276.c ****   if (enable) {
 1277              		.loc 1 402 3 is_stmt 1 view .LVU286
 1278              		.loc 1 402 6 is_stmt 0 view .LVU287
 1279 000c 3DB1     		cbz	r5, .L79
 403:Core/Src/lora_sx1276.c ****     mc2 |= MC2_CRC_ON;
 1280              		.loc 1 403 5 is_stmt 1 view .LVU288
 1281              		.loc 1 403 9 is_stmt 0 view .LVU289
 1282 000e 40F00402 		orr	r2, r0, #4
 1283 0012 D2B2     		uxtb	r2, r2
 1284              	.LVL138:
 1285              	.L80:
 404:Core/Src/lora_sx1276.c ****   } else {
 405:Core/Src/lora_sx1276.c ****     mc2 &= ~MC2_CRC_ON;
 406:Core/Src/lora_sx1276.c ****   }
 407:Core/Src/lora_sx1276.c **** 
 408:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_2, mc2);
 1286              		.loc 1 408 3 is_stmt 1 view .LVU290
 1287 0014 1E21     		movs	r1, #30
 1288 0016 2046     		mov	r0, r4
 1289 0018 FFF7FEFF 		bl	write_register
 1290              	.LVL139:
 409:Core/Src/lora_sx1276.c **** }
 1291              		.loc 1 409 1 is_stmt 0 view .LVU291
 1292 001c 38BD     		pop	{r3, r4, r5, pc}
 1293              	.LVL140:
 1294              	.L79:
 405:Core/Src/lora_sx1276.c ****   }
 1295              		.loc 1 405 5 is_stmt 1 view .LVU292
 405:Core/Src/lora_sx1276.c ****   }
 1296              		.loc 1 405 9 is_stmt 0 view .LVU293
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 32


 1297 001e 00F0FB02 		and	r2, r0, #251
 1298              	.LVL141:
 405:Core/Src/lora_sx1276.c ****   }
 1299              		.loc 1 405 9 view .LVU294
 1300 0022 F7E7     		b	.L80
 1301              		.cfi_endproc
 1302              	.LFE149:
 1304              		.section	.text.lora_set_coding_rate,"ax",%progbits
 1305              		.align	1
 1306              		.global	lora_set_coding_rate
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	lora_set_coding_rate:
 1312              	.LVL142:
 1313              	.LFB150:
 410:Core/Src/lora_sx1276.c **** 
 411:Core/Src/lora_sx1276.c **** void lora_set_coding_rate(lora_sx1276 *lora, uint8_t rate)
 412:Core/Src/lora_sx1276.c **** {
 1314              		.loc 1 412 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		.loc 1 412 1 is_stmt 0 view .LVU296
 1319 0000 38B5     		push	{r3, r4, r5, lr}
 1320              	.LCFI30:
 1321              		.cfi_def_cfa_offset 16
 1322              		.cfi_offset 3, -16
 1323              		.cfi_offset 4, -12
 1324              		.cfi_offset 5, -8
 1325              		.cfi_offset 14, -4
 1326 0002 0446     		mov	r4, r0
 1327 0004 0D46     		mov	r5, r1
 413:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1328              		.loc 1 413 3 is_stmt 1 view .LVU297
 414:Core/Src/lora_sx1276.c **** 
 415:Core/Src/lora_sx1276.c ****   uint8_t mc1 = read_register(lora, REG_MODEM_CONFIG_1);
 1329              		.loc 1 415 3 view .LVU298
 1330              		.loc 1 415 17 is_stmt 0 view .LVU299
 1331 0006 1D21     		movs	r1, #29
 1332              	.LVL143:
 1333              		.loc 1 415 17 view .LVU300
 1334 0008 FFF7FEFF 		bl	read_register
 1335              	.LVL144:
 416:Core/Src/lora_sx1276.c **** 
 417:Core/Src/lora_sx1276.c ****   // coding rate bits are 1-3 in modem config 1 register
 418:Core/Src/lora_sx1276.c ****   mc1 |= rate << 1;
 1336              		.loc 1 418 3 is_stmt 1 view .LVU301
 1337              		.loc 1 418 7 is_stmt 0 view .LVU302
 1338 000c 40EA4502 		orr	r2, r0, r5, lsl #1
 1339              	.LVL145:
 419:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_1, mc1);
 1340              		.loc 1 419 3 is_stmt 1 view .LVU303
 1341 0010 D2B2     		uxtb	r2, r2
 1342              		.loc 1 419 3 is_stmt 0 view .LVU304
 1343 0012 1D21     		movs	r1, #29
 1344 0014 2046     		mov	r0, r4
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 33


 1345 0016 FFF7FEFF 		bl	write_register
 1346              	.LVL146:
 420:Core/Src/lora_sx1276.c **** }
 1347              		.loc 1 420 1 view .LVU305
 1348 001a 38BD     		pop	{r3, r4, r5, pc}
 1349              		.loc 1 420 1 view .LVU306
 1350              		.cfi_endproc
 1351              	.LFE150:
 1353              		.section	.text.lora_set_preamble_length,"ax",%progbits
 1354              		.align	1
 1355              		.global	lora_set_preamble_length
 1356              		.syntax unified
 1357              		.thumb
 1358              		.thumb_func
 1360              	lora_set_preamble_length:
 1361              	.LVL147:
 1362              	.LFB151:
 421:Core/Src/lora_sx1276.c **** 
 422:Core/Src/lora_sx1276.c **** void lora_set_preamble_length(lora_sx1276 *lora, uint16_t len)
 423:Core/Src/lora_sx1276.c **** {
 1363              		.loc 1 423 1 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		.loc 1 423 1 is_stmt 0 view .LVU308
 1368 0000 38B5     		push	{r3, r4, r5, lr}
 1369              	.LCFI31:
 1370              		.cfi_def_cfa_offset 16
 1371              		.cfi_offset 3, -16
 1372              		.cfi_offset 4, -12
 1373              		.cfi_offset 5, -8
 1374              		.cfi_offset 14, -4
 1375 0002 0546     		mov	r5, r0
 1376 0004 0C46     		mov	r4, r1
 424:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1377              		.loc 1 424 3 is_stmt 1 view .LVU309
 425:Core/Src/lora_sx1276.c **** 
 426:Core/Src/lora_sx1276.c ****   write_register(lora, REG_PREAMBLE_MSB, len >> 8);
 1378              		.loc 1 426 3 view .LVU310
 1379 0006 0A0A     		lsrs	r2, r1, #8
 1380 0008 2021     		movs	r1, #32
 1381              	.LVL148:
 1382              		.loc 1 426 3 is_stmt 0 view .LVU311
 1383 000a FFF7FEFF 		bl	write_register
 1384              	.LVL149:
 427:Core/Src/lora_sx1276.c ****   write_register(lora, REG_PREAMBLE_LSB, len & 0xf);
 1385              		.loc 1 427 3 is_stmt 1 view .LVU312
 1386 000e 04F00F02 		and	r2, r4, #15
 1387 0012 2121     		movs	r1, #33
 1388 0014 2846     		mov	r0, r5
 1389 0016 FFF7FEFF 		bl	write_register
 1390              	.LVL150:
 428:Core/Src/lora_sx1276.c **** }
 1391              		.loc 1 428 1 is_stmt 0 view .LVU313
 1392 001a 38BD     		pop	{r3, r4, r5, pc}
 1393              		.loc 1 428 1 view .LVU314
 1394              		.cfi_endproc
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 34


 1395              	.LFE151:
 1397              		.section	.text.lora_version,"ax",%progbits
 1398              		.align	1
 1399              		.global	lora_version
 1400              		.syntax unified
 1401              		.thumb
 1402              		.thumb_func
 1404              	lora_version:
 1405              	.LVL151:
 1406              	.LFB152:
 429:Core/Src/lora_sx1276.c **** 
 430:Core/Src/lora_sx1276.c **** uint8_t lora_version(lora_sx1276 *lora)
 431:Core/Src/lora_sx1276.c **** {
 1407              		.loc 1 431 1 is_stmt 1 view -0
 1408              		.cfi_startproc
 1409              		@ args = 0, pretend = 0, frame = 0
 1410              		@ frame_needed = 0, uses_anonymous_args = 0
 1411              		.loc 1 431 1 is_stmt 0 view .LVU316
 1412 0000 08B5     		push	{r3, lr}
 1413              	.LCFI32:
 1414              		.cfi_def_cfa_offset 8
 1415              		.cfi_offset 3, -8
 1416              		.cfi_offset 14, -4
 432:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1417              		.loc 1 432 3 is_stmt 1 view .LVU317
 433:Core/Src/lora_sx1276.c **** 
 434:Core/Src/lora_sx1276.c ****   return read_register(lora, REG_VERSION);
 1418              		.loc 1 434 3 view .LVU318
 1419              		.loc 1 434 10 is_stmt 0 view .LVU319
 1420 0002 4221     		movs	r1, #66
 1421 0004 FFF7FEFF 		bl	read_register
 1422              	.LVL152:
 435:Core/Src/lora_sx1276.c **** }
 1423              		.loc 1 435 1 view .LVU320
 1424 0008 08BD     		pop	{r3, pc}
 1425              		.cfi_endproc
 1426              	.LFE152:
 1428              		.section	.text.lora_is_transmitting,"ax",%progbits
 1429              		.align	1
 1430              		.global	lora_is_transmitting
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1435              	lora_is_transmitting:
 1436              	.LVL153:
 1437              	.LFB153:
 436:Core/Src/lora_sx1276.c **** 
 437:Core/Src/lora_sx1276.c **** uint8_t lora_is_transmitting(lora_sx1276 *lora)
 438:Core/Src/lora_sx1276.c **** {
 1438              		.loc 1 438 1 is_stmt 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		.loc 1 438 1 is_stmt 0 view .LVU322
 1443 0000 08B5     		push	{r3, lr}
 1444              	.LCFI33:
 1445              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 35


 1446              		.cfi_offset 3, -8
 1447              		.cfi_offset 14, -4
 439:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1448              		.loc 1 439 3 is_stmt 1 view .LVU323
 440:Core/Src/lora_sx1276.c **** 
 441:Core/Src/lora_sx1276.c ****   uint8_t opmode = read_register(lora, REG_OP_MODE);
 1449              		.loc 1 441 3 view .LVU324
 1450              		.loc 1 441 20 is_stmt 0 view .LVU325
 1451 0002 0121     		movs	r1, #1
 1452 0004 FFF7FEFF 		bl	read_register
 1453              	.LVL154:
 442:Core/Src/lora_sx1276.c **** 
 443:Core/Src/lora_sx1276.c ****   return (opmode & OPMODE_TX) == OPMODE_TX ? LORA_BUSY : LORA_OK;
 1454              		.loc 1 443 3 is_stmt 1 view .LVU326
 1455              		.loc 1 443 56 is_stmt 0 view .LVU327
 1456 0008 00F00300 		and	r0, r0, #3
 1457              	.LVL155:
 1458              		.loc 1 443 56 view .LVU328
 1459 000c 0328     		cmp	r0, #3
 1460 000e 01D0     		beq	.L92
 1461 0010 0020     		movs	r0, #0
 1462              	.L89:
 444:Core/Src/lora_sx1276.c **** }
 1463              		.loc 1 444 1 discriminator 4 view .LVU329
 1464 0012 08BD     		pop	{r3, pc}
 1465              	.L92:
 443:Core/Src/lora_sx1276.c **** }
 1466              		.loc 1 443 56 view .LVU330
 1467 0014 0520     		movs	r0, #5
 1468 0016 FCE7     		b	.L89
 1469              		.cfi_endproc
 1470              	.LFE153:
 1472              		.section	.text.lora_send_packet_dma_complete,"ax",%progbits
 1473              		.align	1
 1474              		.global	lora_send_packet_dma_complete
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	lora_send_packet_dma_complete:
 1480              	.LVL156:
 1481              	.LFB157:
 445:Core/Src/lora_sx1276.c **** 
 446:Core/Src/lora_sx1276.c **** static uint8_t lora_send_packet_base(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint8_t mo
 447:Core/Src/lora_sx1276.c **** {
 448:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0);
 449:Core/Src/lora_sx1276.c **** 
 450:Core/Src/lora_sx1276.c ****   if (lora_is_transmitting(lora)) {
 451:Core/Src/lora_sx1276.c ****     return LORA_BUSY;
 452:Core/Src/lora_sx1276.c ****   }
 453:Core/Src/lora_sx1276.c **** 
 454:Core/Src/lora_sx1276.c ****   // Wakeup radio because of FIFO is only available in STANDBY mode
 455:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_STDBY);
 456:Core/Src/lora_sx1276.c **** 
 457:Core/Src/lora_sx1276.c ****   // Clear TX IRQ flag, to be sure
 458:Core/Src/lora_sx1276.c ****   lora_clear_interrupt_tx_done(lora);
 459:Core/Src/lora_sx1276.c **** 
 460:Core/Src/lora_sx1276.c ****   // Set FIFO pointer to the beginning of the buffer
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 36


 461:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FIFO_ADDR_PTR, lora->tx_base_addr);
 462:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 463:Core/Src/lora_sx1276.c ****   write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 464:Core/Src/lora_sx1276.c **** 
 465:Core/Src/lora_sx1276.c ****   // Copy packet into radio FIFO
 466:Core/Src/lora_sx1276.c ****   write_fifo(lora, data, data_len, mode);
 467:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 468:Core/Src/lora_sx1276.c ****     return LORA_OK;
 469:Core/Src/lora_sx1276.c ****   }
 470:Core/Src/lora_sx1276.c **** 
 471:Core/Src/lora_sx1276.c ****   // Put radio in TX mode - packet will be transmitted ASAP
 472:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_TX);
 473:Core/Src/lora_sx1276.c ****   return LORA_OK;
 474:Core/Src/lora_sx1276.c **** }
 475:Core/Src/lora_sx1276.c **** 
 476:Core/Src/lora_sx1276.c **** uint8_t lora_send_packet(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
 477:Core/Src/lora_sx1276.c **** {
 478:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 479:Core/Src/lora_sx1276.c **** }
 480:Core/Src/lora_sx1276.c **** 
 481:Core/Src/lora_sx1276.c **** uint8_t lora_send_packet_dma_start(lora_sx1276 *lora, uint8_t *data, uint8_t data_len)
 482:Core/Src/lora_sx1276.c **** {
 483:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_DMA);
 484:Core/Src/lora_sx1276.c **** }
 485:Core/Src/lora_sx1276.c **** 
 486:Core/Src/lora_sx1276.c **** // Finish packet send initiated by lora_send_packet_dma_start()
 487:Core/Src/lora_sx1276.c **** void  lora_send_packet_dma_complete(lora_sx1276 *lora)
 488:Core/Src/lora_sx1276.c **** {
 1482              		.loc 1 488 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		.loc 1 488 1 is_stmt 0 view .LVU332
 1487 0000 10B5     		push	{r4, lr}
 1488              	.LCFI34:
 1489              		.cfi_def_cfa_offset 8
 1490              		.cfi_offset 4, -8
 1491              		.cfi_offset 14, -4
 1492 0002 0446     		mov	r4, r0
 489:Core/Src/lora_sx1276.c ****   // End transfer
 490:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 1493              		.loc 1 490 3 is_stmt 1 view .LVU333
 1494 0004 0122     		movs	r2, #1
 1495 0006 C18A     		ldrh	r1, [r0, #22]
 1496 0008 4068     		ldr	r0, [r0, #4]
 1497              	.LVL157:
 1498              		.loc 1 490 3 is_stmt 0 view .LVU334
 1499 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1500              	.LVL158:
 491:Core/Src/lora_sx1276.c ****   // Send packet
 492:Core/Src/lora_sx1276.c ****   set_mode(lora, OPMODE_TX);
 1501              		.loc 1 492 3 is_stmt 1 view .LVU335
 1502 000e 0321     		movs	r1, #3
 1503 0010 2046     		mov	r0, r4
 1504 0012 FFF7FEFF 		bl	set_mode
 1505              	.LVL159:
 493:Core/Src/lora_sx1276.c **** }
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 37


 1506              		.loc 1 493 1 is_stmt 0 view .LVU336
 1507 0016 10BD     		pop	{r4, pc}
 1508              		.loc 1 493 1 view .LVU337
 1509              		.cfi_endproc
 1510              	.LFE157:
 1512              		.section	.text.lora_set_rx_symbol_timeout,"ax",%progbits
 1513              		.align	1
 1514              		.global	lora_set_rx_symbol_timeout
 1515              		.syntax unified
 1516              		.thumb
 1517              		.thumb_func
 1519              	lora_set_rx_symbol_timeout:
 1520              	.LVL160:
 1521              	.LFB159:
 494:Core/Src/lora_sx1276.c **** 
 495:Core/Src/lora_sx1276.c **** uint8_t lora_send_packet_blocking(lora_sx1276 *lora, uint8_t *data, uint8_t data_len, uint32_t time
 496:Core/Src/lora_sx1276.c **** {
 497:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0 && timeout > 0);
 498:Core/Src/lora_sx1276.c **** 
 499:Core/Src/lora_sx1276.c ****   uint8_t res = lora_send_packet(lora, data, data_len);
 500:Core/Src/lora_sx1276.c **** 
 501:Core/Src/lora_sx1276.c ****   if (res == LORA_OK) {
 502:Core/Src/lora_sx1276.c ****     // Wait until packet gets transmitted
 503:Core/Src/lora_sx1276.c ****     uint32_t elapsed = 0;
 504:Core/Src/lora_sx1276.c ****     while (elapsed < timeout) {
 505:Core/Src/lora_sx1276.c ****       uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 506:Core/Src/lora_sx1276.c ****       if (state & IRQ_FLAGS_TX_DONE) {
 507:Core/Src/lora_sx1276.c ****         // Packet sent
 508:Core/Src/lora_sx1276.c ****         write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 509:Core/Src/lora_sx1276.c ****         return LORA_OK;
 510:Core/Src/lora_sx1276.c ****       }
 511:Core/Src/lora_sx1276.c ****       osDelay(1);
 512:Core/Src/lora_sx1276.c ****       elapsed++;
 513:Core/Src/lora_sx1276.c ****     }
 514:Core/Src/lora_sx1276.c ****   }
 515:Core/Src/lora_sx1276.c **** 
 516:Core/Src/lora_sx1276.c ****   return LORA_TIMEOUT;
 517:Core/Src/lora_sx1276.c **** }
 518:Core/Src/lora_sx1276.c **** 
 519:Core/Src/lora_sx1276.c **** void lora_set_rx_symbol_timeout(lora_sx1276 *lora, uint16_t symbols)
 520:Core/Src/lora_sx1276.c **** {
 1522              		.loc 1 520 1 is_stmt 1 view -0
 1523              		.cfi_startproc
 1524              		@ args = 0, pretend = 0, frame = 0
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526              		.loc 1 520 1 is_stmt 0 view .LVU339
 1527 0000 38B5     		push	{r3, r4, r5, lr}
 1528              	.LCFI35:
 1529              		.cfi_def_cfa_offset 16
 1530              		.cfi_offset 3, -16
 1531              		.cfi_offset 4, -12
 1532              		.cfi_offset 5, -8
 1533              		.cfi_offset 14, -4
 1534 0002 0546     		mov	r5, r0
 521:Core/Src/lora_sx1276.c ****   assert_param(lora && symbols <= 1024 && symbols >= 4);
 1535              		.loc 1 521 3 is_stmt 1 view .LVU340
 522:Core/Src/lora_sx1276.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 38


 523:Core/Src/lora_sx1276.c ****   if (symbols < 4) {
 1536              		.loc 1 523 3 view .LVU341
 1537              		.loc 1 523 6 is_stmt 0 view .LVU342
 1538 0004 0329     		cmp	r1, #3
 1539 0006 06D9     		bls	.L98
 1540 0008 0C46     		mov	r4, r1
 524:Core/Src/lora_sx1276.c ****     symbols = 4;
 525:Core/Src/lora_sx1276.c ****   }
 526:Core/Src/lora_sx1276.c ****   if (symbols > 1023) {
 1541              		.loc 1 526 3 is_stmt 1 view .LVU343
 1542              		.loc 1 526 6 is_stmt 0 view .LVU344
 1543 000a B1F5806F 		cmp	r1, #1024
 1544 000e 03D3     		bcc	.L96
 527:Core/Src/lora_sx1276.c ****     symbols = 1024;
 1545              		.loc 1 527 13 view .LVU345
 1546 0010 4FF48064 		mov	r4, #1024
 1547 0014 00E0     		b	.L96
 1548              	.L98:
 524:Core/Src/lora_sx1276.c ****     symbols = 4;
 1549              		.loc 1 524 13 view .LVU346
 1550 0016 0424     		movs	r4, #4
 1551              	.L96:
 1552              	.LVL161:
 528:Core/Src/lora_sx1276.c ****   }
 529:Core/Src/lora_sx1276.c **** 
 530:Core/Src/lora_sx1276.c ****   write_register(lora, REG_SYMB_TIMEOUT_LSB, symbols & 0xf);
 1553              		.loc 1 530 3 is_stmt 1 view .LVU347
 1554 0018 04F00F02 		and	r2, r4, #15
 1555 001c 1F21     		movs	r1, #31
 1556 001e 2846     		mov	r0, r5
 1557              	.LVL162:
 1558              		.loc 1 530 3 is_stmt 0 view .LVU348
 1559 0020 FFF7FEFF 		bl	write_register
 1560              	.LVL163:
 531:Core/Src/lora_sx1276.c ****   if (symbols > 255) {
 1561              		.loc 1 531 3 is_stmt 1 view .LVU349
 1562              		.loc 1 531 6 is_stmt 0 view .LVU350
 1563 0024 FF2C     		cmp	r4, #255
 1564 0026 00D8     		bhi	.L101
 1565              	.L95:
 532:Core/Src/lora_sx1276.c ****     // MSB (2 first bits of config2)
 533:Core/Src/lora_sx1276.c ****     uint8_t mc2 = read_register(lora, REG_MODEM_CONFIG_2);
 534:Core/Src/lora_sx1276.c ****     mc2 |= symbols >> 8;
 535:Core/Src/lora_sx1276.c ****     write_register(lora, REG_MODEM_CONFIG_2, mc2);
 536:Core/Src/lora_sx1276.c ****   }
 537:Core/Src/lora_sx1276.c **** }
 1566              		.loc 1 537 1 view .LVU351
 1567 0028 38BD     		pop	{r3, r4, r5, pc}
 1568              	.LVL164:
 1569              	.L101:
 1570              	.LBB2:
 533:Core/Src/lora_sx1276.c ****     mc2 |= symbols >> 8;
 1571              		.loc 1 533 5 is_stmt 1 view .LVU352
 533:Core/Src/lora_sx1276.c ****     mc2 |= symbols >> 8;
 1572              		.loc 1 533 19 is_stmt 0 view .LVU353
 1573 002a 1E21     		movs	r1, #30
 1574 002c 2846     		mov	r0, r5
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 39


 1575 002e FFF7FEFF 		bl	read_register
 1576              	.LVL165:
 534:Core/Src/lora_sx1276.c ****     write_register(lora, REG_MODEM_CONFIG_2, mc2);
 1577              		.loc 1 534 5 is_stmt 1 view .LVU354
 534:Core/Src/lora_sx1276.c ****     write_register(lora, REG_MODEM_CONFIG_2, mc2);
 1578              		.loc 1 534 9 is_stmt 0 view .LVU355
 1579 0032 40EA1422 		orr	r2, r0, r4, lsr #8
 1580              	.LVL166:
 535:Core/Src/lora_sx1276.c ****   }
 1581              		.loc 1 535 5 is_stmt 1 view .LVU356
 1582 0036 D2B2     		uxtb	r2, r2
 535:Core/Src/lora_sx1276.c ****   }
 1583              		.loc 1 535 5 is_stmt 0 view .LVU357
 1584 0038 1E21     		movs	r1, #30
 1585 003a 2846     		mov	r0, r5
 1586 003c FFF7FEFF 		bl	write_register
 1587              	.LVL167:
 535:Core/Src/lora_sx1276.c ****   }
 1588              		.loc 1 535 5 view .LVU358
 1589              	.LBE2:
 1590              		.loc 1 537 1 view .LVU359
 1591 0040 F2E7     		b	.L95
 1592              		.cfi_endproc
 1593              	.LFE159:
 1595              		.section	.text.lora_is_packet_available,"ax",%progbits
 1596              		.align	1
 1597              		.global	lora_is_packet_available
 1598              		.syntax unified
 1599              		.thumb
 1600              		.thumb_func
 1602              	lora_is_packet_available:
 1603              	.LVL168:
 1604              	.LFB160:
 538:Core/Src/lora_sx1276.c **** 
 539:Core/Src/lora_sx1276.c **** uint8_t lora_is_packet_available(lora_sx1276 *lora)
 540:Core/Src/lora_sx1276.c **** {
 1605              		.loc 1 540 1 is_stmt 1 view -0
 1606              		.cfi_startproc
 1607              		@ args = 0, pretend = 0, frame = 0
 1608              		@ frame_needed = 0, uses_anonymous_args = 0
 1609              		.loc 1 540 1 is_stmt 0 view .LVU361
 1610 0000 08B5     		push	{r3, lr}
 1611              	.LCFI36:
 1612              		.cfi_def_cfa_offset 8
 1613              		.cfi_offset 3, -8
 1614              		.cfi_offset 14, -4
 541:Core/Src/lora_sx1276.c ****   assert_param(lora);
 1615              		.loc 1 541 3 is_stmt 1 view .LVU362
 542:Core/Src/lora_sx1276.c **** 
 543:Core/Src/lora_sx1276.c ****   uint8_t irqs = read_register(lora, REG_IRQ_FLAGS);
 1616              		.loc 1 543 3 view .LVU363
 1617              		.loc 1 543 18 is_stmt 0 view .LVU364
 1618 0002 1221     		movs	r1, #18
 1619 0004 FFF7FEFF 		bl	read_register
 1620              	.LVL169:
 544:Core/Src/lora_sx1276.c **** 
 545:Core/Src/lora_sx1276.c ****   // In case of Single receive mode RX_TIMEOUT will be issued
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 40


 546:Core/Src/lora_sx1276.c ****   return  irqs & (IRQ_FLAGS_RX_DONE | IRQ_FLAGS_RX_TIMEOUT);
 1621              		.loc 1 546 3 is_stmt 1 view .LVU365
 547:Core/Src/lora_sx1276.c **** }
 1622              		.loc 1 547 1 is_stmt 0 view .LVU366
 1623 0008 00F0C000 		and	r0, r0, #192
 1624              	.LVL170:
 1625              		.loc 1 547 1 view .LVU367
 1626 000c 08BD     		pop	{r3, pc}
 1627              		.cfi_endproc
 1628              	.LFE160:
 1630              		.section	.text.lora_pending_packet_length,"ax",%progbits
 1631              		.align	1
 1632              		.global	lora_pending_packet_length
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1637              	lora_pending_packet_length:
 1638              	.LVL171:
 1639              	.LFB161:
 548:Core/Src/lora_sx1276.c **** 
 549:Core/Src/lora_sx1276.c **** uint8_t lora_pending_packet_length(lora_sx1276 *lora)
 550:Core/Src/lora_sx1276.c **** {
 1640              		.loc 1 550 1 is_stmt 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 0
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644              		.loc 1 550 1 is_stmt 0 view .LVU369
 1645 0000 10B5     		push	{r4, lr}
 1646              	.LCFI37:
 1647              		.cfi_def_cfa_offset 8
 1648              		.cfi_offset 4, -8
 1649              		.cfi_offset 14, -4
 1650 0002 0446     		mov	r4, r0
 551:Core/Src/lora_sx1276.c ****   uint8_t len;
 1651              		.loc 1 551 3 is_stmt 1 view .LVU370
 552:Core/Src/lora_sx1276.c **** 
 553:Core/Src/lora_sx1276.c ****   // Query for current header mode - implicit / explicit
 554:Core/Src/lora_sx1276.c ****   uint8_t implicit = read_register(lora, REG_MODEM_CONFIG_1) & MC1_IMPLICIT_HEADER_MODE;
 1652              		.loc 1 554 3 view .LVU371
 1653              		.loc 1 554 22 is_stmt 0 view .LVU372
 1654 0004 1D21     		movs	r1, #29
 1655 0006 FFF7FEFF 		bl	read_register
 1656              	.LVL172:
 555:Core/Src/lora_sx1276.c ****   if (implicit) {
 1657              		.loc 1 555 3 is_stmt 1 view .LVU373
 1658              		.loc 1 555 6 is_stmt 0 view .LVU374
 1659 000a 10F0010F 		tst	r0, #1
 1660 000e 04D0     		beq	.L105
 556:Core/Src/lora_sx1276.c ****     len = read_register(lora, REG_PAYLOAD_LENGTH);
 1661              		.loc 1 556 5 is_stmt 1 view .LVU375
 1662              		.loc 1 556 11 is_stmt 0 view .LVU376
 1663 0010 2221     		movs	r1, #34
 1664 0012 2046     		mov	r0, r4
 1665              	.LVL173:
 1666              		.loc 1 556 11 view .LVU377
 1667 0014 FFF7FEFF 		bl	read_register
 1668              	.LVL174:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 41


 1669              	.L106:
 557:Core/Src/lora_sx1276.c ****   } else {
 558:Core/Src/lora_sx1276.c ****     len = read_register(lora, REG_RX_NB_BYTES);
 559:Core/Src/lora_sx1276.c ****   }
 560:Core/Src/lora_sx1276.c **** 
 561:Core/Src/lora_sx1276.c ****   return len;
 1670              		.loc 1 561 3 is_stmt 1 view .LVU378
 562:Core/Src/lora_sx1276.c **** }
 1671              		.loc 1 562 1 is_stmt 0 view .LVU379
 1672 0018 10BD     		pop	{r4, pc}
 1673              	.LVL175:
 1674              	.L105:
 558:Core/Src/lora_sx1276.c ****   }
 1675              		.loc 1 558 5 is_stmt 1 view .LVU380
 558:Core/Src/lora_sx1276.c ****   }
 1676              		.loc 1 558 11 is_stmt 0 view .LVU381
 1677 001a 1321     		movs	r1, #19
 1678 001c 2046     		mov	r0, r4
 1679              	.LVL176:
 558:Core/Src/lora_sx1276.c ****   }
 1680              		.loc 1 558 11 view .LVU382
 1681 001e FFF7FEFF 		bl	read_register
 1682              	.LVL177:
 558:Core/Src/lora_sx1276.c ****   }
 1683              		.loc 1 558 11 view .LVU383
 1684 0022 F9E7     		b	.L106
 1685              		.cfi_endproc
 1686              	.LFE161:
 1688              		.section	.text.lora_receive_packet_base,"ax",%progbits
 1689              		.align	1
 1690              		.syntax unified
 1691              		.thumb
 1692              		.thumb_func
 1694              	lora_receive_packet_base:
 1695              	.LVL178:
 1696              	.LFB162:
 563:Core/Src/lora_sx1276.c **** 
 564:Core/Src/lora_sx1276.c **** 
 565:Core/Src/lora_sx1276.c **** static uint8_t lora_receive_packet_base(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uin
 566:Core/Src/lora_sx1276.c **** {
 1697              		.loc 1 566 1 is_stmt 1 view -0
 1698              		.cfi_startproc
 1699              		@ args = 4, pretend = 0, frame = 0
 1700              		@ frame_needed = 0, uses_anonymous_args = 0
 1701              		.loc 1 566 1 is_stmt 0 view .LVU385
 1702 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1703              	.LCFI38:
 1704              		.cfi_def_cfa_offset 24
 1705              		.cfi_offset 4, -24
 1706              		.cfi_offset 5, -20
 1707              		.cfi_offset 6, -16
 1708              		.cfi_offset 7, -12
 1709              		.cfi_offset 8, -8
 1710              		.cfi_offset 14, -4
 1711 0004 0646     		mov	r6, r0
 1712 0006 0F46     		mov	r7, r1
 1713 0008 1D46     		mov	r5, r3
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 42


 567:Core/Src/lora_sx1276.c ****   assert_param(lora && buffer && buffer_len > 0);
 1714              		.loc 1 567 3 is_stmt 1 view .LVU386
 568:Core/Src/lora_sx1276.c **** 
 569:Core/Src/lora_sx1276.c ****   uint8_t res = LORA_EMPTY;
 1715              		.loc 1 569 3 view .LVU387
 1716              	.LVL179:
 570:Core/Src/lora_sx1276.c ****   uint8_t len = 0;
 1717              		.loc 1 570 3 view .LVU388
 571:Core/Src/lora_sx1276.c **** 
 572:Core/Src/lora_sx1276.c ****   // Read/Reset IRQs
 573:Core/Src/lora_sx1276.c ****   uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 1718              		.loc 1 573 3 view .LVU389
 1719              		.loc 1 573 19 is_stmt 0 view .LVU390
 1720 000a 1221     		movs	r1, #18
 1721              	.LVL180:
 1722              		.loc 1 573 19 view .LVU391
 1723 000c FFF7FEFF 		bl	read_register
 1724              	.LVL181:
 1725              		.loc 1 573 19 view .LVU392
 1726 0010 0446     		mov	r4, r0
 1727              	.LVL182:
 574:Core/Src/lora_sx1276.c ****   write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 1728              		.loc 1 574 3 is_stmt 1 view .LVU393
 1729 0012 F022     		movs	r2, #240
 1730 0014 1221     		movs	r1, #18
 1731 0016 3046     		mov	r0, r6
 1732 0018 FFF7FEFF 		bl	write_register
 1733              	.LVL183:
 575:Core/Src/lora_sx1276.c **** 
 576:Core/Src/lora_sx1276.c ****   if (state & IRQ_FLAGS_RX_TIMEOUT) {
 1734              		.loc 1 576 3 view .LVU394
 1735              		.loc 1 576 6 is_stmt 0 view .LVU395
 1736 001c 14F0800F 		tst	r4, #128
 1737 0020 21D1     		bne	.L111
 577:Core/Src/lora_sx1276.c ****     DEBUGF("timeout");
 578:Core/Src/lora_sx1276.c ****     res = LORA_TIMEOUT;
 579:Core/Src/lora_sx1276.c ****     goto done;
 580:Core/Src/lora_sx1276.c ****   }
 581:Core/Src/lora_sx1276.c **** 
 582:Core/Src/lora_sx1276.c ****   if (state & IRQ_FLAGS_RX_DONE) {
 1738              		.loc 1 582 3 is_stmt 1 view .LVU396
 1739              		.loc 1 582 6 is_stmt 0 view .LVU397
 1740 0022 14F04008 		ands	r8, r4, #64
 1741 0026 22D0     		beq	.L112
 1742              	.LBB3:
 583:Core/Src/lora_sx1276.c ****     if (!(state & IRQ_FLAGS_VALID_HEADER)) {
 1743              		.loc 1 583 5 is_stmt 1 view .LVU398
 1744              		.loc 1 583 8 is_stmt 0 view .LVU399
 1745 0028 14F01008 		ands	r8, r4, #16
 1746 002c 25D0     		beq	.L113
 584:Core/Src/lora_sx1276.c ****       DEBUGF("invalid header");
 585:Core/Src/lora_sx1276.c ****       res = LORA_INVALID_HEADER;
 586:Core/Src/lora_sx1276.c ****       goto done;
 587:Core/Src/lora_sx1276.c ****     }
 588:Core/Src/lora_sx1276.c ****     // Packet has been received
 589:Core/Src/lora_sx1276.c ****     if (state & IRQ_FLAGS_PAYLOAD_CRC_ERROR) {
 1747              		.loc 1 589 5 is_stmt 1 view .LVU400
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 43


 1748              		.loc 1 589 8 is_stmt 0 view .LVU401
 1749 002e 14F02004 		ands	r4, r4, #32
 1750              	.LVL184:
 1751              		.loc 1 589 8 view .LVU402
 1752 0032 03D0     		beq	.L116
 1753              	.LBE3:
 570:Core/Src/lora_sx1276.c **** 
 1754              		.loc 1 570 11 view .LVU403
 1755 0034 4FF00008 		mov	r8, #0
 1756              	.LBB4:
 590:Core/Src/lora_sx1276.c ****       DEBUGF("CRC error");
 591:Core/Src/lora_sx1276.c ****       res = LORA_CRC_ERROR;
 1757              		.loc 1 591 11 view .LVU404
 1758 0038 0124     		movs	r4, #1
 1759 003a 19E0     		b	.L109
 1760              	.L116:
 592:Core/Src/lora_sx1276.c ****       goto done;
 593:Core/Src/lora_sx1276.c ****     }
 594:Core/Src/lora_sx1276.c ****     // Query for current header mode - implicit / explicit
 595:Core/Src/lora_sx1276.c ****     len = lora_pending_packet_length(lora);
 1761              		.loc 1 595 5 is_stmt 1 view .LVU405
 1762              		.loc 1 595 11 is_stmt 0 view .LVU406
 1763 003c 3046     		mov	r0, r6
 1764 003e FFF7FEFF 		bl	lora_pending_packet_length
 1765              	.LVL185:
 1766 0042 8046     		mov	r8, r0
 1767              	.LVL186:
 596:Core/Src/lora_sx1276.c ****     // Set FIFO to beginning of the packet
 597:Core/Src/lora_sx1276.c ****     uint8_t offset = read_register(lora, REG_FIFO_RX_CURRENT_ADDR);
 1768              		.loc 1 597 5 is_stmt 1 view .LVU407
 1769              		.loc 1 597 22 is_stmt 0 view .LVU408
 1770 0044 1021     		movs	r1, #16
 1771 0046 3046     		mov	r0, r6
 1772 0048 FFF7FEFF 		bl	read_register
 1773              	.LVL187:
 1774 004c 0246     		mov	r2, r0
 1775              	.LVL188:
 598:Core/Src/lora_sx1276.c ****     write_register(lora, REG_FIFO_ADDR_PTR, offset);
 1776              		.loc 1 598 5 is_stmt 1 view .LVU409
 1777 004e 0D21     		movs	r1, #13
 1778 0050 3046     		mov	r0, r6
 1779 0052 FFF7FEFF 		bl	write_register
 1780              	.LVL189:
 599:Core/Src/lora_sx1276.c ****     // Read payload
 600:Core/Src/lora_sx1276.c ****     read_fifo(lora, buffer, len, mode);
 1781              		.loc 1 600 5 view .LVU410
 1782 0056 9DF81830 		ldrb	r3, [sp, #24]	@ zero_extendqisi2
 1783 005a 4246     		mov	r2, r8
 1784 005c 3946     		mov	r1, r7
 1785 005e 3046     		mov	r0, r6
 1786 0060 FFF7FEFF 		bl	read_fifo
 1787              	.LVL190:
 601:Core/Src/lora_sx1276.c ****     res = LORA_OK;
 1788              		.loc 1 601 5 view .LVU411
 1789              		.loc 1 601 5 is_stmt 0 view .LVU412
 1790 0064 04E0     		b	.L109
 1791              	.LVL191:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 44


 1792              	.L111:
 1793              		.loc 1 601 5 view .LVU413
 1794              	.LBE4:
 570:Core/Src/lora_sx1276.c **** 
 1795              		.loc 1 570 11 view .LVU414
 1796 0066 4FF00008 		mov	r8, #0
 578:Core/Src/lora_sx1276.c ****     goto done;
 1797              		.loc 1 578 9 view .LVU415
 1798 006a 0224     		movs	r4, #2
 1799              	.LVL192:
 578:Core/Src/lora_sx1276.c ****     goto done;
 1800              		.loc 1 578 9 view .LVU416
 1801 006c 00E0     		b	.L109
 1802              	.LVL193:
 1803              	.L112:
 569:Core/Src/lora_sx1276.c ****   uint8_t len = 0;
 1804              		.loc 1 569 11 view .LVU417
 1805 006e 0624     		movs	r4, #6
 1806              	.LVL194:
 1807              	.L109:
 602:Core/Src/lora_sx1276.c ****   }
 603:Core/Src/lora_sx1276.c **** 
 604:Core/Src/lora_sx1276.c **** done:
 605:Core/Src/lora_sx1276.c ****   if (error) {
 1808              		.loc 1 605 3 is_stmt 1 view .LVU418
 1809              		.loc 1 605 6 is_stmt 0 view .LVU419
 1810 0070 05B1     		cbz	r5, .L110
 606:Core/Src/lora_sx1276.c ****     *error = res;
 1811              		.loc 1 606 5 is_stmt 1 view .LVU420
 1812              		.loc 1 606 12 is_stmt 0 view .LVU421
 1813 0072 2C70     		strb	r4, [r5]
 1814              	.L110:
 607:Core/Src/lora_sx1276.c ****   }
 608:Core/Src/lora_sx1276.c **** 
 609:Core/Src/lora_sx1276.c ****   return len;
 1815              		.loc 1 609 3 is_stmt 1 view .LVU422
 610:Core/Src/lora_sx1276.c **** }
 1816              		.loc 1 610 1 is_stmt 0 view .LVU423
 1817 0074 4046     		mov	r0, r8
 1818 0076 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1819              	.LVL195:
 1820              	.L113:
 1821              	.LBB5:
 585:Core/Src/lora_sx1276.c ****       goto done;
 1822              		.loc 1 585 11 view .LVU424
 1823 007a 0324     		movs	r4, #3
 1824              	.LVL196:
 585:Core/Src/lora_sx1276.c ****       goto done;
 1825              		.loc 1 585 11 view .LVU425
 1826 007c F8E7     		b	.L109
 1827              	.LBE5:
 1828              		.cfi_endproc
 1829              	.LFE162:
 1831              		.section	.text.lora_receive_packet,"ax",%progbits
 1832              		.align	1
 1833              		.global	lora_receive_packet
 1834              		.syntax unified
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 45


 1835              		.thumb
 1836              		.thumb_func
 1838              	lora_receive_packet:
 1839              	.LVL197:
 1840              	.LFB163:
 611:Core/Src/lora_sx1276.c **** 
 612:Core/Src/lora_sx1276.c **** uint8_t lora_receive_packet(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8_t *error)
 613:Core/Src/lora_sx1276.c **** {
 1841              		.loc 1 613 1 is_stmt 1 view -0
 1842              		.cfi_startproc
 1843              		@ args = 0, pretend = 0, frame = 0
 1844              		@ frame_needed = 0, uses_anonymous_args = 0
 1845              		.loc 1 613 1 is_stmt 0 view .LVU427
 1846 0000 10B5     		push	{r4, lr}
 1847              	.LCFI39:
 1848              		.cfi_def_cfa_offset 8
 1849              		.cfi_offset 4, -8
 1850              		.cfi_offset 14, -4
 1851 0002 82B0     		sub	sp, sp, #8
 1852              	.LCFI40:
 1853              		.cfi_def_cfa_offset 16
 614:Core/Src/lora_sx1276.c ****   return lora_receive_packet_base(lora, buffer, buffer_len, error, TRANSFER_MODE_BLOCKING);
 1854              		.loc 1 614 3 is_stmt 1 view .LVU428
 1855              		.loc 1 614 10 is_stmt 0 view .LVU429
 1856 0004 0224     		movs	r4, #2
 1857 0006 0094     		str	r4, [sp]
 1858 0008 FFF7FEFF 		bl	lora_receive_packet_base
 1859              	.LVL198:
 615:Core/Src/lora_sx1276.c **** }
 1860              		.loc 1 615 1 view .LVU430
 1861 000c 02B0     		add	sp, sp, #8
 1862              	.LCFI41:
 1863              		.cfi_def_cfa_offset 8
 1864              		@ sp needed
 1865 000e 10BD     		pop	{r4, pc}
 1866              		.cfi_endproc
 1867              	.LFE163:
 1869              		.section	.text.lora_receive_packet_dma_start,"ax",%progbits
 1870              		.align	1
 1871              		.global	lora_receive_packet_dma_start
 1872              		.syntax unified
 1873              		.thumb
 1874              		.thumb_func
 1876              	lora_receive_packet_dma_start:
 1877              	.LVL199:
 1878              	.LFB164:
 616:Core/Src/lora_sx1276.c **** 
 617:Core/Src/lora_sx1276.c **** uint8_t lora_receive_packet_dma_start(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len, uint8
 618:Core/Src/lora_sx1276.c **** {
 1879              		.loc 1 618 1 is_stmt 1 view -0
 1880              		.cfi_startproc
 1881              		@ args = 0, pretend = 0, frame = 0
 1882              		@ frame_needed = 0, uses_anonymous_args = 0
 1883              		.loc 1 618 1 is_stmt 0 view .LVU432
 1884 0000 10B5     		push	{r4, lr}
 1885              	.LCFI42:
 1886              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 46


 1887              		.cfi_offset 4, -8
 1888              		.cfi_offset 14, -4
 1889 0002 82B0     		sub	sp, sp, #8
 1890              	.LCFI43:
 1891              		.cfi_def_cfa_offset 16
 619:Core/Src/lora_sx1276.c ****   return lora_receive_packet_base(lora, buffer, buffer_len, error, TRANSFER_MODE_DMA);
 1892              		.loc 1 619 3 is_stmt 1 view .LVU433
 1893              		.loc 1 619 10 is_stmt 0 view .LVU434
 1894 0004 0124     		movs	r4, #1
 1895 0006 0094     		str	r4, [sp]
 1896 0008 FFF7FEFF 		bl	lora_receive_packet_base
 1897              	.LVL200:
 620:Core/Src/lora_sx1276.c **** }
 1898              		.loc 1 620 1 view .LVU435
 1899 000c 02B0     		add	sp, sp, #8
 1900              	.LCFI44:
 1901              		.cfi_def_cfa_offset 8
 1902              		@ sp needed
 1903 000e 10BD     		pop	{r4, pc}
 1904              		.cfi_endproc
 1905              	.LFE164:
 1907              		.section	.text.lora_receive_packet_dma_complete,"ax",%progbits
 1908              		.align	1
 1909              		.global	lora_receive_packet_dma_complete
 1910              		.syntax unified
 1911              		.thumb
 1912              		.thumb_func
 1914              	lora_receive_packet_dma_complete:
 1915              	.LVL201:
 1916              	.LFB165:
 621:Core/Src/lora_sx1276.c **** 
 622:Core/Src/lora_sx1276.c **** void lora_receive_packet_dma_complete(lora_sx1276 *lora)
 623:Core/Src/lora_sx1276.c **** {
 1917              		.loc 1 623 1 is_stmt 1 view -0
 1918              		.cfi_startproc
 1919              		@ args = 0, pretend = 0, frame = 0
 1920              		@ frame_needed = 0, uses_anonymous_args = 0
 1921              		.loc 1 623 1 is_stmt 0 view .LVU437
 1922 0000 08B5     		push	{r3, lr}
 1923              	.LCFI45:
 1924              		.cfi_def_cfa_offset 8
 1925              		.cfi_offset 3, -8
 1926              		.cfi_offset 14, -4
 624:Core/Src/lora_sx1276.c ****   // Nothing to do expect - just end SPI transaction
 625:Core/Src/lora_sx1276.c ****   HAL_GPIO_WritePin(lora->nss_port, lora->nss_pin, GPIO_PIN_SET);
 1927              		.loc 1 625 3 is_stmt 1 view .LVU438
 1928 0002 0122     		movs	r2, #1
 1929 0004 C18A     		ldrh	r1, [r0, #22]
 1930 0006 4068     		ldr	r0, [r0, #4]
 1931              	.LVL202:
 1932              		.loc 1 625 3 is_stmt 0 view .LVU439
 1933 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1934              	.LVL203:
 626:Core/Src/lora_sx1276.c **** }
 1935              		.loc 1 626 1 view .LVU440
 1936 000c 08BD     		pop	{r3, pc}
 1937              		.cfi_endproc
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 47


 1938              	.LFE165:
 1940              		.section	.text.lora_receive_packet_blocking,"ax",%progbits
 1941              		.align	1
 1942              		.global	lora_receive_packet_blocking
 1943              		.syntax unified
 1944              		.thumb
 1945              		.thumb_func
 1947              	lora_receive_packet_blocking:
 1948              	.LVL204:
 1949              	.LFB166:
 627:Core/Src/lora_sx1276.c **** 
 628:Core/Src/lora_sx1276.c **** uint8_t lora_receive_packet_blocking(lora_sx1276 *lora, uint8_t *buffer, uint8_t buffer_len,
 629:Core/Src/lora_sx1276.c ****                    uint32_t timeout, uint8_t *error)
 630:Core/Src/lora_sx1276.c **** {
 1950              		.loc 1 630 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 4, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954              		.loc 1 630 1 is_stmt 0 view .LVU442
 1955 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1956              	.LCFI46:
 1957              		.cfi_def_cfa_offset 24
 1958              		.cfi_offset 4, -24
 1959              		.cfi_offset 5, -20
 1960              		.cfi_offset 6, -16
 1961              		.cfi_offset 7, -12
 1962              		.cfi_offset 8, -8
 1963              		.cfi_offset 14, -4
 1964 0004 0546     		mov	r5, r0
 1965 0006 0F46     		mov	r7, r1
 1966 0008 9046     		mov	r8, r2
 1967 000a 1E46     		mov	r6, r3
 631:Core/Src/lora_sx1276.c ****   assert_param(lora && buffer && buffer_len > 0);
 1968              		.loc 1 631 3 is_stmt 1 view .LVU443
 632:Core/Src/lora_sx1276.c **** 
 633:Core/Src/lora_sx1276.c ****   uint32_t elapsed = 0;
 1969              		.loc 1 633 3 view .LVU444
 1970              	.LVL205:
 634:Core/Src/lora_sx1276.c **** 
 635:Core/Src/lora_sx1276.c ****   // Wait up to timeout for packet
 636:Core/Src/lora_sx1276.c ****   while (elapsed < timeout) {
 1971              		.loc 1 636 3 view .LVU445
 633:Core/Src/lora_sx1276.c **** 
 1972              		.loc 1 633 12 is_stmt 0 view .LVU446
 1973 000c 0024     		movs	r4, #0
 1974              		.loc 1 636 9 view .LVU447
 1975 000e 03E0     		b	.L124
 1976              	.LVL206:
 1977              	.L128:
 1978              	.LBB6:
 637:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 638:Core/Src/lora_sx1276.c ****       break;
 639:Core/Src/lora_sx1276.c ****     }
 640:Core/Src/lora_sx1276.c ****     osDelay(1);
 1979              		.loc 1 640 5 is_stmt 1 view .LVU448
 1980 0010 0120     		movs	r0, #1
 1981 0012 FFF7FEFF 		bl	osDelay
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 48


 1982              	.LVL207:
 641:Core/Src/lora_sx1276.c ****     elapsed++;
 1983              		.loc 1 641 5 view .LVU449
 1984              		.loc 1 641 12 is_stmt 0 view .LVU450
 1985 0016 0134     		adds	r4, r4, #1
 1986              	.LVL208:
 1987              	.L124:
 1988              		.loc 1 641 12 view .LVU451
 1989              	.LBE6:
 636:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 1990              		.loc 1 636 18 is_stmt 1 view .LVU452
 1991 0018 B442     		cmp	r4, r6
 1992 001a 04D2     		bcs	.L125
 1993              	.LBB7:
 637:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 1994              		.loc 1 637 5 view .LVU453
 637:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 1995              		.loc 1 637 9 is_stmt 0 view .LVU454
 1996 001c 2846     		mov	r0, r5
 1997 001e FFF7FEFF 		bl	lora_is_packet_available
 1998              	.LVL209:
 637:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 1999              		.loc 1 637 8 view .LVU455
 2000 0022 0028     		cmp	r0, #0
 2001 0024 F4D0     		beq	.L128
 2002              	.L125:
 637:Core/Src/lora_sx1276.c ****     if (lora_is_packet_available(lora)) {
 2003              		.loc 1 637 8 view .LVU456
 2004              	.LBE7:
 642:Core/Src/lora_sx1276.c ****   }
 643:Core/Src/lora_sx1276.c **** 
 644:Core/Src/lora_sx1276.c ****   return lora_receive_packet(lora, buffer, buffer_len, error);
 2005              		.loc 1 644 3 is_stmt 1 view .LVU457
 2006              		.loc 1 644 10 is_stmt 0 view .LVU458
 2007 0026 069B     		ldr	r3, [sp, #24]
 2008 0028 4246     		mov	r2, r8
 2009 002a 3946     		mov	r1, r7
 2010 002c 2846     		mov	r0, r5
 2011 002e FFF7FEFF 		bl	lora_receive_packet
 2012              	.LVL210:
 645:Core/Src/lora_sx1276.c **** }
 2013              		.loc 1 645 1 view .LVU459
 2014 0032 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2015              		.loc 1 645 1 view .LVU460
 2016              		.cfi_endproc
 2017              	.LFE166:
 2019              		.section	.text.lora_enable_interrupt_rx_done,"ax",%progbits
 2020              		.align	1
 2021              		.global	lora_enable_interrupt_rx_done
 2022              		.syntax unified
 2023              		.thumb
 2024              		.thumb_func
 2026              	lora_enable_interrupt_rx_done:
 2027              	.LVL211:
 2028              	.LFB167:
 646:Core/Src/lora_sx1276.c **** 
 647:Core/Src/lora_sx1276.c **** void lora_enable_interrupt_rx_done(lora_sx1276 *lora)
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 49


 648:Core/Src/lora_sx1276.c **** {
 2029              		.loc 1 648 1 is_stmt 1 view -0
 2030              		.cfi_startproc
 2031              		@ args = 0, pretend = 0, frame = 0
 2032              		@ frame_needed = 0, uses_anonymous_args = 0
 2033              		.loc 1 648 1 is_stmt 0 view .LVU462
 2034 0000 08B5     		push	{r3, lr}
 2035              	.LCFI47:
 2036              		.cfi_def_cfa_offset 8
 2037              		.cfi_offset 3, -8
 2038              		.cfi_offset 14, -4
 649:Core/Src/lora_sx1276.c ****   // Table 63 DIO Mapping LoRaTM Mode:
 650:Core/Src/lora_sx1276.c ****   // 00 -> (DIO0 rx_done)
 651:Core/Src/lora_sx1276.c ****   // DIO0 uses 6-7 bits of DIO_MAPPING_1
 652:Core/Src/lora_sx1276.c ****   write_register(lora, REG_DIO_MAPPING_1, 0x00);
 2039              		.loc 1 652 3 is_stmt 1 view .LVU463
 2040 0002 0022     		movs	r2, #0
 2041 0004 4021     		movs	r1, #64
 2042 0006 FFF7FEFF 		bl	write_register
 2043              	.LVL212:
 653:Core/Src/lora_sx1276.c **** }
 2044              		.loc 1 653 1 is_stmt 0 view .LVU464
 2045 000a 08BD     		pop	{r3, pc}
 2046              		.cfi_endproc
 2047              	.LFE167:
 2049              		.section	.text.lora_enable_interrupt_tx_done,"ax",%progbits
 2050              		.align	1
 2051              		.global	lora_enable_interrupt_tx_done
 2052              		.syntax unified
 2053              		.thumb
 2054              		.thumb_func
 2056              	lora_enable_interrupt_tx_done:
 2057              	.LVL213:
 2058              	.LFB168:
 654:Core/Src/lora_sx1276.c **** 
 655:Core/Src/lora_sx1276.c **** void lora_enable_interrupt_tx_done(lora_sx1276 *lora)
 656:Core/Src/lora_sx1276.c **** {
 2059              		.loc 1 656 1 is_stmt 1 view -0
 2060              		.cfi_startproc
 2061              		@ args = 0, pretend = 0, frame = 0
 2062              		@ frame_needed = 0, uses_anonymous_args = 0
 2063              		.loc 1 656 1 is_stmt 0 view .LVU466
 2064 0000 08B5     		push	{r3, lr}
 2065              	.LCFI48:
 2066              		.cfi_def_cfa_offset 8
 2067              		.cfi_offset 3, -8
 2068              		.cfi_offset 14, -4
 657:Core/Src/lora_sx1276.c ****   // Table 63 DIO Mapping LoRaTM Mode:
 658:Core/Src/lora_sx1276.c ****   // 01 -> (DIO0 tx_done)
 659:Core/Src/lora_sx1276.c ****   // DIO0 uses 6-7 bits of DIO_MAPPING_1
 660:Core/Src/lora_sx1276.c ****   write_register(lora, REG_DIO_MAPPING_1, 0x40);
 2069              		.loc 1 660 3 is_stmt 1 view .LVU467
 2070 0002 4022     		movs	r2, #64
 2071 0004 1146     		mov	r1, r2
 2072 0006 FFF7FEFF 		bl	write_register
 2073              	.LVL214:
 661:Core/Src/lora_sx1276.c **** }
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 50


 2074              		.loc 1 661 1 is_stmt 0 view .LVU468
 2075 000a 08BD     		pop	{r3, pc}
 2076              		.cfi_endproc
 2077              	.LFE168:
 2079              		.section	.text.lora_clear_interrupt_tx_done,"ax",%progbits
 2080              		.align	1
 2081              		.global	lora_clear_interrupt_tx_done
 2082              		.syntax unified
 2083              		.thumb
 2084              		.thumb_func
 2086              	lora_clear_interrupt_tx_done:
 2087              	.LVL215:
 2088              	.LFB169:
 662:Core/Src/lora_sx1276.c **** 
 663:Core/Src/lora_sx1276.c **** void lora_clear_interrupt_tx_done(lora_sx1276 *lora)
 664:Core/Src/lora_sx1276.c **** {
 2089              		.loc 1 664 1 is_stmt 1 view -0
 2090              		.cfi_startproc
 2091              		@ args = 0, pretend = 0, frame = 0
 2092              		@ frame_needed = 0, uses_anonymous_args = 0
 2093              		.loc 1 664 1 is_stmt 0 view .LVU470
 2094 0000 08B5     		push	{r3, lr}
 2095              	.LCFI49:
 2096              		.cfi_def_cfa_offset 8
 2097              		.cfi_offset 3, -8
 2098              		.cfi_offset 14, -4
 665:Core/Src/lora_sx1276.c ****   write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_TX_DONE);
 2099              		.loc 1 665 3 is_stmt 1 view .LVU471
 2100 0002 0822     		movs	r2, #8
 2101 0004 1221     		movs	r1, #18
 2102 0006 FFF7FEFF 		bl	write_register
 2103              	.LVL216:
 666:Core/Src/lora_sx1276.c **** }
 2104              		.loc 1 666 1 is_stmt 0 view .LVU472
 2105 000a 08BD     		pop	{r3, pc}
 2106              		.cfi_endproc
 2107              	.LFE169:
 2109              		.section	.text.lora_send_packet_base,"ax",%progbits
 2110              		.align	1
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2115              	lora_send_packet_base:
 2116              	.LVL217:
 2117              	.LFB154:
 447:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0);
 2118              		.loc 1 447 1 is_stmt 1 view -0
 2119              		.cfi_startproc
 2120              		@ args = 0, pretend = 0, frame = 0
 2121              		@ frame_needed = 0, uses_anonymous_args = 0
 447:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0);
 2122              		.loc 1 447 1 is_stmt 0 view .LVU474
 2123 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2124              	.LCFI50:
 2125              		.cfi_def_cfa_offset 24
 2126              		.cfi_offset 4, -24
 2127              		.cfi_offset 5, -20
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 51


 2128              		.cfi_offset 6, -16
 2129              		.cfi_offset 7, -12
 2130              		.cfi_offset 8, -8
 2131              		.cfi_offset 14, -4
 2132 0004 0446     		mov	r4, r0
 2133 0006 0F46     		mov	r7, r1
 2134 0008 1646     		mov	r6, r2
 2135 000a 1D46     		mov	r5, r3
 448:Core/Src/lora_sx1276.c **** 
 2136              		.loc 1 448 3 is_stmt 1 view .LVU475
 450:Core/Src/lora_sx1276.c ****     return LORA_BUSY;
 2137              		.loc 1 450 3 view .LVU476
 450:Core/Src/lora_sx1276.c ****     return LORA_BUSY;
 2138              		.loc 1 450 7 is_stmt 0 view .LVU477
 2139 000c FFF7FEFF 		bl	lora_is_transmitting
 2140              	.LVL218:
 450:Core/Src/lora_sx1276.c ****     return LORA_BUSY;
 2141              		.loc 1 450 6 view .LVU478
 2142 0010 28BB     		cbnz	r0, .L137
 2143 0012 8046     		mov	r8, r0
 455:Core/Src/lora_sx1276.c **** 
 2144              		.loc 1 455 3 is_stmt 1 view .LVU479
 2145 0014 0121     		movs	r1, #1
 2146 0016 2046     		mov	r0, r4
 2147 0018 FFF7FEFF 		bl	set_mode
 2148              	.LVL219:
 458:Core/Src/lora_sx1276.c **** 
 2149              		.loc 1 458 3 view .LVU480
 2150 001c 2046     		mov	r0, r4
 2151 001e FFF7FEFF 		bl	lora_clear_interrupt_tx_done
 2152              	.LVL220:
 461:Core/Src/lora_sx1276.c ****   write_register(lora, REG_FIFO_TX_BASE_ADDR, lora->tx_base_addr);
 2153              		.loc 1 461 3 view .LVU481
 2154 0022 227D     		ldrb	r2, [r4, #20]	@ zero_extendqisi2
 2155 0024 0D21     		movs	r1, #13
 2156 0026 2046     		mov	r0, r4
 2157 0028 FFF7FEFF 		bl	write_register
 2158              	.LVL221:
 462:Core/Src/lora_sx1276.c ****   write_register(lora, REG_PAYLOAD_LENGTH, data_len);
 2159              		.loc 1 462 3 view .LVU482
 2160 002c 227D     		ldrb	r2, [r4, #20]	@ zero_extendqisi2
 2161 002e 0E21     		movs	r1, #14
 2162 0030 2046     		mov	r0, r4
 2163 0032 FFF7FEFF 		bl	write_register
 2164              	.LVL222:
 463:Core/Src/lora_sx1276.c **** 
 2165              		.loc 1 463 3 view .LVU483
 2166 0036 3246     		mov	r2, r6
 2167 0038 2221     		movs	r1, #34
 2168 003a 2046     		mov	r0, r4
 2169 003c FFF7FEFF 		bl	write_register
 2170              	.LVL223:
 466:Core/Src/lora_sx1276.c ****   if (mode == TRANSFER_MODE_DMA) {
 2171              		.loc 1 466 3 view .LVU484
 2172 0040 2B46     		mov	r3, r5
 2173 0042 3246     		mov	r2, r6
 2174 0044 3946     		mov	r1, r7
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 52


 2175 0046 2046     		mov	r0, r4
 2176 0048 FFF7FEFF 		bl	write_fifo
 2177              	.LVL224:
 467:Core/Src/lora_sx1276.c ****     return LORA_OK;
 2178              		.loc 1 467 3 view .LVU485
 467:Core/Src/lora_sx1276.c ****     return LORA_OK;
 2179              		.loc 1 467 6 is_stmt 0 view .LVU486
 2180 004c 012D     		cmp	r5, #1
 2181 004e 03D0     		beq	.L136
 472:Core/Src/lora_sx1276.c ****   return LORA_OK;
 2182              		.loc 1 472 3 is_stmt 1 view .LVU487
 2183 0050 0321     		movs	r1, #3
 2184 0052 2046     		mov	r0, r4
 2185 0054 FFF7FEFF 		bl	set_mode
 2186              	.LVL225:
 473:Core/Src/lora_sx1276.c **** }
 2187              		.loc 1 473 3 view .LVU488
 2188              	.L136:
 474:Core/Src/lora_sx1276.c **** 
 2189              		.loc 1 474 1 is_stmt 0 view .LVU489
 2190 0058 4046     		mov	r0, r8
 2191 005a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2192              	.LVL226:
 2193              	.L137:
 451:Core/Src/lora_sx1276.c ****   }
 2194              		.loc 1 451 12 view .LVU490
 2195 005e 4FF00508 		mov	r8, #5
 2196 0062 F9E7     		b	.L136
 2197              		.cfi_endproc
 2198              	.LFE154:
 2200              		.section	.text.lora_send_packet,"ax",%progbits
 2201              		.align	1
 2202              		.global	lora_send_packet
 2203              		.syntax unified
 2204              		.thumb
 2205              		.thumb_func
 2207              	lora_send_packet:
 2208              	.LVL227:
 2209              	.LFB155:
 477:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 2210              		.loc 1 477 1 is_stmt 1 view -0
 2211              		.cfi_startproc
 2212              		@ args = 0, pretend = 0, frame = 0
 2213              		@ frame_needed = 0, uses_anonymous_args = 0
 477:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_BLOCKING);
 2214              		.loc 1 477 1 is_stmt 0 view .LVU492
 2215 0000 08B5     		push	{r3, lr}
 2216              	.LCFI51:
 2217              		.cfi_def_cfa_offset 8
 2218              		.cfi_offset 3, -8
 2219              		.cfi_offset 14, -4
 478:Core/Src/lora_sx1276.c **** }
 2220              		.loc 1 478 3 is_stmt 1 view .LVU493
 478:Core/Src/lora_sx1276.c **** }
 2221              		.loc 1 478 10 is_stmt 0 view .LVU494
 2222 0002 0223     		movs	r3, #2
 2223 0004 FFF7FEFF 		bl	lora_send_packet_base
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 53


 2224              	.LVL228:
 479:Core/Src/lora_sx1276.c **** 
 2225              		.loc 1 479 1 view .LVU495
 2226 0008 08BD     		pop	{r3, pc}
 2227              		.cfi_endproc
 2228              	.LFE155:
 2230              		.section	.text.lora_send_packet_blocking,"ax",%progbits
 2231              		.align	1
 2232              		.global	lora_send_packet_blocking
 2233              		.syntax unified
 2234              		.thumb
 2235              		.thumb_func
 2237              	lora_send_packet_blocking:
 2238              	.LVL229:
 2239              	.LFB158:
 496:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0 && timeout > 0);
 2240              		.loc 1 496 1 is_stmt 1 view -0
 2241              		.cfi_startproc
 2242              		@ args = 0, pretend = 0, frame = 0
 2243              		@ frame_needed = 0, uses_anonymous_args = 0
 496:Core/Src/lora_sx1276.c ****   assert_param(lora && data && data_len > 0 && timeout > 0);
 2244              		.loc 1 496 1 is_stmt 0 view .LVU497
 2245 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2246              	.LCFI52:
 2247              		.cfi_def_cfa_offset 24
 2248              		.cfi_offset 3, -24
 2249              		.cfi_offset 4, -20
 2250              		.cfi_offset 5, -16
 2251              		.cfi_offset 6, -12
 2252              		.cfi_offset 7, -8
 2253              		.cfi_offset 14, -4
 2254 0002 0646     		mov	r6, r0
 2255 0004 1D46     		mov	r5, r3
 497:Core/Src/lora_sx1276.c **** 
 2256              		.loc 1 497 3 is_stmt 1 view .LVU498
 499:Core/Src/lora_sx1276.c **** 
 2257              		.loc 1 499 3 view .LVU499
 499:Core/Src/lora_sx1276.c **** 
 2258              		.loc 1 499 17 is_stmt 0 view .LVU500
 2259 0006 FFF7FEFF 		bl	lora_send_packet
 2260              	.LVL230:
 501:Core/Src/lora_sx1276.c ****     // Wait until packet gets transmitted
 2261              		.loc 1 501 3 is_stmt 1 view .LVU501
 501:Core/Src/lora_sx1276.c ****     // Wait until packet gets transmitted
 2262              		.loc 1 501 6 is_stmt 0 view .LVU502
 2263 000a 78B9     		cbnz	r0, .L148
 2264 000c 0746     		mov	r7, r0
 2265              	.LBB8:
 503:Core/Src/lora_sx1276.c ****     while (elapsed < timeout) {
 2266              		.loc 1 503 14 view .LVU503
 2267 000e 0024     		movs	r4, #0
 2268              	.LVL231:
 2269              	.L142:
 504:Core/Src/lora_sx1276.c ****       uint8_t state = read_register(lora, REG_IRQ_FLAGS);
 2270              		.loc 1 504 20 is_stmt 1 view .LVU504
 2271 0010 AC42     		cmp	r4, r5
 2272 0012 14D2     		bcs	.L149
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 54


 2273              	.LBB9:
 505:Core/Src/lora_sx1276.c ****       if (state & IRQ_FLAGS_TX_DONE) {
 2274              		.loc 1 505 7 view .LVU505
 505:Core/Src/lora_sx1276.c ****       if (state & IRQ_FLAGS_TX_DONE) {
 2275              		.loc 1 505 23 is_stmt 0 view .LVU506
 2276 0014 1221     		movs	r1, #18
 2277 0016 3046     		mov	r0, r6
 2278 0018 FFF7FEFF 		bl	read_register
 2279              	.LVL232:
 506:Core/Src/lora_sx1276.c ****         // Packet sent
 2280              		.loc 1 506 7 is_stmt 1 view .LVU507
 506:Core/Src/lora_sx1276.c ****         // Packet sent
 2281              		.loc 1 506 10 is_stmt 0 view .LVU508
 2282 001c 10F0080F 		tst	r0, #8
 2283 0020 07D1     		bne	.L150
 511:Core/Src/lora_sx1276.c ****       elapsed++;
 2284              		.loc 1 511 7 is_stmt 1 view .LVU509
 2285 0022 0120     		movs	r0, #1
 2286              	.LVL233:
 511:Core/Src/lora_sx1276.c ****       elapsed++;
 2287              		.loc 1 511 7 is_stmt 0 view .LVU510
 2288 0024 FFF7FEFF 		bl	osDelay
 2289              	.LVL234:
 512:Core/Src/lora_sx1276.c ****     }
 2290              		.loc 1 512 7 is_stmt 1 view .LVU511
 512:Core/Src/lora_sx1276.c ****     }
 2291              		.loc 1 512 14 is_stmt 0 view .LVU512
 2292 0028 0134     		adds	r4, r4, #1
 2293              	.LVL235:
 512:Core/Src/lora_sx1276.c ****     }
 2294              		.loc 1 512 14 view .LVU513
 2295 002a F1E7     		b	.L142
 2296              	.LVL236:
 2297              	.L148:
 512:Core/Src/lora_sx1276.c ****     }
 2298              		.loc 1 512 14 view .LVU514
 2299              	.LBE9:
 2300              	.LBE8:
 516:Core/Src/lora_sx1276.c **** }
 2301              		.loc 1 516 10 view .LVU515
 2302 002c 0227     		movs	r7, #2
 2303              	.LVL237:
 2304              	.L143:
 517:Core/Src/lora_sx1276.c **** 
 2305              		.loc 1 517 1 view .LVU516
 2306 002e 3846     		mov	r0, r7
 2307 0030 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2308              	.LVL238:
 2309              	.L150:
 2310              	.LBB11:
 2311              	.LBB10:
 508:Core/Src/lora_sx1276.c ****         return LORA_OK;
 2312              		.loc 1 508 9 is_stmt 1 view .LVU517
 2313 0032 0822     		movs	r2, #8
 2314 0034 1221     		movs	r1, #18
 2315 0036 3046     		mov	r0, r6
 2316              	.LVL239:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 55


 508:Core/Src/lora_sx1276.c ****         return LORA_OK;
 2317              		.loc 1 508 9 is_stmt 0 view .LVU518
 2318 0038 FFF7FEFF 		bl	write_register
 2319              	.LVL240:
 509:Core/Src/lora_sx1276.c ****       }
 2320              		.loc 1 509 9 is_stmt 1 view .LVU519
 509:Core/Src/lora_sx1276.c ****       }
 2321              		.loc 1 509 16 is_stmt 0 view .LVU520
 2322 003c F7E7     		b	.L143
 2323              	.L149:
 509:Core/Src/lora_sx1276.c ****       }
 2324              		.loc 1 509 16 view .LVU521
 2325              	.LBE10:
 2326              	.LBE11:
 516:Core/Src/lora_sx1276.c **** }
 2327              		.loc 1 516 10 view .LVU522
 2328 003e 0227     		movs	r7, #2
 2329 0040 F5E7     		b	.L143
 2330              		.cfi_endproc
 2331              	.LFE158:
 2333              		.section	.text.lora_send_packet_dma_start,"ax",%progbits
 2334              		.align	1
 2335              		.global	lora_send_packet_dma_start
 2336              		.syntax unified
 2337              		.thumb
 2338              		.thumb_func
 2340              	lora_send_packet_dma_start:
 2341              	.LVL241:
 2342              	.LFB156:
 482:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_DMA);
 2343              		.loc 1 482 1 is_stmt 1 view -0
 2344              		.cfi_startproc
 2345              		@ args = 0, pretend = 0, frame = 0
 2346              		@ frame_needed = 0, uses_anonymous_args = 0
 482:Core/Src/lora_sx1276.c ****   return lora_send_packet_base(lora, data, data_len, TRANSFER_MODE_DMA);
 2347              		.loc 1 482 1 is_stmt 0 view .LVU524
 2348 0000 08B5     		push	{r3, lr}
 2349              	.LCFI53:
 2350              		.cfi_def_cfa_offset 8
 2351              		.cfi_offset 3, -8
 2352              		.cfi_offset 14, -4
 483:Core/Src/lora_sx1276.c **** }
 2353              		.loc 1 483 3 is_stmt 1 view .LVU525
 483:Core/Src/lora_sx1276.c **** }
 2354              		.loc 1 483 10 is_stmt 0 view .LVU526
 2355 0002 0123     		movs	r3, #1
 2356 0004 FFF7FEFF 		bl	lora_send_packet_base
 2357              	.LVL242:
 484:Core/Src/lora_sx1276.c **** 
 2358              		.loc 1 484 1 view .LVU527
 2359 0008 08BD     		pop	{r3, pc}
 2360              		.cfi_endproc
 2361              	.LFE156:
 2363              		.section	.text.lora_clear_interrupt_rx_all,"ax",%progbits
 2364              		.align	1
 2365              		.global	lora_clear_interrupt_rx_all
 2366              		.syntax unified
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 56


 2367              		.thumb
 2368              		.thumb_func
 2370              	lora_clear_interrupt_rx_all:
 2371              	.LVL243:
 2372              	.LFB170:
 667:Core/Src/lora_sx1276.c **** 
 668:Core/Src/lora_sx1276.c **** void lora_clear_interrupt_rx_all(lora_sx1276 *lora)
 669:Core/Src/lora_sx1276.c **** {
 2373              		.loc 1 669 1 is_stmt 1 view -0
 2374              		.cfi_startproc
 2375              		@ args = 0, pretend = 0, frame = 0
 2376              		@ frame_needed = 0, uses_anonymous_args = 0
 2377              		.loc 1 669 1 is_stmt 0 view .LVU529
 2378 0000 08B5     		push	{r3, lr}
 2379              	.LCFI54:
 2380              		.cfi_def_cfa_offset 8
 2381              		.cfi_offset 3, -8
 2382              		.cfi_offset 14, -4
 670:Core/Src/lora_sx1276.c ****   write_register(lora, REG_IRQ_FLAGS, IRQ_FLAGS_RX_ALL);
 2383              		.loc 1 670 3 is_stmt 1 view .LVU530
 2384 0002 F022     		movs	r2, #240
 2385 0004 1221     		movs	r1, #18
 2386 0006 FFF7FEFF 		bl	write_register
 2387              	.LVL244:
 671:Core/Src/lora_sx1276.c **** }
 2388              		.loc 1 671 1 is_stmt 0 view .LVU531
 2389 000a 08BD     		pop	{r3, pc}
 2390              		.cfi_endproc
 2391              	.LFE170:
 2393              		.section	.text.lora_init,"ax",%progbits
 2394              		.align	1
 2395              		.global	lora_init
 2396              		.syntax unified
 2397              		.thumb
 2398              		.thumb_func
 2400              	lora_init:
 2401              	.LVL245:
 2402              	.LFB171:
 672:Core/Src/lora_sx1276.c **** 
 673:Core/Src/lora_sx1276.c **** 
 674:Core/Src/lora_sx1276.c **** uint8_t lora_init(lora_sx1276 *lora, SPI_HandleTypeDef *spi, GPIO_TypeDef *nss_port,
 675:Core/Src/lora_sx1276.c ****     uint16_t nss_pin, uint64_t freq)
 676:Core/Src/lora_sx1276.c **** {
 2403              		.loc 1 676 1 is_stmt 1 view -0
 2404              		.cfi_startproc
 2405              		@ args = 8, pretend = 0, frame = 0
 2406              		@ frame_needed = 0, uses_anonymous_args = 0
 2407              		.loc 1 676 1 is_stmt 0 view .LVU533
 2408 0000 70B5     		push	{r4, r5, r6, lr}
 2409              	.LCFI55:
 2410              		.cfi_def_cfa_offset 16
 2411              		.cfi_offset 4, -16
 2412              		.cfi_offset 5, -12
 2413              		.cfi_offset 6, -8
 2414              		.cfi_offset 14, -4
 2415 0002 0446     		mov	r4, r0
 2416 0004 049D     		ldr	r5, [sp, #16]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 57


 2417 0006 059E     		ldr	r6, [sp, #20]
 677:Core/Src/lora_sx1276.c ****   assert_param(lora && spi);
 2418              		.loc 1 677 3 is_stmt 1 view .LVU534
 678:Core/Src/lora_sx1276.c **** 
 679:Core/Src/lora_sx1276.c ****   // Init params with default values
 680:Core/Src/lora_sx1276.c ****   lora->spi = spi;
 2419              		.loc 1 680 3 view .LVU535
 2420              		.loc 1 680 13 is_stmt 0 view .LVU536
 2421 0008 0160     		str	r1, [r0]
 681:Core/Src/lora_sx1276.c ****   lora->nss_port = nss_port;
 2422              		.loc 1 681 3 is_stmt 1 view .LVU537
 2423              		.loc 1 681 18 is_stmt 0 view .LVU538
 2424 000a 4260     		str	r2, [r0, #4]
 682:Core/Src/lora_sx1276.c ****   lora->nss_pin = nss_pin;
 2425              		.loc 1 682 3 is_stmt 1 view .LVU539
 2426              		.loc 1 682 17 is_stmt 0 view .LVU540
 2427 000c C382     		strh	r3, [r0, #22]	@ movhi
 683:Core/Src/lora_sx1276.c ****   lora->frequency = freq;
 2428              		.loc 1 683 3 is_stmt 1 view .LVU541
 2429              		.loc 1 683 19 is_stmt 0 view .LVU542
 2430 000e C560     		str	r5, [r0, #12]
 684:Core/Src/lora_sx1276.c ****   lora->pa_mode = LORA_PA_OUTPUT_PA_BOOST;
 2431              		.loc 1 684 3 is_stmt 1 view .LVU543
 2432              		.loc 1 684 17 is_stmt 0 view .LVU544
 2433 0010 0123     		movs	r3, #1
 2434              	.LVL246:
 2435              		.loc 1 684 17 view .LVU545
 2436 0012 0361     		str	r3, [r0, #16]
 685:Core/Src/lora_sx1276.c ****   lora->tx_base_addr = LORA_DEFAULT_TX_ADDR;
 2437              		.loc 1 685 3 is_stmt 1 view .LVU546
 2438              		.loc 1 685 22 is_stmt 0 view .LVU547
 2439 0014 0023     		movs	r3, #0
 2440 0016 0375     		strb	r3, [r0, #20]
 686:Core/Src/lora_sx1276.c ****   lora->rx_base_addr = LORA_DEFAULT_RX_ADDR;
 2441              		.loc 1 686 3 is_stmt 1 view .LVU548
 2442              		.loc 1 686 22 is_stmt 0 view .LVU549
 2443 0018 4375     		strb	r3, [r0, #21]
 687:Core/Src/lora_sx1276.c ****   lora->spi_timeout = LORA_DEFAULT_SPI_TIMEOUT;
 2444              		.loc 1 687 3 is_stmt 1 view .LVU550
 2445              		.loc 1 687 21 is_stmt 0 view .LVU551
 2446 001a 4FF47A73 		mov	r3, #1000
 2447 001e 8360     		str	r3, [r0, #8]
 688:Core/Src/lora_sx1276.c **** 
 689:Core/Src/lora_sx1276.c ****   // Check version
 690:Core/Src/lora_sx1276.c ****   uint8_t ver = lora_version(lora);
 2448              		.loc 1 690 3 is_stmt 1 view .LVU552
 2449              		.loc 1 690 17 is_stmt 0 view .LVU553
 2450 0020 FFF7FEFF 		bl	lora_version
 2451              	.LVL247:
 691:Core/Src/lora_sx1276.c ****   if (ver != LORA_COMPATIBLE_VERSION) {
 2452              		.loc 1 691 3 is_stmt 1 view .LVU554
 2453              		.loc 1 691 6 is_stmt 0 view .LVU555
 2454 0024 1228     		cmp	r0, #18
 2455 0026 01D0     		beq	.L159
 692:Core/Src/lora_sx1276.c ****     DEBUGF("Got wrong radio version 0x%x, expected 0x12", ver);
 693:Core/Src/lora_sx1276.c ****     return LORA_ERROR;
 2456              		.loc 1 693 12 view .LVU556
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 58


 2457 0028 0420     		movs	r0, #4
 2458              	.LVL248:
 2459              	.L156:
 694:Core/Src/lora_sx1276.c ****   }
 695:Core/Src/lora_sx1276.c **** 
 696:Core/Src/lora_sx1276.c ****   // Modem parameters (freq, mode, etc) must be done in SLEEP mode.
 697:Core/Src/lora_sx1276.c ****   lora_mode_sleep(lora);
 698:Core/Src/lora_sx1276.c ****   // Enable LoRa mode (since it can be switched on only in sleep)
 699:Core/Src/lora_sx1276.c ****   lora_mode_sleep(lora);
 700:Core/Src/lora_sx1276.c **** 
 701:Core/Src/lora_sx1276.c ****   // Set frequency
 702:Core/Src/lora_sx1276.c ****   lora_set_frequency(lora, freq);
 703:Core/Src/lora_sx1276.c ****   lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 704:Core/Src/lora_sx1276.c ****   lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 705:Core/Src/lora_sx1276.c ****   // By default - explicit header mode
 706:Core/Src/lora_sx1276.c ****   lora_set_explicit_header_mode(lora);
 707:Core/Src/lora_sx1276.c ****   // Set LNA boost
 708:Core/Src/lora_sx1276.c ****   uint8_t current_lna = read_register(lora, REG_LNA);
 709:Core/Src/lora_sx1276.c ****   write_register(lora, REG_LNA,  current_lna | 0x03);
 710:Core/Src/lora_sx1276.c ****   // Set auto AGC
 711:Core/Src/lora_sx1276.c ****   write_register(lora, REG_MODEM_CONFIG_3, 0x04);
 712:Core/Src/lora_sx1276.c ****   // Set default output power
 713:Core/Src/lora_sx1276.c ****   lora_set_tx_power(lora, LORA_DEFAULT_TX_POWER);
 714:Core/Src/lora_sx1276.c ****   // Set default mode
 715:Core/Src/lora_sx1276.c ****   lora_mode_standby(lora);
 716:Core/Src/lora_sx1276.c **** 
 717:Core/Src/lora_sx1276.c ****   return LORA_OK;
 718:Core/Src/lora_sx1276.c **** }
 2460              		.loc 1 718 1 view .LVU557
 2461 002a 70BD     		pop	{r4, r5, r6, pc}
 2462              	.LVL249:
 2463              	.L159:
 697:Core/Src/lora_sx1276.c ****   // Enable LoRa mode (since it can be switched on only in sleep)
 2464              		.loc 1 697 3 is_stmt 1 view .LVU558
 2465 002c 2046     		mov	r0, r4
 2466              	.LVL250:
 697:Core/Src/lora_sx1276.c ****   // Enable LoRa mode (since it can be switched on only in sleep)
 2467              		.loc 1 697 3 is_stmt 0 view .LVU559
 2468 002e FFF7FEFF 		bl	lora_mode_sleep
 2469              	.LVL251:
 699:Core/Src/lora_sx1276.c **** 
 2470              		.loc 1 699 3 is_stmt 1 view .LVU560
 2471 0032 2046     		mov	r0, r4
 2472 0034 FFF7FEFF 		bl	lora_mode_sleep
 2473              	.LVL252:
 702:Core/Src/lora_sx1276.c ****   lora_set_spreading_factor(lora, LORA_DEFAULT_SF);
 2474              		.loc 1 702 3 view .LVU561
 2475 0038 2A46     		mov	r2, r5
 2476 003a 3346     		mov	r3, r6
 2477 003c 2046     		mov	r0, r4
 2478 003e FFF7FEFF 		bl	lora_set_frequency
 2479              	.LVL253:
 703:Core/Src/lora_sx1276.c ****   lora_set_preamble_length(lora, LORA_DEFAULT_PREAMBLE_LEN);
 2480              		.loc 1 703 3 view .LVU562
 2481 0042 0721     		movs	r1, #7
 2482 0044 2046     		mov	r0, r4
 2483 0046 FFF7FEFF 		bl	lora_set_spreading_factor
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 59


 2484              	.LVL254:
 704:Core/Src/lora_sx1276.c ****   // By default - explicit header mode
 2485              		.loc 1 704 3 view .LVU563
 2486 004a 0A21     		movs	r1, #10
 2487 004c 2046     		mov	r0, r4
 2488 004e FFF7FEFF 		bl	lora_set_preamble_length
 2489              	.LVL255:
 706:Core/Src/lora_sx1276.c ****   // Set LNA boost
 2490              		.loc 1 706 3 view .LVU564
 2491 0052 2046     		mov	r0, r4
 2492 0054 FFF7FEFF 		bl	lora_set_explicit_header_mode
 2493              	.LVL256:
 708:Core/Src/lora_sx1276.c ****   write_register(lora, REG_LNA,  current_lna | 0x03);
 2494              		.loc 1 708 3 view .LVU565
 708:Core/Src/lora_sx1276.c ****   write_register(lora, REG_LNA,  current_lna | 0x03);
 2495              		.loc 1 708 25 is_stmt 0 view .LVU566
 2496 0058 0C21     		movs	r1, #12
 2497 005a 2046     		mov	r0, r4
 2498 005c FFF7FEFF 		bl	read_register
 2499              	.LVL257:
 709:Core/Src/lora_sx1276.c ****   // Set auto AGC
 2500              		.loc 1 709 3 is_stmt 1 view .LVU567
 2501 0060 40F00302 		orr	r2, r0, #3
 2502 0064 D2B2     		uxtb	r2, r2
 2503 0066 0C21     		movs	r1, #12
 2504 0068 2046     		mov	r0, r4
 2505              	.LVL258:
 709:Core/Src/lora_sx1276.c ****   // Set auto AGC
 2506              		.loc 1 709 3 is_stmt 0 view .LVU568
 2507 006a FFF7FEFF 		bl	write_register
 2508              	.LVL259:
 711:Core/Src/lora_sx1276.c ****   // Set default output power
 2509              		.loc 1 711 3 is_stmt 1 view .LVU569
 2510 006e 0422     		movs	r2, #4
 2511 0070 2621     		movs	r1, #38
 2512 0072 2046     		mov	r0, r4
 2513 0074 FFF7FEFF 		bl	write_register
 2514              	.LVL260:
 713:Core/Src/lora_sx1276.c ****   // Set default mode
 2515              		.loc 1 713 3 view .LVU570
 2516 0078 1121     		movs	r1, #17
 2517 007a 2046     		mov	r0, r4
 2518 007c FFF7FEFF 		bl	lora_set_tx_power
 2519              	.LVL261:
 715:Core/Src/lora_sx1276.c **** 
 2520              		.loc 1 715 3 view .LVU571
 2521 0080 2046     		mov	r0, r4
 2522 0082 FFF7FEFF 		bl	lora_mode_standby
 2523              	.LVL262:
 717:Core/Src/lora_sx1276.c **** }
 2524              		.loc 1 717 3 view .LVU572
 717:Core/Src/lora_sx1276.c **** }
 2525              		.loc 1 717 10 is_stmt 0 view .LVU573
 2526 0086 0020     		movs	r0, #0
 2527 0088 CFE7     		b	.L156
 2528              		.cfi_endproc
 2529              	.LFE171:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 60


 2531              		.text
 2532              	.Letext0:
 2533              		.file 2 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\machine\\_default_types.h"
 2534              		.file 3 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\sys\\_stdint.h"
 2535              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 2536              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2537              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2538              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2539              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2540              		.file 9 "Core/Inc/lora_sx1276.h"
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 61


DEFINED SYMBOLS
                            *ABS*:00000000 lora_sx1276.c
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:20     .text.write_register:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:25     .text.write_register:00000000 write_register
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:89     .text.set_mode:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:94     .text.set_mode:00000000 set_mode
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:120    .text.set_OCP:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:125    .text.set_OCP:00000000 set_OCP
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:199    .text.set_OCP:00000040 $d
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:204    .text.read_register:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:209    .text.read_register:00000000 read_register
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:281    .text.set_low_data_rate_optimization:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:286    .text.set_low_data_rate_optimization:00000000 set_low_data_rate_optimization
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:353    .text.write_fifo:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:358    .text.write_fifo:00000000 write_fifo
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:451    .text.read_fifo:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:456    .text.read_fifo:00000000 read_fifo
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:547    .text.lora_mode_sleep:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:553    .text.lora_mode_sleep:00000000 lora_mode_sleep
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:577    .text.lora_mode_receive_continuous:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:583    .text.lora_mode_receive_continuous:00000000 lora_mode_receive_continuous
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:621    .text.lora_mode_receive_single:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:627    .text.lora_mode_receive_single:00000000 lora_mode_receive_single
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:665    .text.lora_mode_standby:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:671    .text.lora_mode_standby:00000000 lora_mode_standby
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:695    .text.lora_set_implicit_header_mode:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:701    .text.lora_set_implicit_header_mode:00000000 lora_set_implicit_header_mode
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:739    .text.lora_set_explicit_header_mode:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:745    .text.lora_set_explicit_header_mode:00000000 lora_set_explicit_header_mode
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:781    .text.lora_set_tx_power:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:787    .text.lora_set_tx_power:00000000 lora_set_tx_power
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:912    .text.lora_set_frequency:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:918    .text.lora_set_frequency:00000000 lora_set_frequency
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:980    .text.lora_set_frequency:0000003c $d
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:985    .text.lora_packet_rssi:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:991    .text.lora_packet_rssi:00000000 lora_packet_rssi
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1037   .text.lora_packet_rssi:00000020 $d
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1042   .text.lora_packet_snr:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1048   .text.lora_packet_snr:00000000 lora_packet_snr
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1078   .text.lora_packet_snr:00000014 $d
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1083   .text.lora_set_signal_bandwidth:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1089   .text.lora_set_signal_bandwidth:00000000 lora_set_signal_bandwidth
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1138   .text.lora_set_spreading_factor:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1144   .text.lora_set_spreading_factor:00000000 lora_set_spreading_factor
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1246   .text.lora_set_crc:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1252   .text.lora_set_crc:00000000 lora_set_crc
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1305   .text.lora_set_coding_rate:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1311   .text.lora_set_coding_rate:00000000 lora_set_coding_rate
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1354   .text.lora_set_preamble_length:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1360   .text.lora_set_preamble_length:00000000 lora_set_preamble_length
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1398   .text.lora_version:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1404   .text.lora_version:00000000 lora_version
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1429   .text.lora_is_transmitting:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1435   .text.lora_is_transmitting:00000000 lora_is_transmitting
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1473   .text.lora_send_packet_dma_complete:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1479   .text.lora_send_packet_dma_complete:00000000 lora_send_packet_dma_complete
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1513   .text.lora_set_rx_symbol_timeout:00000000 $t
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s 			page 62


C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1519   .text.lora_set_rx_symbol_timeout:00000000 lora_set_rx_symbol_timeout
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1596   .text.lora_is_packet_available:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1602   .text.lora_is_packet_available:00000000 lora_is_packet_available
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1631   .text.lora_pending_packet_length:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1637   .text.lora_pending_packet_length:00000000 lora_pending_packet_length
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1689   .text.lora_receive_packet_base:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1694   .text.lora_receive_packet_base:00000000 lora_receive_packet_base
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1832   .text.lora_receive_packet:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1838   .text.lora_receive_packet:00000000 lora_receive_packet
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1870   .text.lora_receive_packet_dma_start:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1876   .text.lora_receive_packet_dma_start:00000000 lora_receive_packet_dma_start
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1908   .text.lora_receive_packet_dma_complete:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1914   .text.lora_receive_packet_dma_complete:00000000 lora_receive_packet_dma_complete
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1941   .text.lora_receive_packet_blocking:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:1947   .text.lora_receive_packet_blocking:00000000 lora_receive_packet_blocking
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2020   .text.lora_enable_interrupt_rx_done:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2026   .text.lora_enable_interrupt_rx_done:00000000 lora_enable_interrupt_rx_done
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2050   .text.lora_enable_interrupt_tx_done:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2056   .text.lora_enable_interrupt_tx_done:00000000 lora_enable_interrupt_tx_done
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2080   .text.lora_clear_interrupt_tx_done:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2086   .text.lora_clear_interrupt_tx_done:00000000 lora_clear_interrupt_tx_done
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2110   .text.lora_send_packet_base:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2115   .text.lora_send_packet_base:00000000 lora_send_packet_base
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2201   .text.lora_send_packet:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2207   .text.lora_send_packet:00000000 lora_send_packet
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2231   .text.lora_send_packet_blocking:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2237   .text.lora_send_packet_blocking:00000000 lora_send_packet_blocking
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2334   .text.lora_send_packet_dma_start:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2340   .text.lora_send_packet_dma_start:00000000 lora_send_packet_dma_start
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2364   .text.lora_clear_interrupt_rx_all:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2370   .text.lora_clear_interrupt_rx_all:00000000 lora_clear_interrupt_rx_all
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2394   .text.lora_init:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccQ3fg04.s:2400   .text.lora_init:00000000 lora_init

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_SPI_Transmit_DMA
HAL_SPI_Receive_DMA
__aeabi_uldivmod
osDelay
