[INF:CM0023] Creating log file ../../build/regression/ModPortHighConn/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:2: No timescale set for "moduleA".

[WRN:PA0205] dut.sv:5: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@moduleA".

[INF:CP0303] dut.sv:5: Compile module "work@top".

[NTE:CP0309] dut.sv:2:23: Implicit port type (wire) for "port0",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@top work@top
[MOD] work@moduleA work@top.instanceA
[MOD] work@moduleA work@top.instanceB
[MOD] work@moduleA work@top.instanceC
[MOD] work@moduleA work@top.instanceD

[NTE:EL0503] dut.sv:5: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[NTE:EL0523] dut.sv:5: Instance "work@top".

[NTE:EL0523] dut.sv:7: Instance "work@top.instanceA".

[NTE:EL0523] dut.sv:8: Instance "work@top.instanceB".

[NTE:EL0523] dut.sv:9: Instance "work@top.instanceC".

[NTE:EL0523] dut.sv:10: Instance "work@top.instanceD".

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ModPortHighConn/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@moduleA (work@moduleA) dut.sv:2:1: , endln:3:10, parent:work@top
  |vpiFullName:work@moduleA
  |vpiDefName:work@moduleA
  |vpiNet:
  \_logic_net: (work@moduleA.port0), line:2:23, endln:2:28, parent:work@moduleA
    |vpiName:port0
    |vpiFullName:work@moduleA.port0
  |vpiNet:
  \_logic_net: (work@moduleA.port1), line:2:30, endln:2:35, parent:work@moduleA
    |vpiName:port1
    |vpiFullName:work@moduleA.port1
  |vpiPort:
  \_port: (port0), line:2:23, endln:2:28, parent:work@moduleA
    |vpiName:port0
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@moduleA.port0), line:2:23, endln:2:28, parent:work@moduleA
  |vpiPort:
  \_port: (port1), line:2:30, endln:2:35, parent:work@moduleA
    |vpiName:port1
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@moduleA.port1), line:2:30, endln:2:35, parent:work@moduleA
|uhdmallModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:11:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.topA), line:6:16, endln:6:20, parent:work@top
    |vpiName:topA
    |vpiFullName:work@top.topA
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.topB), line:6:22, endln:6:26, parent:work@top
    |vpiName:topB
    |vpiFullName:work@top.topB
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:11:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.topA), line:6:16, endln:6:20, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:6:5, endln:6:9
      |vpiRange:
      \_range: , line:6:11, endln:6:14
        |vpiLeftRange:
        \_constant: , line:6:11, endln:6:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:13, endln:6:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:topA
    |vpiFullName:work@top.topA
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.topB), line:6:22, endln:6:26, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:6:5, endln:6:9
    |vpiName:topB
    |vpiFullName:work@top.topB
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@moduleA (work@top.instanceA) dut.sv:7:5: , endln:7:57, parent:work@top
    |vpiName:instanceA
    |vpiFullName:work@top.instanceA
    |vpiDefName:work@moduleA
    |vpiDefFile:dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.instanceA.port0), line:2:23, endln:2:28, parent:work@top.instanceA
      |vpiName:port0
      |vpiFullName:work@top.instanceA.port0
    |vpiNet:
    \_logic_net: (work@top.instanceA.port1), line:2:30, endln:2:35, parent:work@top.instanceA
      |vpiName:port1
      |vpiFullName:work@top.instanceA.port1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:11:10
    |vpiPort:
    \_port: (port0), line:2:23, endln:2:28, parent:work@top.instanceA
      |vpiName:port0
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topA), line:7:30, endln:7:37, parent:topA
        |vpiParent:
        \_ref_obj: (topA)
          |vpiName:topA
        |vpiName:topA
        |vpiIndex:
        \_constant: , line:7:35, endln:7:36, parent:topA
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceA.port0), line:7:24, endln:7:29
        |vpiName:port0
        |vpiFullName:work@top.instanceA.port0
        |vpiActual:
        \_logic_net: (work@top.instanceA.port0), line:2:23, endln:2:28, parent:work@top.instanceA
    |vpiPort:
    \_port: (port1), line:2:30, endln:2:35, parent:work@top.instanceA
      |vpiName:port1
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topB), line:7:47, endln:7:54, parent:topB
        |vpiParent:
        \_ref_obj: (topB)
          |vpiName:topB
        |vpiName:topB
        |vpiIndex:
        \_constant: , line:7:52, endln:7:53, parent:topB
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceA.port1), line:7:41, endln:7:46
        |vpiName:port1
        |vpiFullName:work@top.instanceA.port1
        |vpiActual:
        \_logic_net: (work@top.instanceA.port1), line:2:30, endln:2:35, parent:work@top.instanceA
  |vpiModule:
  \_module: work@moduleA (work@top.instanceB) dut.sv:8:5: , endln:8:41, parent:work@top
    |vpiName:instanceB
    |vpiFullName:work@top.instanceB
    |vpiDefName:work@moduleA
    |vpiDefFile:dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.instanceB.port0), line:2:23, endln:2:28, parent:work@top.instanceB
      |vpiName:port0
      |vpiFullName:work@top.instanceB.port0
    |vpiNet:
    \_logic_net: (work@top.instanceB.port1), line:2:30, endln:2:35, parent:work@top.instanceB
      |vpiName:port1
      |vpiFullName:work@top.instanceB.port1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:11:10
    |vpiPort:
    \_port: (port0), line:2:23, endln:2:28, parent:work@top.instanceB
      |vpiName:port0
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topA), line:8:23, endln:8:30, parent:topA
        |vpiParent:
        \_ref_obj: (topA)
          |vpiName:topA
        |vpiName:topA
        |vpiIndex:
        \_constant: , line:8:28, endln:8:29, parent:topA
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceB.port0), line:2:23, endln:2:28
        |vpiName:port0
        |vpiFullName:work@top.instanceB.port0
        |vpiActual:
        \_logic_net: (work@top.instanceB.port0), line:2:23, endln:2:28, parent:work@top.instanceB
    |vpiPort:
    \_port: (port1), line:2:30, endln:2:35, parent:work@top.instanceB
      |vpiName:port1
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topB), line:8:32, endln:8:39, parent:topB
        |vpiParent:
        \_ref_obj: (topB)
          |vpiName:topB
        |vpiName:topB
        |vpiIndex:
        \_constant: , line:8:37, endln:8:38, parent:topB
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceB.port1), line:2:30, endln:2:35
        |vpiName:port1
        |vpiFullName:work@top.instanceB.port1
        |vpiActual:
        \_logic_net: (work@top.instanceB.port1), line:2:30, endln:2:35, parent:work@top.instanceB
  |vpiModule:
  \_module: work@moduleA (work@top.instanceC) dut.sv:9:5: , endln:9:50, parent:work@top
    |vpiName:instanceC
    |vpiFullName:work@top.instanceC
    |vpiDefName:work@moduleA
    |vpiDefFile:dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.instanceC.port0), line:2:23, endln:2:28, parent:work@top.instanceC
      |vpiName:port0
      |vpiFullName:work@top.instanceC.port0
    |vpiNet:
    \_logic_net: (work@top.instanceC.port1), line:2:30, endln:2:35, parent:work@top.instanceC
      |vpiName:port1
      |vpiFullName:work@top.instanceC.port1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:11:10
    |vpiPort:
    \_port: (port0), line:2:23, endln:2:28, parent:work@top.instanceC
      |vpiName:port0
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topA), line:9:23, endln:9:30, parent:topA
        |vpiParent:
        \_ref_obj: (topA)
          |vpiName:topA
        |vpiName:topA
        |vpiIndex:
        \_constant: , line:9:28, endln:9:29, parent:topA
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceC.port0), line:2:23, endln:2:28
        |vpiName:port0
        |vpiFullName:work@top.instanceC.port0
        |vpiActual:
        \_logic_net: (work@top.instanceC.port0), line:2:23, endln:2:28, parent:work@top.instanceC
    |vpiPort:
    \_port: (port1), line:2:30, endln:2:35, parent:work@top.instanceC
      |vpiName:port1
      |vpiDirection:3
      |vpiHighConn:
      \_operation: , line:9:32, endln:9:48
        |vpiOpType:27
        |vpiOperand:
        \_bit_select: (topB), line:9:32, endln:9:39, parent:topB
          |vpiParent:
          \_ref_obj: (topB)
            |vpiName:topB
          |vpiName:topB
          |vpiIndex:
          \_constant: , line:9:37, endln:9:38, parent:topB
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_bit_select: (topB), line:9:41, endln:9:48, parent:topB
          |vpiParent:
          \_ref_obj: (topB)
            |vpiName:topB
          |vpiName:topB
          |vpiIndex:
          \_constant: , line:9:46, endln:9:47, parent:topB
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceC.port1), line:2:30, endln:2:35
        |vpiName:port1
        |vpiFullName:work@top.instanceC.port1
        |vpiActual:
        \_logic_net: (work@top.instanceC.port1), line:2:30, endln:2:35, parent:work@top.instanceC
  |vpiModule:
  \_module: work@moduleA (work@top.instanceD) dut.sv:10:5: , endln:10:50, parent:work@top
    |vpiName:instanceD
    |vpiFullName:work@top.instanceD
    |vpiDefName:work@moduleA
    |vpiDefFile:dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.instanceD.port0), line:2:23, endln:2:28, parent:work@top.instanceD
      |vpiName:port0
      |vpiFullName:work@top.instanceD.port0
    |vpiNet:
    \_logic_net: (work@top.instanceD.port1), line:2:30, endln:2:35, parent:work@top.instanceD
      |vpiName:port1
      |vpiFullName:work@top.instanceD.port1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:11:10
    |vpiPort:
    \_port: (port0), line:2:23, endln:2:28, parent:work@top.instanceD
      |vpiName:port0
      |vpiDirection:3
      |vpiHighConn:
      \_operation: , line:10:23, endln:10:39
        |vpiOpType:27
        |vpiOperand:
        \_bit_select: (topA), line:10:23, endln:10:30, parent:topA
          |vpiParent:
          \_ref_obj: (topA)
            |vpiName:topA
          |vpiName:topA
          |vpiIndex:
          \_constant: , line:10:28, endln:10:29, parent:topA
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_bit_select: (topA), line:10:32, endln:10:39, parent:topA
          |vpiParent:
          \_ref_obj: (topA)
            |vpiName:topA
          |vpiName:topA
          |vpiIndex:
          \_constant: , line:10:37, endln:10:38, parent:topA
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceD.port0), line:10:23, endln:10:39
        |vpiName:port0
        |vpiFullName:work@top.instanceD.port0
        |vpiActual:
        \_logic_net: (work@top.instanceD.port0), line:2:23, endln:2:28, parent:work@top.instanceD
    |vpiPort:
    \_port: (port1), line:2:30, endln:2:35, parent:work@top.instanceD
      |vpiName:port1
      |vpiDirection:3
      |vpiHighConn:
      \_bit_select: (topB), line:10:41, endln:10:48, parent:topB
        |vpiParent:
        \_ref_obj: (topB)
          |vpiName:topB
        |vpiName:topB
        |vpiIndex:
        \_constant: , line:10:46, endln:10:47, parent:topB
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.instanceD.port1), line:10:41, endln:10:48
        |vpiName:port1
        |vpiFullName:work@top.instanceD.port1
        |vpiActual:
        \_logic_net: (work@top.instanceD.port1), line:2:30, endln:2:35, parent:work@top.instanceD
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 11


[roundtrip]: ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv | ${SURELOG_DIR}/build/regression/ModPortHighConn/roundtrip/dut_000.sv | 4 | 11 | 

