Analysis & Synthesis report for mmRISC
Fri Aug 30 21:56:06 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state
 12. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state
 14. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq
 15. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq
 16. State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated
 24. Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated
 25. Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated
 26. Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated
 27. Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated
 28. Source assignments for CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_3fv:auto_generated
 29. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC
 31. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP
 32. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR
 33. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD
 34. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM
 35. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX
 36. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT
 37. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT
 38. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB
 39. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 40. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 41. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 42. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB
 43. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 44. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 45. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 46. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB
 47. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 48. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 49. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 50. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB
 51. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 52. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 53. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 54. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB
 55. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 56. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 57. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 58. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB
 59. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 60. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 61. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 62. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB
 63. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 64. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 65. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 66. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB
 67. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 68. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 69. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 70. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB
 71. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 72. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 73. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 74. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB
 75. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB
 76. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB
 77. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB
 78. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT
 79. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM
 80. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD
 81. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP
 83. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE
 84. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller
 85. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 86. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE
 87. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller
 88. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 89. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo
 90. Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo
 91. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0
 92. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0
 93. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0
 94. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0
 95. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0
 96. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0
 97. Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0
 98. altpll Parameter Settings by Entity Instance
 99. altsyncram Parameter Settings by Entity Instance
100. lpm_mult Parameter Settings by Entity Instance
101. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo"
102. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo"
103. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART"
104. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP"
105. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM"
106. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX"
107. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT"
108. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT"
109. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27"
110. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_NORMAL"
111. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL"
112. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL"
113. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70"
114. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66"
115. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER"
116. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER"
117. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER"
118. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER"
119. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER"
120. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE"
121. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP"
122. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD"
123. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC"
124. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG"
125. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL"
126. Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP"
127. Post-Synthesis Netlist Statistics for Top Partition
128. Elapsed Time Per Partition
129. Analysis & Synthesis Messages
130. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 30 21:56:05 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; mmRISC                                         ;
; Top-level Entity Name              ; CHIP_TOP_WRAP                                  ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 44,219                                         ;
;     Total combinational functions  ; 41,942                                         ;
;     Dedicated logic registers      ; 9,865                                          ;
; Total registers                    ; 9865                                           ;
; Total pins                         ; 167                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,442,816                                      ;
; Embedded Multiplier 9-bit elements ; 40                                             ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CHIP_TOP_WRAP      ; mmRISC             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                             ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                            ; Library ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ../verilog/chip/chip_top_wrap.v                              ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v                              ;         ;
; ../verilog/chip/chip_top.v                                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v                                   ;         ;
; ../verilog/cjtag/cjtag_2_jtag.v                              ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_2_jtag.v                              ;         ;
; ../verilog/cjtag/cjtag_adapter.v                             ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_adapter.v                             ;         ;
; ../verilog/mmRISC/mmRISC.v                                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/mmRISC.v                                   ;         ;
; ../verilog/mmRISC/bus_m_ahb.v                                ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/bus_m_ahb.v                                ;         ;
; ../verilog/mmRISC/csr_mtime.v                                ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/csr_mtime.v                                ;         ;
; ../verilog/cpu/cpu_top.v                                     ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v                                     ;         ;
; ../verilog/cpu/cpu_fetch.v                                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fetch.v                                   ;         ;
; ../verilog/cpu/cpu_pipeline.v                                ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v                                ;         ;
; ../verilog/cpu/cpu_datapath.v                                ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_datapath.v                                ;         ;
; ../verilog/cpu/cpu_fpu32.v                                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v                                   ;         ;
; ../verilog/cpu/cpu_debug.v                                   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_debug.v                                   ;         ;
; ../verilog/cpu/cpu_csr.v                                     ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr.v                                     ;         ;
; ../verilog/cpu/cpu_csr_dbg.v                                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_dbg.v                                 ;         ;
; ../verilog/cpu/cpu_csr_int.v                                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_int.v                                 ;         ;
; ../verilog/ahb_matrix/ahb_top.v                              ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_top.v                              ;         ;
; ../verilog/ahb_matrix/ahb_slave_port.v                       ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v                       ;         ;
; ../verilog/ahb_matrix/ahb_master_port.v                      ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v                      ;         ;
; ../verilog/ahb_matrix/ahb_interconnect.v                     ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v                     ;         ;
; ../verilog/ahb_matrix/ahb_arb.v                              ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_arb.v                              ;         ;
; ../verilog/debug/debug_top.v                                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_top.v                                 ;         ;
; ../verilog/debug/debug_dtm_jtag.v                            ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_dtm_jtag.v                            ;         ;
; ../verilog/debug/debug_dm.v                                  ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_dm.v                                  ;         ;
; ../verilog/debug/debug_cdc.v                                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_cdc.v                                 ;         ;
; ../verilog/int_gen/int_gen.v                                 ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/int_gen/int_gen.v                                 ;         ;
; ../verilog/uart/uart.v                                       ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/uart.v                                       ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v            ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v            ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v          ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v          ;         ;
; ../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v            ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v            ;         ;
; ../verilog/i2c/i2c.v                                         ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c.v                                         ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v   ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v   ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v  ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v  ;         ;
; ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v        ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v        ;         ;
; ../verilog/spi/spi.v                                         ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/spi.v                                         ;         ;
; ../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v ;         ;
; ../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v          ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v          ;         ;
; ../verilog/ram/ram.v                                         ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ram/ram.v                                         ;         ;
; ../verilog/ram/ram_fpga.v                                    ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ram/ram_fpga.v                                    ;         ;
; ../verilog/ahb_sdram/logic/ahb_lite_sdram.v                  ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v                  ;         ;
; ../verilog/port/port.v                                       ; yes             ; User Verilog HDL File                  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/port/port.v                                       ;         ;
; PLL.v                                                        ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/PLL.v                                                ;         ;
; RAM128KB_DP.v                                                ; yes             ; User Wizard-Generated File             ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/RAM128KB_DP.v                                        ;         ;
; defines_core.v                                               ; yes             ; Auto-Found Verilog HDL File            ; /Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/common/defines_core.v                                       ;         ;
; timescale.v                                                  ; yes             ; Auto-Found Verilog HDL File            ; /Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/timescale.v                       ;         ;
; defines_chip.v                                               ; yes             ; Auto-Found Verilog HDL File            ; /Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/common/defines_chip.v                                       ;         ;
; i2c_master_defines.v                                         ; yes             ; Auto-Found Verilog HDL File            ; /Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v              ;         ;
; altpll.tdf                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal231.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                ;         ;
; stratix_pll.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/pll_altpll1.v                                             ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/pll_altpll1.v                                     ;         ;
; altsyncram.tdf                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_j7q2.tdf                                       ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_j7q2.tdf                               ;         ;
; ram128kb_dp.mif                                              ; yes             ; Auto-Found Memory Initialization File  ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/ram128kb_dp.mif                                      ;         ;
; db/decode_c7a.tdf                                            ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/decode_c7a.tdf                                    ;         ;
; db/mux_93b.tdf                                               ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mux_93b.tdf                                       ;         ;
; db/altsyncram_0ed1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_0ed1.tdf                               ;         ;
; db/decode_97a.tdf                                            ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/decode_97a.tdf                                    ;         ;
; db/mux_p1b.tdf                                               ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mux_p1b.tdf                                       ;         ;
; db/altsyncram_3fv.tdf                                        ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_3fv.tdf                                ;         ;
; lpm_mult.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                  ;         ;
; lpm_add_sub.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;         ;
; multcore.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                  ;         ;
; bypassff.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                  ;         ;
; altshift.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                  ;         ;
; db/mult_ugs.tdf                                              ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mult_ugs.tdf                                      ;         ;
; db/mult_nps.tdf                                              ; yes             ; Auto-Generated Megafunction            ; //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mult_nps.tdf                                      ;         ;
+--------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 44,219                  ;
;                                             ;                         ;
; Total combinational functions               ; 41942                   ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 30635                   ;
;     -- 3 input functions                    ; 8466                    ;
;     -- <=2 input functions                  ; 2841                    ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 38696                   ;
;     -- arithmetic mode                      ; 3246                    ;
;                                             ;                         ;
; Total registers                             ; 9865                    ;
;     -- Dedicated logic registers            ; 9865                    ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 167                     ;
; Total memory bits                           ; 1442816                 ;
;                                             ;                         ;
; Embedded Multiplier 9-bit elements          ; 40                      ;
;                                             ;                         ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; CHIP_TOP:U_CHIP_TOP|clk ;
; Maximum fan-out                             ; 9744                    ;
; Total fan-out                               ; 200519                  ;
; Average fan-out                             ; 3.82                    ;
+---------------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                     ; Entity Name            ; Library Name ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |CHIP_TOP_WRAP                                                                ; 41942 (3)           ; 9865 (0)                  ; 1442816     ; 0          ; 40           ; 0       ; 20        ; 167  ; 0            ; 0          ; |CHIP_TOP_WRAP                                                                                                                                                                                                                          ; CHIP_TOP_WRAP          ; work         ;
;    |CHIP_TOP:U_CHIP_TOP|                                                      ; 41936 (91)          ; 9865 (60)                 ; 1442816     ; 0          ; 40           ; 0       ; 20        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP                                                                                                                                                                                                      ; CHIP_TOP               ; work         ;
;       |AHB_MATRIX:U_AHB_MATRIX|                                               ; 1599 (0)            ; 167 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX                                                                                                                                                                              ; AHB_MATRIX             ; work         ;
;          |AHB_INTERCONNECT:U_AHB_INTERCONNECT|                                ; 218 (189)           ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT                                                                                                                                          ; AHB_INTERCONNECT       ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;             |AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB                                                                                                       ; AHB_ARB                ; work         ;
;          |AHB_MASTER_PORT:U_AHB_MASTER_PORT|                                  ; 487 (487)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT                                                                                                                                            ; AHB_MASTER_PORT        ; work         ;
;          |AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|                                    ; 894 (894)           ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT                                                                                                                                              ; AHB_SLAVE_PORT         ; work         ;
;       |CJTAG_2_JTAG:U_CJTAG_2_JTAG|                                           ; 28 (28)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG                                                                                                                                                                          ; CJTAG_2_JTAG           ; work         ;
;       |CSR_MTIME:U_CSR_MTIME|                                                 ; 240 (240)           ; 291 (291)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME                                                                                                                                                                                ; CSR_MTIME              ; work         ;
;       |I2C:U_I2C0|                                                            ; 299 (12)            ; 158 (5)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0                                                                                                                                                                                           ; I2C                    ; work         ;
;          |i2c_master_top:U_I2C_CORE|                                          ; 287 (93)            ; 153 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE                                                                                                                                                                 ; i2c_master_top         ; work         ;
;             |i2c_master_byte_ctrl:byte_controller|                            ; 194 (57)            ; 99 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller                                                                                                                            ; i2c_master_byte_ctrl   ; work         ;
;                |i2c_master_bit_ctrl:bit_controller|                           ; 137 (137)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                         ; i2c_master_bit_ctrl    ; work         ;
;       |I2C:U_I2C1|                                                            ; 300 (13)            ; 158 (5)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1                                                                                                                                                                                           ; I2C                    ; work         ;
;          |i2c_master_top:U_I2C_CORE|                                          ; 287 (93)            ; 153 (54)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE                                                                                                                                                                 ; i2c_master_top         ; work         ;
;             |i2c_master_byte_ctrl:byte_controller|                            ; 194 (57)            ; 99 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller                                                                                                                            ; i2c_master_byte_ctrl   ; work         ;
;                |i2c_master_bit_ctrl:bit_controller|                           ; 137 (137)           ; 73 (73)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                         ; i2c_master_bit_ctrl    ; work         ;
;       |INT_GEN:U_INT_GEN|                                                     ; 29 (29)             ; 75 (75)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|INT_GEN:U_INT_GEN                                                                                                                                                                                    ; INT_GEN                ; work         ;
;       |PLL:U_PLL|                                                             ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PLL:U_PLL                                                                                                                                                                                            ; PLL                    ; work         ;
;          |altpll:altpll_component|                                            ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component                                                                                                                                                                    ; altpll                 ; work         ;
;             |PLL_altpll1:auto_generated|                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll1:auto_generated                                                                                                                                         ; PLL_altpll1            ; work         ;
;       |PORT:U_PORT|                                                           ; 114 (114)           ; 197 (197)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PORT:U_PORT                                                                                                                                                                                          ; PORT                   ; work         ;
;       |RAM:U_RAMD|                                                            ; 49 (41)             ; 77 (73)                   ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD                                                                                                                                                                                           ; RAM                    ; work         ;
;          |altsyncram:s_mem_0_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;             |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;                |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;          |altsyncram:s_mem_1_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;             |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;                |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;          |altsyncram:s_mem_2_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;             |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;                |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;          |altsyncram:s_mem_3_rtl_0|                                           ; 2 (0)               ; 1 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0                                                                                                                                                                  ; altsyncram             ; work         ;
;             |altsyncram_0ed1:auto_generated|                                  ; 2 (0)               ; 1 (1)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated                                                                                                                                   ; altsyncram_0ed1        ; work         ;
;                |decode_97a:decode2|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|decode_97a:decode2                                                                                                                ; decode_97a             ; work         ;
;       |RAM_FPGA:U_RAMI|                                                       ; 110 (33)            ; 65 (61)                   ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI                                                                                                                                                                                      ; RAM_FPGA               ; work         ;
;          |RAM128KB_DP:U_RAM128KB_DP|                                          ; 77 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP                                                                                                                                                            ; RAM128KB_DP            ; work         ;
;             |altsyncram:altsyncram_component|                                 ; 77 (0)              ; 4 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component                                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_j7q2:auto_generated|                               ; 77 (1)              ; 4 (4)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated                                                                                             ; altsyncram_j7q2        ; work         ;
;                   |decode_c7a:decode2|                                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2                                                                          ; decode_c7a             ; work         ;
;                   |decode_c7a:rden_decode_a|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_a                                                                    ; decode_c7a             ; work         ;
;                   |decode_c7a:rden_decode_b|                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:rden_decode_b                                                                    ; decode_c7a             ; work         ;
;                   |mux_93b:mux5|                                              ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux5                                                                                ; mux_93b                ; work         ;
;       |SPI:U_SPI|                                                             ; 166 (23)            ; 144 (13)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI                                                                                                                                                                                            ; SPI                    ; work         ;
;          |simple_spi_top:U_SPI_CORE|                                          ; 143 (80)            ; 131 (57)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE                                                                                                                                                                  ; simple_spi_top         ; work         ;
;             |fifo4:rfifo|                                                     ; 32 (32)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo                                                                                                                                                      ; fifo4                  ; work         ;
;             |fifo4:wfifo|                                                     ; 31 (31)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo                                                                                                                                                      ; fifo4                  ; work         ;
;       |UART:U_UART|                                                           ; 149 (16)            ; 173 (24)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART                                                                                                                                                                                          ; UART                   ; work         ;
;          |sasc_brg:BRG|                                                       ; 34 (34)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_brg:BRG                                                                                                                                                                             ; sasc_brg               ; work         ;
;          |sasc_top:TOP|                                                       ; 99 (45)             ; 124 (50)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP                                                                                                                                                                             ; sasc_top               ; work         ;
;             |sasc_fifo4:rx_fifo|                                              ; 26 (26)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo                                                                                                                                                          ; sasc_fifo4             ; work         ;
;             |sasc_fifo4:tx_fifo|                                              ; 28 (28)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo                                                                                                                                                          ; sasc_fifo4             ; work         ;
;       |ahb_lite_sdram:U_AHB_SDRAM|                                            ; 288 (288)           ; 132 (132)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM                                                                                                                                                                           ; ahb_lite_sdram         ; work         ;
;       |mmRISC:U_MMRISC|                                                       ; 38473 (0)           ; 8150 (0)                  ; 1024        ; 0          ; 40           ; 0       ; 20        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC                                                                                                                                                                                      ; mmRISC                 ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|                     ; 182 (182)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD                                                                                                                                       ; BUS_M_AHB              ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|                     ; 180 (180)           ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI                                                                                                                                       ; BUS_M_AHB              ; work         ;
;          |BUS_M_AHB:U_BUS_M_AHB_DBGD|                                         ; 86 (86)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD                                                                                                                                                           ; BUS_M_AHB              ; work         ;
;          |CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|                                     ; 37024 (60)          ; 7295 (4)                  ; 1024        ; 0          ; 40           ; 0       ; 20        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP                                                                                                                                                       ; CPU_TOP                ; work         ;
;             |CPU_CSR:U_CPU_CSR|                                               ; 2152 (2152)         ; 779 (779)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR                                                                                                                                     ; CPU_CSR                ; work         ;
;             |CPU_CSR_DBG:U_CPU_CSR_DBG|                                       ; 864 (864)           ; 539 (539)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG                                                                                                                             ; CPU_CSR_DBG            ; work         ;
;             |CPU_CSR_INT:U_CPU_CSR_INT|                                       ; 2346 (2346)         ; 535 (535)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT                                                                                                                             ; CPU_CSR_INT            ; work         ;
;             |CPU_DATAPATH:U_CPU_DATAPATH|                                     ; 9331 (9239)         ; 1354 (1354)               ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH                                                                                                                           ; CPU_DATAPATH           ; work         ;
;                |lpm_mult:Mult0|                                               ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                                                                                                            ; lpm_mult               ; work         ;
;                   |mult_ugs:auto_generated|                                   ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0|mult_ugs:auto_generated                                                                                    ; mult_ugs               ; work         ;
;             |CPU_DEBUG:U_CPU_DEBUG|                                           ; 2900 (2900)         ; 158 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG                                                                                                                                 ; CPU_DEBUG              ; work         ;
;             |CPU_FETCH:U_CPU_FETCH|                                           ; 1149 (1149)         ; 672 (672)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH                                                                                                                                 ; CPU_FETCH              ; work         ;
;             |CPU_FPU32:U_CPU_FPU32|                                           ; 16776 (10260)       ; 3065 (3065)               ; 1024        ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32                                                                                                                                 ; CPU_FPU32              ; work         ;
;                |CHECK_FTYPE:U_CHECK_FTYPE|                                    ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CHECK_FTYPE:U_CHECK_FTYPE                                                                                                       ; CHECK_FTYPE            ; work         ;
;                |FADD_CORE:U_FADD_CORE_ADD|                                    ; 2290 (1243)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD                                                                                                       ; FADD_CORE              ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE| ; 144 (144)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE                                             ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;                   |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|        ; 504 (504)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO                                                    ; SHIFT_RIGHT_FRAC66     ; work         ;
;                   |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|         ; 399 (399)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE                                                     ; SHIFT_RIGHT_FRAC66     ; work         ;
;                |FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|                    ; 28 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER                                                                                       ; FADD_SPECIAL_NUMBER    ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE_2|                               ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2                                                           ; CHECK_FTYPE            ; work         ;
;                |FCVT_F2I:U_FCVT_F2I|                                          ; 699 (602)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I                                                                                                             ; FCVT_F2I               ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE|                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|CHECK_FTYPE:U_CHECK_FTYPE                                                                                   ; CHECK_FTYPE            ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27|           ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27                                                             ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                   |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                           ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT                                                                             ; ROUND_JUDGMENT         ; work         ;
;                |FCVT_I2F:U_FCVT_I2F|                                          ; 385 (376)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F                                                                                                             ; FCVT_I2F               ; work         ;
;                   |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT                                                                             ; ROUND_JUDGMENT         ; work         ;
;                |FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|                    ; 46 (16)             ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER                                                                                       ; FDIV_SPECIAL_NUMBER    ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE_1|                               ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1                                                           ; CHECK_FTYPE            ; work         ;
;                   |CHECK_FTYPE:U_CHECK_FTYPE_2|                               ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2                                                           ; CHECK_FTYPE            ; work         ;
;                   |altsyncram:WideOr9_rtl_0|                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0                                                              ; altsyncram             ; work         ;
;                      |altsyncram_3fv:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_3fv:auto_generated                                ; altsyncram_3fv         ; work         ;
;                |FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|                  ; 942 (239)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79                                                                                     ; FLOAT32_FROM_INNER79   ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL                              ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL| ; 35 (35)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL                           ; FIND_1ST_ONE_IN_FRAC27 ; work         ;
;                   |FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL|          ; 32 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL                                    ; FRAC27_ROUND_FRAC66    ; work         ;
;                      |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_NORMAL|ROUND_JUDGMENT:U_ROUND_JUDGMENT    ; ROUND_JUDGMENT         ; work         ;
;                   |FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL|       ; 142 (98)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL                                 ; FRAC27_ROUND_FRAC66    ; work         ;
;                      |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL|ROUND_JUDGMENT:U_ROUND_JUDGMENT ; ROUND_JUDGMENT         ; work         ;
;                   |SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL|         ; 133 (133)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL                                   ; SHIFT_RIGHT_FRAC27     ; work         ;
;                   |SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|                   ; 360 (360)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66                                             ; SHIFT_RIGHT_FRAC66     ; work         ;
;                |FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|                  ; 129 (1)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER                                                                                     ; FMADD_SPECIAL_NUMBER   ; work         ;
;                   |FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|                 ; 101 (68)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER                                           ; FADD_SPECIAL_NUMBER    ; work         ;
;                      |CHECK_FTYPE:U_CHECK_FTYPE_1|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1               ; CHECK_FTYPE            ; work         ;
;                      |CHECK_FTYPE:U_CHECK_FTYPE_2|                            ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_2               ; CHECK_FTYPE            ; work         ;
;                   |FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER                                           ; FMUL_SPECIAL_NUMBER    ; work         ;
;                |FMUL_CORE:U_FMUL_CORE|                                        ; 1347 (245)          ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE                                                                                                           ; FMUL_CORE              ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70|           ; 118 (118)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70                                                           ; FIND_1ST_ONE_IN_FRAC70 ; work         ;
;                   |FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|               ; 99 (70)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132                                                               ; FRAC70_ROUND_FRAC132   ; work         ;
;                      |ROUND_JUDGMENT:U_ROUND_JUDGMENT|                        ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|ROUND_JUDGMENT:U_ROUND_JUDGMENT                               ; ROUND_JUDGMENT         ; work         ;
;                   |SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|                   ; 434 (434)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70                                                                   ; SHIFT_RIGHT_FRAC70     ; work         ;
;                   |lpm_mult:Mult0|                                            ; 451 (0)             ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0                                                                                            ; lpm_mult               ; work         ;
;                      |mult_nps:auto_generated|                                ; 451 (451)           ; 0 (0)                     ; 0           ; 0          ; 32           ; 0       ; 16        ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0|mult_nps:auto_generated                                                                    ; mult_nps               ; work         ;
;                |FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER                                                                                     ; FSQRT_SPECIAL_NUMBER   ; work         ;
;                |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|                ; 240 (196)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;                |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|                ; 224 (181)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;                |INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|                ; 159 (119)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3                                                                                   ; INNER79_FROM_FLOAT32   ; work         ;
;                   |FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|           ; 40 (40)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66                                   ; FIND_1ST_ONE_IN_FRAC66 ; work         ;
;             |CPU_PIPELINE:U_CPU_PIPELINE|                                     ; 1446 (1446)         ; 189 (189)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE                                                                                                                           ; CPU_PIPELINE           ; work         ;
;          |DEBUG_TOP:U_DEBUG_TOP|                                              ; 1001 (1)            ; 714 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP                                                                                                                                                                ; DEBUG_TOP              ; work         ;
;             |DEBUG_DM:U_DEBUG_DM|                                             ; 561 (561)           ; 309 (309)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM                                                                                                                                            ; DEBUG_DM               ; work         ;
;             |DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|                                 ; 439 (390)           ; 405 (233)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG                                                                                                                                ; DEBUG_DTM_JTAG         ; work         ;
;                |DEBUG_CDC:U_DEBUG_CDC_DMI_RD|                                 ; 4 (4)               ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD                                                                                                   ; DEBUG_CDC              ; work         ;
;                |DEBUG_CDC:U_DEBUG_CDC_DMI_WR|                                 ; 45 (45)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR                                                                                                   ; DEBUG_CDC              ; work         ;
;    |CJTAG_ADAPTER:U_CJTAG_ADAPTER|                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CHIP_TOP_WRAP|CJTAG_ADAPTER:U_CJTAG_ADAPTER                                                                                                                                                                                            ; CJTAG_ADAPTER          ; work         ;
+-------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------+
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                          ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                          ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                          ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 12288        ; 8            ; 12288        ; 8            ; 98304   ; None                          ;
; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|ALTSYNCRAM                                                              ; AUTO ; True Dual Port   ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; RAM128KB_DP.mif               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_3fv:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 4            ; --           ; --           ; 1024    ; mmRISC.CHIP_TOP_WRAP0.rtl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 17          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 23.1    ; N/A          ; N/A          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PLL:U_PLL                                 ; PLL.v           ;
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP ; RAM128KB_DP.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START        ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                       ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                       ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                       ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                       ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                       ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                       ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START        ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                       ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                       ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                       ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                       ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                       ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                       ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state ;
+---------------+---------------+---------------+---------------+------------------------+
; Name          ; dpll_state.11 ; dpll_state.10 ; dpll_state.00 ; dpll_state.01          ;
+---------------+---------------+---------------+---------------+------------------------+
; dpll_state.01 ; 0             ; 0             ; 0             ; 0                      ;
; dpll_state.00 ; 0             ; 0             ; 1             ; 1                      ;
; dpll_state.10 ; 0             ; 1             ; 0             ; 1                      ;
; dpll_state.11 ; 1             ; 0             ; 0             ; 1                      ;
+---------------+---------------+---------------+---------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq      ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sqr_seq.0111 ; sqr_seq.0110 ; sqr_seq.0101 ; sqr_seq.0100 ; sqr_seq.0011 ; sqr_seq.0010 ; sqr_seq.0001 ; sqr_seq.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sqr_seq.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sqr_seq.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sqr_seq.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sqr_seq.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sqr_seq.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0101 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0110 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sqr_seq.0111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq ;
+--------------+--------------+--------------+--------------+--------------+--------------+---------------------------------------+
; Name         ; div_seq.0101 ; div_seq.0100 ; div_seq.0011 ; div_seq.0010 ; div_seq.0001 ; div_seq.0000                          ;
+--------------+--------------+--------------+--------------+--------------+--------------+---------------------------------------+
; div_seq.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                                     ;
; div_seq.0001 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1                                     ;
; div_seq.0010 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1                                     ;
; div_seq.0011 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1                                     ;
; div_seq.0100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1                                     ;
; div_seq.0101 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1                                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+---------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_state ;
+--------------+--------------+--------------+---------------------------------------------------------------------------------------+
; Name         ; dmi_state.10 ; dmi_state.00 ; dmi_state.11                                                                          ;
+--------------+--------------+--------------+---------------------------------------------------------------------------------------+
; dmi_state.00 ; 0            ; 0            ; 0                                                                                     ;
; dmi_state.10 ; 1            ; 1            ; 0                                                                                     ;
; dmi_state.11 ; 0            ; 1            ; 1                                                                                     ;
+--------------+--------------+--------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHIP_TOP:U_CHIP_TOP|INT_GEN:U_INT_GEN|irq_ext[1..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|wait_cycle[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|rden_a_store                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|wren_b_store                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|wait_cycle[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME|msoftirq[1..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_fflags_data[0..3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|dbgabs_done_reg[3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[0][1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[1][2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|TRG_CND_BUS_CHAIN[2][3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[6..11]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][30]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][29]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][28]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][27]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][26]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][25]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][24]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][23]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][22]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][21]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][20]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][19]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][18]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][17]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][16]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][15]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][14]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][13]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][12]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][11]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][10]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][9]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][8]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][5]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][4]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][3]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][2]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo0[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][0]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|s_dphase_hsize[2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_hsize[2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|spcr[4]                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD|fifo1[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|wb_stb_o                                                                                                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|wb_cyc_o                                                                                                      ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|wb_stb_o                                                                                                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|wb_cyc_o                                                                                                      ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[0][1]                                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[0]                                                    ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][1]                                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[1]                                                    ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][1]                                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsel_1[2]                                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[2]                                                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[2]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[0,2..5,13,14,18,21,28,30]                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_hwrite_dphase                                                                                        ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[17]                                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[1,6..12,15,16,19,20,22..27]                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[29]                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[0]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[3]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[1,3]                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[1]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[76,77]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[76..78]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[62,66..74]                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[75]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[62,66..75]                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[75]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[2]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[2]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[1]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[1]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_amode[0]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mmode[0]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[0..3]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_aflag_in[0..4]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[0..21]                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[0]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special[0]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special[1]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[23..28]                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[29]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[4]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[76,77]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[66..74]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[75]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[2,4,7,10,12,14..16,19,27,29,30,33,37,42,43,45,46,51..54,57..59,63..65,76,77] ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[78]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[62,66..74]                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[75]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[0,1,3,5,6,8,9,11,13,17,18,20..26,28,31,32,34..36,38..41,44,47..50,55,56]     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[60]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[2]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[2]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[1]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[1]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_amode[0]                                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mmode[0]                                        ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[0..3]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_aflag_in[0..4]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[0..21]                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_flag[0,1,3]                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                     ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special[0]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special[1]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[23..28]                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_s_special_data[29]                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ma_stage                                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_active_ma                                      ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[7,8,10,11,14..19,23,25..27,29,30]                                                 ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[5,6,22,24]                                                                        ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[28]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[4,9,12,13,20]                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[21]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[4,5,7,8,10,11,14..17,19,23,24,26,27]                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[9,12,13,18,20,21,25,28]                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[29]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[6]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[22]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[15..30]                                                                                  ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[31]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[11]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[0..2,4..6,8,9]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[10]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[0,8,10,14,16]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[18,21]                                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[4,9,15,19,23,24,28]                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[1,5,12,13,20,25]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[27]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[2]                                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[22]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[6,9,13,15,25]                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[16,18,20]                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[21]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[22]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[28]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[1,7,19,23,24,26]                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[27]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[3,5,12]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[17]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[4,11]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[14]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[9]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[8]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[8]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[6]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[7]                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[6,7,9..11]                                                                     ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[7]                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[12]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[13]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[7,9,10]                                                                        ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[11]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[6]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[8]                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[0]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_status_tck[1]                                  ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|wb_cyc_o                                                                                                                                                    ; Merged with CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|wb_stb_o                                                                                                       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[29]                                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in2[62]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[62]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[1]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[2]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[1]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[1]                                                                                    ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[3]                                       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[22]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[29]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[27]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[17]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[26]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[6]                                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[22]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[8]                                                                                 ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[28]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[17]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[14]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[27]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[12]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[13]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[7]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[8,11]                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[1]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[2]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[21]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[28]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[30]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[22]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[1]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[2]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[29]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[30]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[27]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[12]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_dst1[13]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[30]                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                             ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[10]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[0]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[2]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[0]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[3]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[28]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[29]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[3]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[2]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[3]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[2]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[0]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[0]                                                                                    ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[3]                                       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[2]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]                                         ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[13]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[12]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[6..9,11]                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[13]                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[12]                               ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[6..9,11]                                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                               ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[1][0]                                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][1]                                                ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                  ; Merged with CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                  ; Merged with CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[31]                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[13]                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_stsrc[12]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mflag_in[4]                                                                                  ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mflag_in[4]                                                                                  ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[4]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[4]                                       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[3]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[3]                                       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_flag[2]                                                                           ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[2]                                       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HWDATA[31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[78]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[78]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[10,31]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[29]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src1[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|busi_m_addr_next[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|pipe_ex_pc[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[1][0]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_out2[3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[78]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in2[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_da_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_db_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[0..38]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_inner[0..38]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][0]                                                       ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1]          ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[0][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[1][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[2][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[3][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[4][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[5][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[6][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_cbuf[7][1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]                                                                          ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2,3]                                                                         ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]                                                                           ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]                                                                           ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][0]                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][1]                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[12]                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|hold_reg[9]                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                                                                                            ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_token[1..3,5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~4                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~0                            ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~0                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]~0                            ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_flag[2]~0                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~8                            ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~8                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~0                           ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_dphase                                                                                               ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[0]                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_dphase                                                                                                                   ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[2]                                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hwrite_dphase                                                                                                            ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[2]                                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hwrite_dphase                                                                                        ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hwrite_1[0]                                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[1]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][1]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][1]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[1]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][1]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[1]                                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][1]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][0]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[0]                                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[2][0]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[0]                                                                                                          ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[2][0]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_haddr_dphase[0]                                                                                      ; Merged with CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr_1[0][0]                                                ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[38]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[38]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[37]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[37]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[36]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[36]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[35]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[35]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[34]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[34]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[33]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[33]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[32]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[32]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[31]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[31]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[30]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[30]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[29]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[29]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[28]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[28]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[27]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[27]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[26]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[26]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[25]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[25]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[24]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[24]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[23]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[23]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[22]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[22]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[21]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[21]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[20]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[20]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[19]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[19]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[18]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[18]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[17]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[17]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[16]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[16]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[15]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[15]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[14]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[14]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[13]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[13]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[12]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[12]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[11]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[11]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[10]                                                                             ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[10]                                 ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[9]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[9]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[8]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[8]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[7]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[7]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[6]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[6]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[5]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[5]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[4]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[4]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[3]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[3]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[2]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[2]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[1]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[1]                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[0]                                                                              ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[0]                                  ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_phase_d[1]                                                                                                ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|m_dphase                                                  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~3                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3                           ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~7                                                                         ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3                           ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~11                                                                        ; Merged with CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~3                           ;
; CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state~8                                                                                                                                 ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|dpll_state~9                                                                                                                                 ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~8                                                                                        ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~9                                                                                        ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~10                                                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq~11                                                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~7                                                                                        ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~8                                                                                        ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~9                                                                                        ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq~10                                                                                       ; Lost fanout                                                                                                                                              ;
; CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME|dphase_addr[5..7]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_haddr[28..30]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; Total Number of Removed Registers = 1059                                                                                                                                                  ;                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[0][1]     ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ma_load_dst[10],                      ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|wb_load_dst[10],                      ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[37],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[35],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[33],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[31],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[29],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[27],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[25],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[23],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[21],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[19],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[17],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[15],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[13],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[11],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[9],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[7],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[5],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[3],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in1[1],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[38],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[37],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[36],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[35],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[34],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[33],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[32],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[31],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[30],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[29],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[28],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[27],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[26],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[25],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[24],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[23],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[22],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[21],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[20],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[19],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[18],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[17],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[16],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[15],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[14],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[13],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[12],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[11],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[10],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[9],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[8],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[7],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[6],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[5],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[4],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[3],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[2],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[1],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[0],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[38],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[37],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[36],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[35],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[34],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[33],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[32],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[31],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[30],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[29],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[28],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[27],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[26],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[25],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[24],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[23],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[22],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[21],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[20],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[19],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[18],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[17],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[16],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[15],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[14],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[13],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[12],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[11],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[10],                        ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[9],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[8],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[7],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[6],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[5],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[4],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[3],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[2],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[1],                         ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in2[0]                          ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[1]                 ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][1],                                          ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][1],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[0][0], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|rb_pointer[2][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[1][1], ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|rb_pointer[2][1]  ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hmastlock_1[2]                 ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[0][2],                                          ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[1][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[2][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[3][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[4][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[5][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[6][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[7][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[8][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|lock[9][2],                                          ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_haddr[28],                                                                                   ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_haddr[29],                                                                                   ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_haddr[30]                                                                                    ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mflag_in[4]           ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|aflag_in[4],                                ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[0],                     ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fflag_in[4],                                ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3],                     ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]                      ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hsize_1[0][2]                  ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|s_dphase_hsize[2],                                                                               ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_hsize[2],                                                                                    ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[2]                                                                          ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[3] ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[0],                          ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[0],                               ;
;                                                                                                                ;                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|berr_buf0                                   ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|BUS_M_DONE[3]                                   ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[1],                                            ;
;                                                                                                                ; due to stuck port data_in ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sberror[0]                                             ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[2][0]                 ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_htrans_1[1][0]                                       ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                                      ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_dphase[2]                               ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hsize_latched[2]                                                    ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                                      ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[2]           ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_latched[2]                                ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                                      ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_DONE[3]               ; Stuck at GND              ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|buserr_req_fault_temp[1]              ;
;                                                                                                                ; due to stuck port data_in ;                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9865  ;
; Number of registers using Synchronous Clear  ; 280   ;
; Number of registers using Synchronous Load   ; 868   ;
; Number of registers using Asynchronous Clear ; 9428  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8494  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[0]                                                                                                    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[1]                                                                                                    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[2]                                                                                                    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[3]                                                                                                    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[0]                                           ; 1       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|TDO_D                                          ; 2       ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[2]                                           ; 2       ;
; CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_hreadyout_0[1]                                           ; 1       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_tap_tck[0]                                  ; 9       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|state_tap_tck[4]                               ; 11      ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[1]                               ; 2       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[1]                               ; 4       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_div_loop[2]                                 ; 5       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[2]                               ; 2       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[2]                               ; 4       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                               ; 2       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                               ; 4       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[0]                               ; 2       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[0]                               ; 4       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[4]                                                                                                    ; 1       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[7]                                                                                                    ; 1       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[6]                                                                                                    ; 1       ;
; CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|spcs[5]                                                                                                    ; 1       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mstatus[13]                                     ; 2       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_sqr_loop[2]                                 ; 4       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; 5       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[9]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[1]                                                                         ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[9]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[1]                                                                         ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[8]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[0]                                                                         ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[8]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[0]                                                                         ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[10]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[2]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[10]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[2]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[11]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[3]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[11]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[3]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[12]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[4]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[12]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[4]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[15]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[7]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[15]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[7]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[14]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[6]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[14]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[6]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[13]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[5]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[13]                                                                        ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[5]                                                                         ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en  ; 3       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA    ; 5       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL    ; 6       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA    ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2] ; 1       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2] ; 1       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2] ; 1       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0] ; 2       ;
; CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2] ; 1       ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|havereset[0]                                               ; 3       ;
; Total number of inverted registers = 84                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                      ; Megafunction                                                                                                                                     ; Type ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_rdata_1[0..7]                                                                 ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_1_rtl_0                                                                                                     ; RAM  ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_rdata_2[0..7]                                                                 ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_2_rtl_0                                                                                                     ; RAM  ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_rdata_3[0..7]                                                                 ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_3_rtl_0                                                                                                     ; RAM  ;
; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_rdata_0[0..7]                                                                 ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_0_rtl_0                                                                                                     ; RAM  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_data[22]~2 ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[2]~2  ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[3]~6  ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_d_special_flag[1]~10 ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0 ; ROM  ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[0][0]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[1][0]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[2][0]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[3][0]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[4][1]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[5][1]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[6][1]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[7][1]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[8][1]                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|phase_d[9][2]                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hsize_dphase[0]                                                                                                  ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_addr_ma[24]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|shift_en_r                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_haddr_dphase[1]                                                                                                                      ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[3]                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_div_loop[3]                                                                                              ;
; 3:1                ; 158 bits  ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_dq_inner[28]                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_out[8]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|quotient_out[7]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|ready_count[2]                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|ready_count[3]                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_WDATA_internal[9]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_seq[3]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|if_busy                                                                                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[0][4]                                                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[1][1]                                                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[2][16]                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[3][30]                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_dbuf[4][19]                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[5][6]                                                                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[6][14]                                                                                             ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_abuf[7][23]                                                                                             ;
; 3:1                ; 49 bits   ; 98 LEs        ; 49 LEs               ; 49 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|addr_buf0[26]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_rp_body[0]                                                                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_reload[11]                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dcsr_stopcount                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mie[3]                                                                                                       ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder[12]                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|dividened[7]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special[1]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[62]                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[19]                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|ir_sft_tck[1]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|hold_reg[3]                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|dat_o[0]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo|wp[0]                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbaddr[26]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|ctr[5]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|txr[6]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|ctr[7]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|txr[0]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_brg:BRG|br_cnt[5]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_brg:BRG|cnt[1]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtvec[22]                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mscratch[18]                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_tselect[1]                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[0][27]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgenable[1][14]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[0][19]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgsense[1][27]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[0][17]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[1][17]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[2][17]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[3][16]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[4][17]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[5][17]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[6][3]                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcfgpriority[7][3]                                                                                    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[0][0]                                                                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[1][11]                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[2][11]                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_mcontrol[3][11]                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_fflags[3]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcountinhibit[0]                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_token[13]                                                                                             ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[4]                                                                                           ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_in1[40]                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[1][30]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|rp[1]                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|wp[1]                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_db_expo_keep[10]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_adata_inner_in1[75]                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_brg:BRG|ps[6]                                                                                                                                                    ;
; 3:1                ; 79 bits   ; 158 LEs       ; 79 LEs               ; 79 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_dh_inner[63]                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dm_data[0][31]                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[4]                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[10]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[6]                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|cr[7]                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|wb_dat_o[3]                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|wb_dat_o[7]                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|cr[1]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|cr[6]                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|wb_dat_o[4]                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|wb_dat_o[1]                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|cr[0]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lrsvd_addr[17]                                                                                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[30]                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|DBGABS_ADDR_internal[1]                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_wp_body[2]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtime[19]                                                                                                                                                   ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[13]                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|divisor_sign                                                                                           ;
; 4:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|adata_inner_out2[30]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|tx_bit_cnt[2]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstret[12]                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME|mtimeh[4]                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[17]                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|rx_bit_cnt[1]                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|imode[2]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycleh[22]                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_minstreth[15]                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[66]                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|tcnt[0]                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|idcode_sft_tck[26]                                                                                          ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|user_sft_tck[15]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcycle[19]                                                                                                   ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[69]                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_cnt[3]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_cnt[3]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[30]                                                                                                                                               ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|UART:U_UART|div0[1]                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[10]                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|busm_wdata_ma[29]                                                                                            ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|M_HWDATA[11]                                                                                                                           ;
; 4:1                ; 39 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmi_sft_tck[30]                                                                                             ;
; 4:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_src2[6]                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[1][28]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[2][9]                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[3][29]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[4][11]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[5][26]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[6][26]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[7][30]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[8][26]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[9][18]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[10][10]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[11][25]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[12][20]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[13][10]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[14][5]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[15][21]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[16][12]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[17][27]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[18][10]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[19][8]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[20][2]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[21][28]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[22][20]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[23][3]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[24][16]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[25][6]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[26][11]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[27][15]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[28][24]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[29][29]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[30][14]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|regXR[31][19]                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_body[3]                                                                                           ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[7]                                                                                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_icount_count[4]                                                                                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_token[14]                                                                                             ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_data[5]                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[4]                                                                                       ;
; 5:1                ; 66 bits   ; 198 LEs       ; 132 LEs              ; 66 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fdata_inner_in[27]                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fifo_count_issue[2]                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_frm[2]                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[11]                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|bcnt[2]                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|treg[3]                                                                                                                                       ;
; 6:1                ; 42 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[28]                                                                                      ;
; 6:1                ; 79 bits   ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in2[28]                                                                                      ;
; 6:1                ; 26 bits   ; 104 LEs       ; 78 LEs               ; 26 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_mdata_inner_in1[41]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_dphase_haddr[1]                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|s_dphase_hsize[1]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[0][27]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[1][24]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[2][25]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[3][23]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[4][2]                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[5][11]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[6][15]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[7][4]                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[8][16]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[9][29]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[10][14]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[11][18]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[12][29]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[13][31]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[14][20]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[15][6]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[16][0]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[17][11]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[18][30]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[19][30]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[20][6]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[21][24]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[22][9]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[23][9]                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[24][16]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[25][19]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[26][13]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[27][23]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[28][16]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[29][18]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[30][14]                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|regFR[31][27]                                                                                                ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[39]                                                                                          ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|repeat_cnt[0]                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|wb_adr_o[2]                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|wb_adr_o[1]                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|wb_adr_o[2]                                                                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HWDATA[31]                                                                                                       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|DBGABS_GPR_RDATA[22]                                                                                   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|DBGABS_FPR_RDATA[14]                                                                                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|ex_fpu_srcdata_keep[30]                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|PORT:U_PORT|dphase_addr[3]                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|INT_GEN:U_INT_GEN|dphase_write                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|INT_GEN:U_INT_GEN|dphase_addr[7]                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_f_special_flag[3]                                                                                       ;
; 7:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fdata_inner_in[69]                                                                                           ;
; 7:1                ; 79 bits   ; 316 LEs       ; 158 LEs              ; 158 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in1[78]                                                                                      ;
; 7:1                ; 53 bits   ; 212 LEs       ; 106 LEs              ; 106 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[24]                                                                                      ;
; 7:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_adata_inner_in2[57]                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[51]                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[57]                                                                                          ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[23]                                                                                                                                          ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_n[1]                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|delay_u[8]                                                                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|sbdata[5]                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|mdata_inner_in3[60]                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|cmderr[2]                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mcause[4]                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|state_id_ope[0]                                                                                        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[11]                                                                                                                                          ;
; 19:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HADDR_old[5]                                                                                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|ex_fpu_srcdata_keep[14]                                                                                      ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|ex_fpu_srcdata_keep[6]                                                                                       ;
; 68:1               ; 16 bits   ; 720 LEs       ; 32 LEs               ; 688 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|DATA[14]                                                                                                                                               ;
; 258:1              ; 31 bits   ; 5332 LEs      ; 341 LEs              ; 4991 LEs               ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_a_special_data[19]                                                                                      ;
; 258:1              ; 2 bits    ; 344 LEs       ; 28 LEs               ; 316 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[30]                                                                                      ;
; 11:1               ; 42 bits   ; 294 LEs       ; 126 LEs              ; 168 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in1[19]                                                                                      ;
; 11:1               ; 37 bits   ; 259 LEs       ; 111 LEs              ; 148 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in1[66]                                                                                      ;
; 11:1               ; 52 bits   ; 364 LEs       ; 156 LEs              ; 208 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[0]                                                                                       ;
; 11:1               ; 27 bits   ; 189 LEs       ; 54 LEs               ; 135 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_mdata_inner_in2[43]                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                             ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[13]                                                                                               ;
; 13:1               ; 20 bits   ; 160 LEs       ; 140 LEs              ; 20 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[28]                                                                                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|m_hrdata_latched[1]                                                                                                ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[13]                                                                                                                   ;
; 13:1               ; 20 bits   ; 160 LEs       ; 140 LEs              ; 20 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[17]                                                                                                                   ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_DBGD|m_hrdata_latched[0]                                                                                                                    ;
; 68:1               ; 3 bits    ; 135 LEs       ; 9 LEs                ; 126 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|HSIZE_old[0]                                                                                                                                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_lrsvd                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_amo_1stld                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_macmd[2]                                                                                            ;
; 17:1               ; 31 bits   ; 341 LEs       ; 124 LEs              ; 217 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mtval[1]                                                                                                     ;
; 17:1               ; 30 bits   ; 330 LEs       ; 180 LEs              ; 150 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_mepc[2]                                                                                                      ;
; 17:1               ; 12 bits   ; 132 LEs       ; 12 LEs               ; 120 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_shamt[0]                                                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_mul_func[1]                                                                                         ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_dpc[28]                                                                                              ;
; 21:1               ; 30 bits   ; 420 LEs       ; 360 LEs              ; 60 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|fetch_addr_buf[4]                                                                                            ;
; 20:1               ; 32 bits   ; 416 LEs       ; 288 LEs              ; 128 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_c_int_out[16]                                                                                           ;
; 20:1               ; 3 bits    ; 39 LEs        ; 9 LEs                ; 30 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_load_dst[2]                                                                                         ;
; 20:1               ; 14 bits   ; 182 LEs       ; 28 LEs               ; 154 LEs                ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[28]                                                                                         ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_m_special_data[23]                                                                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ex_alu_imm[15]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|csr_sqr_loop[2]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[1]                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|prer[13]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[5]                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|prer[14]                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintcurlvl[3]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|mintprelvl[3]                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|dmird_wr_data[7]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector81                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_ADDR[7]                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[28]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[7][6]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[8][2]                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|rdata_dm_data[15]                                                                                                       ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[2][28]                                                                                                          ;
; 3:1                ; 37 bits   ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[0][8]                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|M_HADDR[2]                                                                                                         ;
; 3:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT|m_haddr[1][26]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM|dbgabs_arg1_incr[1]                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|div_count                                                                                              ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[5][30]                                                                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftLeft0               ;
; 3:1                ; 59 bits   ; 118 LEs       ; 59 LEs               ; 59 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|float32_overflow_expo[0]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL|ShiftLeft0     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[21]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_fpu_set[21]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_flw_clr[2]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_flw_set[5]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|FLOAT_OUT[29]                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|FLOAT_OUT[14]                                                                            ;
; 3:1                ; 117 bits  ; 234 LEs       ; 234 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fmul_core_in2[28]                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fadd_core_in1[53]                                                                                            ;
; 3:1                ; 174 bits  ; 348 LEs       ; 348 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fadd_core_in1[0]                                                                                             ;
; 3:1                ; 77 bits   ; 154 LEs       ; 154 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|match_expo_frac66_in[44]                                                           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftLeft0                      ;
; 3:1                ; 59 bits   ; 118 LEs       ; 59 LEs               ; 59 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[0]                                                                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|ShiftLeft0                       ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_NORMALIZE|ShiftLeft0                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|ShiftLeft0                                     ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70|ShiftLeft0                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[76]                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector0                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[13]                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|WB_FPU_LD_DATA[12]                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_WDATA[15]                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[9][0]                                                                                                            ;
; 8:1                ; 64 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Mux47                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_ADDR[7]                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][15]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][9]                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][23]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][17]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][26]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][25]                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[2][6]                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[3][6]                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 5:1                ; 33 bits   ; 99 LEs        ; 99 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[8]                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ShiftLeft0                                                                               ;
; 4:1                ; 66 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|Add3                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[64]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[49]                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[40]                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ShiftLeft0                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|BUSD_M_SIZE[0]                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[7]                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[0][10]                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[2][14]                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[3][21]                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[4][21]                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[5][3]                                                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[6][27]                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[7][1]                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[8][2]                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HWDATA[9][7]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Decoder2                                                                                                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux0                                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux1                                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux18                                                                                                        ;
; 16:1               ; 5 bits    ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG|Mux11                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[4]                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[2]                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[4]                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[1]                                                                                         ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[6][1]                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|csr_rdata_tdata1[12]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_fpu_clr[18]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|fpureg_dirty_alu_clr[11]                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[60]                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[32]                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[53]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[55]                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[52]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[57]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[6]                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[20]                                                                           ;
; 5:1                ; 33 bits   ; 99 LEs        ; 66 LEs               ; 33 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|remainder_temp                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Add2                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|stick_mask[1]                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|stick_mask[5]                                                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mux107                                                                                                 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busX[3]                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|M_HADDR[16]                                                                                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[1][8]                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_CPU_RDATA[5]                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|CSR_FPU_DBG_RDATA[6]                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[0][0]                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[0][2]                                                                                                             ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[2][29]                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HTRANS[3][1]                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|S_HADDR[5][1]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[29]                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[25]                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[28]                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|INNER79[59]                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|INNER79[59]                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[15]                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|stick_mask[10]                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUD[0].U_BUS_M_AHB_CPUD|BUS_M_RDATA[4]                                                                                                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Selector33                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|Mux1                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[33]                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[11]                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|div_seq                                                                                                      ;
; 19:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_CSR_WDATA[1]                                                                                        ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][20]                                                                                                           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][9]                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT|s_hrdata[0][2]                                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66|ShiftRight0              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[31]                                                                                    ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[19]                                                                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_CPU_RDATA[10]                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[25]                                                                                    ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[20]                                                                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG|CSR_DBG_DBG_RDATA[11]                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[8]                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[22]                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO|ShiftRight0                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[24]                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[39]                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[7]                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[30]                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq                                                                                                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM|Selector77                                                                                                                                             ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in1[31]                                                                                          ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in2[3]                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[6]                                                                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[9]                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[56]                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[5]                                                                         ;
; 35:1               ; 32 bits   ; 736 LEs       ; 736 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|idata_float_in3[9]                                                                                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[28]                                                      ;
; 256:1              ; 30 bits   ; 5100 LEs      ; 60 LEs               ; 5040 LEs               ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector44                                                                                                   ;
; 16:1               ; 15 bits   ; 150 LEs       ; 45 LEs               ; 105 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector11                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL|POS[4] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|sqr_seq                                                                                                      ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSA[25]                                                                                            ;
; 36:1               ; 32 bits   ; 768 LEs       ; 704 LEs              ; 64 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ID_BUSB[4]                                                                                             ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[19]                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[2]                                                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[6]                                                                     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[59]                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|INNER79_OUT[3]                                                                         ;
; 37:1               ; 31 bits   ; 744 LEs       ; 713 LEs              ; 31 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|ex_busY[30]                                                                                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[11]                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|uint32_data[0]                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[3]                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[63]                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|INNER79_OUT[64]                                                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[9]                                                       ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[6]                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FLOAT32[2]                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[12]                                                                                        ;
; 14:1               ; 27 bits   ; 243 LEs       ; 27 LEs               ; 216 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|jump_target_cbcc                                                                                       ;
; 14:1               ; 4 bits    ; 36 LEs        ; 28 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[13]                                                                                                ;
; 14:1               ; 20 bits   ; 180 LEs       ; 140 LEs              ; 40 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[8]                                                                                                 ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI|BUS_M_RDATA_RAW[6]                                                                                                 ;
; 15:1               ; 5 bits    ; 50 LEs        ; 5 LEs                ; 45 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src3[2]                                                                                         ;
; 11:1               ; 31 bits   ; 217 LEs       ; 124 LEs              ; 93 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|pipe_i_fr_dst_data[3]                                                                                        ;
; 15:1               ; 29 bits   ; 290 LEs       ; 29 LEs               ; 261 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|DBG_DPC_SAVE                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_CMP_FUNC[2]                                                                                         ;
; 68:1               ; 32 bits   ; 1440 LEs      ; 1408 LEs             ; 32 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|BUSM_M_WDATA[29]                                                                                       ;
; 17:1               ; 3 bits    ; 33 LEs        ; 9 LEs                ; 24 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src2[1]                                                                                         ;
; 18:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_dec_src1[2]                                                                                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_RMODE[0]                                                                                        ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[22]                                                                                    ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_DBG_RDATA[3]                                                                                     ;
; 24:1               ; 15 bits   ; 240 LEs       ; 75 LEs               ; 165 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH|Selector21                                                                                                   ;
; 18:1               ; 28 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[5]                                                                                     ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|CSR_INT_CPU_RDATA[1]                                                                                     ;
; 19:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[8]                                                                                         ;
; 19:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[9]                                                                                         ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_CMD[1]                                                                                          ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_dst2[4]                                                                                         ;
; 22:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_CMD[7]                                                                                          ;
; 22:1               ; 3 bits    ; 42 LEs        ; 15 LEs               ; 27 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|ID_FPU_SRC1[1]                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|POS[1]         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_2|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|POS[0]         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_3|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66|POS[1]         ;
; 26:1               ; 2 bits    ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL|POS[0] ;
; 26:1               ; 24 bits   ; 408 LEs       ; 384 LEs              ; 24 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[19]                                                                                           ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[2]                                                                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[13]                                                                                           ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_cpu_rdata[7]                                                                                            ;
; 26:1               ; 24 bits   ; 408 LEs       ; 384 LEs              ; 24 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[8]                                                                                            ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[2]                                                                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[13]                                                                                           ;
; 26:1               ; 3 bits    ; 51 LEs        ; 48 LEs               ; 3 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR|csr_core_dbg_rdata[11]                                                                                           ;
; 28:1               ; 3 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE|id_alu_src2[0]                                                                                         ;
; 31:1               ; 2 bits    ; 40 LEs        ; 2 LEs                ; 38 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70|POS[6]                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE|POS[6]                   ;
; 49:1               ; 8 bits    ; 256 LEs       ; 96 LEs               ; 160 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[13]                                                                                     ;
; 50:1               ; 7 bits    ; 231 LEs       ; 77 LEs               ; 154 LEs                ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[18]                                                                                     ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[7]                                                                                      ;
; 51:1               ; 4 bits    ; 136 LEs       ; 48 LEs               ; 88 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[27]                                                                                     ;
; 52:1               ; 2 bits    ; 68 LEs        ; 26 LEs               ; 42 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[29]                                                                                     ;
; 48:1               ; 2 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|EX_FPU_DSTDATA[3]                                                                                      ;
; 65:1               ; 2 bits    ; 86 LEs        ; 86 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66_NORMALIZE|POS[1]                   ;
; 66:1               ; 4 bits    ; 176 LEs       ; 168 LEs              ; 8 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT|intctrl_lvl[2]                                                                                           ;
; 68:1               ; 2 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |CHIP_TOP_WRAP|CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70|POS[0]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0|altsyncram_3fv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------------+
; Parameter Name                ; Value                 ; Type                                       ;
+-------------------------------+-----------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                                    ;
; LOCK_LOW                      ; 1                     ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                    ;
; BANDWIDTH                     ; 0                     ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                             ;
; CLK1_MULTIPLY_BY              ; 8333333               ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 500                   ; Signed Integer                             ;
; CLK1_DIVIDE_BY                ; 25000000              ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; VCO_MIN                       ; 0                     ; Untyped                                    ;
; VCO_MAX                       ; 0                     ; Untyped                                    ;
; VCO_CENTER                    ; 0                     ; Untyped                                    ;
; PFD_MIN                       ; 0                     ; Untyped                                    ;
; PFD_MAX                       ; 0                     ; Untyped                                    ;
; M_INITIAL                     ; 0                     ; Untyped                                    ;
; M                             ; 0                     ; Untyped                                    ;
; N                             ; 1                     ; Untyped                                    ;
; M2                            ; 1                     ; Untyped                                    ;
; N2                            ; 1                     ; Untyped                                    ;
; SS                            ; 1                     ; Untyped                                    ;
; C0_HIGH                       ; 0                     ; Untyped                                    ;
; C1_HIGH                       ; 0                     ; Untyped                                    ;
; C2_HIGH                       ; 0                     ; Untyped                                    ;
; C3_HIGH                       ; 0                     ; Untyped                                    ;
; C4_HIGH                       ; 0                     ; Untyped                                    ;
; C5_HIGH                       ; 0                     ; Untyped                                    ;
; C6_HIGH                       ; 0                     ; Untyped                                    ;
; C7_HIGH                       ; 0                     ; Untyped                                    ;
; C8_HIGH                       ; 0                     ; Untyped                                    ;
; C9_HIGH                       ; 0                     ; Untyped                                    ;
; C0_LOW                        ; 0                     ; Untyped                                    ;
; C1_LOW                        ; 0                     ; Untyped                                    ;
; C2_LOW                        ; 0                     ; Untyped                                    ;
; C3_LOW                        ; 0                     ; Untyped                                    ;
; C4_LOW                        ; 0                     ; Untyped                                    ;
; C5_LOW                        ; 0                     ; Untyped                                    ;
; C6_LOW                        ; 0                     ; Untyped                                    ;
; C7_LOW                        ; 0                     ; Untyped                                    ;
; C8_LOW                        ; 0                     ; Untyped                                    ;
; C9_LOW                        ; 0                     ; Untyped                                    ;
; C0_INITIAL                    ; 0                     ; Untyped                                    ;
; C1_INITIAL                    ; 0                     ; Untyped                                    ;
; C2_INITIAL                    ; 0                     ; Untyped                                    ;
; C3_INITIAL                    ; 0                     ; Untyped                                    ;
; C4_INITIAL                    ; 0                     ; Untyped                                    ;
; C5_INITIAL                    ; 0                     ; Untyped                                    ;
; C6_INITIAL                    ; 0                     ; Untyped                                    ;
; C7_INITIAL                    ; 0                     ; Untyped                                    ;
; C8_INITIAL                    ; 0                     ; Untyped                                    ;
; C9_INITIAL                    ; 0                     ; Untyped                                    ;
; C0_MODE                       ; BYPASS                ; Untyped                                    ;
; C1_MODE                       ; BYPASS                ; Untyped                                    ;
; C2_MODE                       ; BYPASS                ; Untyped                                    ;
; C3_MODE                       ; BYPASS                ; Untyped                                    ;
; C4_MODE                       ; BYPASS                ; Untyped                                    ;
; C5_MODE                       ; BYPASS                ; Untyped                                    ;
; C6_MODE                       ; BYPASS                ; Untyped                                    ;
; C7_MODE                       ; BYPASS                ; Untyped                                    ;
; C8_MODE                       ; BYPASS                ; Untyped                                    ;
; C9_MODE                       ; BYPASS                ; Untyped                                    ;
; C0_PH                         ; 0                     ; Untyped                                    ;
; C1_PH                         ; 0                     ; Untyped                                    ;
; C2_PH                         ; 0                     ; Untyped                                    ;
; C3_PH                         ; 0                     ; Untyped                                    ;
; C4_PH                         ; 0                     ; Untyped                                    ;
; C5_PH                         ; 0                     ; Untyped                                    ;
; C6_PH                         ; 0                     ; Untyped                                    ;
; C7_PH                         ; 0                     ; Untyped                                    ;
; C8_PH                         ; 0                     ; Untyped                                    ;
; C9_PH                         ; 0                     ; Untyped                                    ;
; L0_HIGH                       ; 1                     ; Untyped                                    ;
; L1_HIGH                       ; 1                     ; Untyped                                    ;
; G0_HIGH                       ; 1                     ; Untyped                                    ;
; G1_HIGH                       ; 1                     ; Untyped                                    ;
; G2_HIGH                       ; 1                     ; Untyped                                    ;
; G3_HIGH                       ; 1                     ; Untyped                                    ;
; E0_HIGH                       ; 1                     ; Untyped                                    ;
; E1_HIGH                       ; 1                     ; Untyped                                    ;
; E2_HIGH                       ; 1                     ; Untyped                                    ;
; E3_HIGH                       ; 1                     ; Untyped                                    ;
; L0_LOW                        ; 1                     ; Untyped                                    ;
; L1_LOW                        ; 1                     ; Untyped                                    ;
; G0_LOW                        ; 1                     ; Untyped                                    ;
; G1_LOW                        ; 1                     ; Untyped                                    ;
; G2_LOW                        ; 1                     ; Untyped                                    ;
; G3_LOW                        ; 1                     ; Untyped                                    ;
; E0_LOW                        ; 1                     ; Untyped                                    ;
; E1_LOW                        ; 1                     ; Untyped                                    ;
; E2_LOW                        ; 1                     ; Untyped                                    ;
; E3_LOW                        ; 1                     ; Untyped                                    ;
; L0_INITIAL                    ; 1                     ; Untyped                                    ;
; L1_INITIAL                    ; 1                     ; Untyped                                    ;
; G0_INITIAL                    ; 1                     ; Untyped                                    ;
; G1_INITIAL                    ; 1                     ; Untyped                                    ;
; G2_INITIAL                    ; 1                     ; Untyped                                    ;
; G3_INITIAL                    ; 1                     ; Untyped                                    ;
; E0_INITIAL                    ; 1                     ; Untyped                                    ;
; E1_INITIAL                    ; 1                     ; Untyped                                    ;
; E2_INITIAL                    ; 1                     ; Untyped                                    ;
; E3_INITIAL                    ; 1                     ; Untyped                                    ;
; L0_MODE                       ; BYPASS                ; Untyped                                    ;
; L1_MODE                       ; BYPASS                ; Untyped                                    ;
; G0_MODE                       ; BYPASS                ; Untyped                                    ;
; G1_MODE                       ; BYPASS                ; Untyped                                    ;
; G2_MODE                       ; BYPASS                ; Untyped                                    ;
; G3_MODE                       ; BYPASS                ; Untyped                                    ;
; E0_MODE                       ; BYPASS                ; Untyped                                    ;
; E1_MODE                       ; BYPASS                ; Untyped                                    ;
; E2_MODE                       ; BYPASS                ; Untyped                                    ;
; E3_MODE                       ; BYPASS                ; Untyped                                    ;
; L0_PH                         ; 0                     ; Untyped                                    ;
; L1_PH                         ; 0                     ; Untyped                                    ;
; G0_PH                         ; 0                     ; Untyped                                    ;
; G1_PH                         ; 0                     ; Untyped                                    ;
; G2_PH                         ; 0                     ; Untyped                                    ;
; G3_PH                         ; 0                     ; Untyped                                    ;
; E0_PH                         ; 0                     ; Untyped                                    ;
; E1_PH                         ; 0                     ; Untyped                                    ;
; E2_PH                         ; 0                     ; Untyped                                    ;
; E3_PH                         ; 0                     ; Untyped                                    ;
; M_PH                          ; 0                     ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; CBXI_PARAMETER                ; PLL_altpll1           ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                    ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                             ;
+-------------------------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 41    ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; HART_COUNT     ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                  ;
; SLAVES         ; 10    ; Signed Integer                                                  ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                      ;
; SLAVES         ; 10    ; Signed Integer                                                                                      ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[1].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[2].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[3].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[4].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[5].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[6].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[7].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[8].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                         ;
; LEVELS         ; 3     ; Signed Integer                                                                                                                         ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[1].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[9].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[2].U_AHB_ARB_RB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASTERS        ; 3     ; Signed Integer                                                                                                                                                                 ;
; MASTERS_BIT    ; 2     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; SLAVES         ; 10    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM ;
+-------------------+-------+-----------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                            ;
+-------------------+-------+-----------------------------------------------------------------+
; ADDR_BITS         ; 13    ; Signed Integer                                                  ;
; ROW_BITS          ; 13    ; Signed Integer                                                  ;
; COL_BITS          ; 10    ; Signed Integer                                                  ;
; DQ_BITS           ; 16    ; Signed Integer                                                  ;
; DM_BITS           ; 2     ; Signed Integer                                                  ;
; BA_BITS           ; 2     ; Signed Integer                                                  ;
; SADDR_BITS        ; 25    ; Signed Integer                                                  ;
; DELAY_nCKE        ; 20    ; Signed Integer                                                  ;
; DELAY_tREF        ; 390   ; Signed Integer                                                  ;
; DELAY_tRP         ; 0     ; Signed Integer                                                  ;
; DELAY_tRFC        ; 2     ; Signed Integer                                                  ;
; DELAY_tMRD        ; 0     ; Signed Integer                                                  ;
; DELAY_tRCD        ; 0     ; Signed Integer                                                  ;
; DELAY_tCAS        ; 0     ; Signed Integer                                                  ;
; DELAY_afterREAD   ; 0     ; Signed Integer                                                  ;
; DELAY_afterWRITE  ; 2     ; Signed Integer                                                  ;
; COUNT_initAutoRef ; 2     ; Signed Integer                                                  ;
+-------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; RAM_SIZE       ; 49152 ; Signed Integer                                     ;
; RAM_ADDR       ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                         ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                      ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 32768                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 15                     ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 32768                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK0                 ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; RAM128KB_DP.mif        ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_j7q2        ; Untyped                                                                      ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; START_BIT      ; 0     ; Unsigned Binary                                                  ;
; STOP_BIT       ; 1     ; Unsigned Binary                                                  ;
; IDLE_BIT       ; 1     ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                   ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                   ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                   ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                   ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                   ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                    ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                         ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                         ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                         ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                         ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                         ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                         ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                         ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                         ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                         ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                         ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                         ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                         ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                         ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                         ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ARST_LVL       ; 0     ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                   ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                   ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                   ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                   ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                   ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|I2C:U_I2C1|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                    ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                         ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                         ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                         ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                         ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                         ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                         ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                         ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                         ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                         ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                         ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                         ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                         ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                         ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                         ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                         ;
+----------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; dw             ; 8     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 14                   ; Untyped                                      ;
; NUMWORDS_A                         ; 12288                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 14                   ; Untyped                                      ;
; NUMWORDS_B                         ; 12288                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 14                   ; Untyped                                      ;
; NUMWORDS_A                         ; 12288                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 14                   ; Untyped                                      ;
; NUMWORDS_B                         ; 12288                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 14                   ; Untyped                                      ;
; NUMWORDS_A                         ; 12288                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 14                   ; Untyped                                      ;
; NUMWORDS_B                         ; 12288                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 14                   ; Untyped                                      ;
; NUMWORDS_A                         ; 12288                ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 14                   ; Untyped                                      ;
; NUMWORDS_B                         ; 12288                ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0 ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                                    ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 4                             ; Untyped                                                                                                                                 ;
; WIDTHAD_A                          ; 8                             ; Untyped                                                                                                                                 ;
; NUMWORDS_A                         ; 256                           ; Untyped                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                                                                 ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                                                                 ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; mmRISC.CHIP_TOP_WRAP0.rtl.mif ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10                        ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3fv                ; Untyped                                                                                                                                 ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                               ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                     ;
; LPM_WIDTHA                                     ; 33       ; Untyped                                                                                            ;
; LPM_WIDTHB                                     ; 33       ; Untyped                                                                                            ;
; LPM_WIDTHP                                     ; 66       ; Untyped                                                                                            ;
; LPM_WIDTHR                                     ; 66       ; Untyped                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                            ;
; CBXI_PARAMETER                                 ; mult_ugs ; Untyped                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                            ;
+------------------------------------------------+----------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0 ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                               ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTHA                                     ; 66       ; Untyped                                                                                                            ;
; LPM_WIDTHB                                     ; 66       ; Untyped                                                                                                            ;
; LPM_WIDTHP                                     ; 132      ; Untyped                                                                                                            ;
; LPM_WIDTHR                                     ; 132      ; Untyped                                                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                            ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                            ;
; LATENCY                                        ; 0        ; Untyped                                                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                            ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                            ;
; CBXI_PARAMETER                                 ; mult_nps ; Untyped                                                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                            ;
+------------------------------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                           ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 32                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_2_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_3_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_0_rtl_0                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                        ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                             ;
; Entity Instance                       ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 33                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 33                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 66                                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
; Entity Instance                       ; CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 66                                                                                                                            ;
;     -- LPM_WIDTHB                     ; 66                                                                                                                            ;
;     -- LPM_WIDTHP                     ; 132                                                                                                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; clr  ; Input ; Info     ; Stuck at GND                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|UART:U_UART"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; CTS  ; Input  ; Info     ; Stuck at GND                                                                        ;
; RTS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP" ;
+--------+--------+----------+--------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                      ;
+--------+--------+----------+--------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                 ;
; rden_a ; Input  ; Info     ; Stuck at GND                                                 ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                 ;
; q_a    ; Output ; Info     ; Explicitly unconnected                                       ;
+--------+--------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; SI_Endian ; Input ; Info     ; Stuck at GND                                ;
+-----------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX" ;
+-------------------------+-------+----------+----------------------------+
; Port                    ; Type  ; Severity ; Details                    ;
+-------------------------+-------+----------+----------------------------+
; M_PRIORITY[0][1]        ; Input ; Info     ; Stuck at GND               ;
; M_PRIORITY[0][0]        ; Input ; Info     ; Stuck at VCC               ;
; M_PRIORITY[1][1]        ; Input ; Info     ; Stuck at VCC               ;
; M_PRIORITY[1][0]        ; Input ; Info     ; Stuck at GND               ;
; M_PRIORITY[2]           ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[0][29..28] ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[0][26..25] ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[0][23..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[0][31]     ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[0][30]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[0][27]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[0][24]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[1][30..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[1][31]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[2][30..28] ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[2][26..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[2][31]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[2][27]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[3][30..29] ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[3][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[3][31]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[3][28]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[4][28..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[4][31]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[4][30]     ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[4][29]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[5][29..28] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[5][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[5][31]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[5][30]     ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[6][31..30] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[6][29..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[7][31..30] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[7][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[7][29]     ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[7][28]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[8][31..30] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[8][27..9]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[8][7..0]   ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[8][29]     ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_BASE[8][28]     ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[8][8]      ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[9][31..29] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_BASE[9][28..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[0][31..5]  ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[0][4..0]   ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[1][31..27] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[1][26..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[2][31..27] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[2][26..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[3][31..28] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[3][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[4][31..28] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[4][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[5][31..28] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[5][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[6][31..28] ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[6][27..0]  ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[7][31..8]  ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[7][7..0]   ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[8][31..8]  ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[8][7..0]   ; Input ; Info     ; Stuck at GND               ;
; S_HADDR_MASK[9][31..8]  ; Input ; Info     ; Stuck at VCC               ;
; S_HADDR_MASK[9][7..0]   ; Input ; Info     ; Stuck at GND               ;
+-------------------------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F|ROUND_JUDGMENT:U_ROUND_JUDGMENT" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; FLAG_IN ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|ROUND_JUDGMENT:U_ROUND_JUDGMENT" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; FLAG_IN  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; FLAG_OUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC27[26..24] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_NORMAL" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SHIFT[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; SHIFT[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; FRAC27_OUT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_NORMAL" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POS[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC27_OUT[26..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC70_OUT[69..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                        ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FRAC66[65..62] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
; FRAC66[38..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; FLG_IN ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; DEBUG_MODE_EMPTY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" ;
+---------+-------+----------+-------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                           ;
+---------+-------+----------+-------------------------------------------------------------------+
; HART_ID ; Input ; Info     ; Stuck at GND                                                      ;
+---------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_RD" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                            ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; WR_DATA[0] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC"                                                                       ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; SRSTn_OUT                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RTCK                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RESET_VECTOR[0][30..29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][27..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; RESET_VECTOR[0][31]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RESET_VECTOR[0][28]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[10..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[6..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[27..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[24..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[28]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[18]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_0[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_0[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[29..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[23..21] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[19..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[7..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[30]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[20]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[10]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; DEBUG_SECURE_CODE_1[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEBUG_SECURE_CODE_1[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG" ;
+-----------------+--------+----------+---------------------------------------+
; Port            ; Type   ; Severity ; Details                               ;
+-----------------+--------+----------+---------------------------------------+
; CJTAG_IN_OSCAN1 ; Output ; Info     ; Explicitly unconnected                ;
+-----------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "CHIP_TOP:U_CHIP_TOP"   ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; TDO  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 9865                        ;
;     CLR               ; 1156                        ;
;     CLR SCLR          ; 13                          ;
;     CLR SCLR SLD      ; 28                          ;
;     CLR SLD           ; 51                          ;
;     ENA               ; 297                         ;
;     ENA CLR           ; 7398                        ;
;     ENA CLR SCLR      ; 15                          ;
;     ENA CLR SCLR SLD  ; 180                         ;
;     ENA CLR SLD       ; 587                         ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 31                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 14                          ;
;     plain             ; 76                          ;
; cycloneiii_io_obuf    ; 121                         ;
; cycloneiii_lcell_comb ; 41952                       ;
;     arith             ; 3246                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 1096                        ;
;         3 data inputs ; 2144                        ;
;     normal            ; 38706                       ;
;         0 data inputs ; 19                          ;
;         1 data inputs ; 149                         ;
;         2 data inputs ; 1581                        ;
;         3 data inputs ; 6322                        ;
;         4 data inputs ; 30635                       ;
; cycloneiii_mac_mult   ; 20                          ;
; cycloneiii_mac_out    ; 20                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 196                         ;
;                       ;                             ;
; Max LUT depth         ; 88.10                       ;
; Average LUT depth     ; 35.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:06:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Aug 30 21:49:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mmRISC -c mmRISC
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/chip/chip_top_wrap.v
    Info (12023): Found entity 1: CHIP_TOP_WRAP File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 202
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/chip/chip_top.v
    Info (12023): Found entity 1: CHIP_TOP File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cjtag/cjtag_2_jtag.v
    Info (12023): Found entity 1: CJTAG_2_JTAG File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_2_jtag.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cjtag/cjtag_adapter.v
    Info (12023): Found entity 1: CJTAG_ADAPTER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_adapter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/mmrisc/mmrisc.v
    Info (12023): Found entity 1: mmRISC File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/mmrisc/bus_m_ahb.v
    Info (12023): Found entity 1: BUS_M_AHB File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/bus_m_ahb.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/mmrisc/csr_mtime.v
    Info (12023): Found entity 1: CSR_MTIME File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/csr_mtime.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_top.v
    Info (12023): Found entity 1: CPU_TOP File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_fetch.v
    Info (12023): Found entity 1: CPU_FETCH File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fetch.v Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_pipeline.v
    Info (12023): Found entity 1: CPU_PIPELINE File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_datapath.v
    Info (12023): Found entity 1: CPU_DATAPATH File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 18
Info (12021): Found 22 design units, including 22 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_fpu32.v
    Info (12023): Found entity 1: CPU_FPU32 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 89
    Info (12023): Found entity 2: CHECK_FTYPE File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2413
    Info (12023): Found entity 3: FADD_SPECIAL_NUMBER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2461
    Info (12023): Found entity 4: FMUL_SPECIAL_NUMBER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2600
    Info (12023): Found entity 5: FMADD_SPECIAL_NUMBER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2748
    Info (12023): Found entity 6: FDIV_SPECIAL_NUMBER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2804
    Info (12023): Found entity 7: FSQRT_SPECIAL_NUMBER File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2950
    Info (12023): Found entity 8: FIND_1ST_ONE_IN_FRAC27 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3027
    Info (12023): Found entity 9: FIND_1ST_ONE_IN_FRAC66 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3063
    Info (12023): Found entity 10: FIND_1ST_ONE_IN_FRAC70 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3099
    Info (12023): Found entity 11: SHIFT_RIGHT_FRAC27 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3135
    Info (12023): Found entity 12: SHIFT_RIGHT_FRAC66 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3162
    Info (12023): Found entity 13: SHIFT_RIGHT_FRAC70 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3189
    Info (12023): Found entity 14: ROUND_JUDGMENT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3215
    Info (12023): Found entity 15: FRAC27_ROUND_FRAC66 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3286
    Info (12023): Found entity 16: FRAC70_ROUND_FRAC132 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3335
    Info (12023): Found entity 17: INNER79_FROM_FLOAT32 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3388
    Info (12023): Found entity 18: FLOAT32_FROM_INNER79 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3452
    Info (12023): Found entity 19: FADD_CORE File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3741
    Info (12023): Found entity 20: FMUL_CORE File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3920
    Info (12023): Found entity 21: FCVT_F2I File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4080
    Info (12023): Found entity 22: FCVT_I2F File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4297
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_debug.v
    Info (12023): Found entity 1: CPU_DEBUG File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_debug.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_csr.v
    Info (12023): Found entity 1: CPU_CSR File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr.v Line: 168
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_csr_dbg.v
    Info (12023): Found entity 1: CPU_CSR_DBG File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/cpu/cpu_csr_int.v
    Info (12023): Found entity 1: CPU_CSR_INT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_matrix/ahb_top.v
    Info (12023): Found entity 1: AHB_MATRIX File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_matrix/ahb_slave_port.v
    Info (12023): Found entity 1: AHB_SLAVE_PORT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_matrix/ahb_master_port.v
    Info (12023): Found entity 1: AHB_MASTER_PORT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_matrix/ahb_interconnect.v
    Info (12023): Found entity 1: AHB_INTERCONNECT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_matrix/ahb_arb.v
    Info (12023): Found entity 1: AHB_ARB File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 16
    Info (12023): Found entity 2: AHB_ARB_RB File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/debug/debug_top.v
    Info (12023): Found entity 1: DEBUG_TOP File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_top.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/debug/debug_dtm_jtag.v
    Info (12023): Found entity 1: DEBUG_DTM_JTAG File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/debug/debug_dm.v
    Info (12023): Found entity 1: DEBUG_DM File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_dm.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/debug/debug_cdc.v
    Info (12023): Found entity 1: DEBUG_CDC File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_cdc.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/int_gen/int_gen.v
    Info (12023): Found entity 1: INT_GEN File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/int_gen/int_gen.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/uart/uart.v
    Info (12023): Found entity 1: UART File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
    Info (12023): Found entity 1: sasc_top File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
    Info (12023): Found entity 1: sasc_fifo4 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
    Info (12023): Found entity 1: sasc_brg File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/i2c/i2c.v
    Info (12023): Found entity 1: I2C File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c.v Line: 55
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 143
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(199) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/spi/spi.v
    Info (12023): Found entity 1: SPI File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/spi.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
    Info (12023): Found entity 1: simple_spi_top File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v
    Info (12023): Found entity 1: fifo4 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ram/ram.v
    Info (12023): Found entity 1: RAM File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ram/ram.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ram/ram_fpga.v
    Info (12023): Found entity 1: RAM_FPGA File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ram/ram_fpga.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v
    Info (12023): Found entity 1: ahb_lite_sdram File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file //mac/home/documents/cq/riscv/mmrisc/mmrisc-1/verilog/port/port.v
    Info (12023): Found entity 1: PORT File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/port/port.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram128kb_dp.v
    Info (12023): Found entity 1: RAM128KB_DP File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/RAM128KB_DP.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at cjtag_2_jtag.v(263): created implicit net for "online_clr_res" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_2_jtag.v Line: 263
Warning (10236): Verilog HDL Implicit Net warning at cjtag_2_jtag.v(264): created implicit net for "online_clr_set" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_2_jtag.v Line: 264
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(100): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 100
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(117): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(120): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 120
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(252): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 252
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(254): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 254
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(255): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 255
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(256): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 256
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(258): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 258
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(259): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 259
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(261): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 261
Warning (10222): Verilog HDL Parameter Declaration warning at ahb_lite_sdram.v(262): Parameter Declaration in module "ahb_lite_sdram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 262
Info (12127): Elaborating entity "CHIP_TOP_WRAP" for the top level hierarchy
Info (12128): Elaborating entity "CJTAG_ADAPTER" for hierarchy "CJTAG_ADAPTER:U_CJTAG_ADAPTER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 310
Info (12128): Elaborating entity "CHIP_TOP" for hierarchy "CHIP_TOP:U_CHIP_TOP" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 389
Warning (10036): Verilog HDL or VHDL warning at chip_top.v(488): object "tdo_e_cjtag" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 488
Info (12128): Elaborating entity "PLL" for hierarchy "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 347
Info (12128): Elaborating entity "altpll" for hierarchy "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/PLL.v Line: 112
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/PLL.v Line: 112
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component" with the following parameter: File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/PLL.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8333333"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: PLL_altpll1 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/pll_altpll1.v Line: 31
Info (12128): Elaborating entity "PLL_altpll1" for hierarchy "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CJTAG_2_JTAG" for hierarchy "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 555
Info (12128): Elaborating entity "mmRISC" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 878
Info (12128): Elaborating entity "DEBUG_TOP" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 289
Info (12128): Elaborating entity "DEBUG_DTM_JTAG" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_top.v Line: 220
Info (12128): Elaborating entity "DEBUG_CDC" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DTM_JTAG:U_DEBUG_DTM_JTAG|DEBUG_CDC:U_DEBUG_CDC_DMI_WR" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_dtm_jtag.v Line: 308
Info (12128): Elaborating entity "DEBUG_DM" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|DEBUG_TOP:U_DEBUG_TOP|DEBUG_DM:U_DEBUG_DM" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/debug/debug_top.v Line: 285
Info (12128): Elaborating entity "CPU_TOP" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 376
Info (12128): Elaborating entity "CPU_FETCH" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FETCH:U_CPU_FETCH" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 404
Info (12128): Elaborating entity "CPU_DATAPATH" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 504
Info (12128): Elaborating entity "CPU_PIPELINE" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_PIPELINE:U_CPU_PIPELINE" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 628
Warning (10036): Verilog HDL or VHDL warning at cpu_pipeline.v(215): object "stby_req_rise" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 215
Warning (10762): Verilog HDL Case Statement warning at cpu_pipeline.v(1384): can't check case statement for completeness because the case expression has too many possible states File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1384
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1874): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1874
Warning (10935): Verilog HDL Casex/Casez warning at cpu_pipeline.v(1941): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_pipeline.v Line: 1941
Info (12128): Elaborating entity "CPU_CSR" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR:U_CPU_CSR" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 717
Info (12128): Elaborating entity "CPU_CSR_INT" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_INT:U_CPU_CSR_INT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 742
Warning (10230): Verilog HDL assignment warning at cpu_csr_int.v(484): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_int.v Line: 484
Info (12128): Elaborating entity "CPU_CSR_DBG" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_CSR_DBG:U_CPU_CSR_DBG" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 801
Warning (10762): Verilog HDL Case Statement warning at cpu_csr_dbg.v(924): can't check case statement for completeness because the case expression has too many possible states File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_csr_dbg.v Line: 924
Info (12128): Elaborating entity "CPU_DEBUG" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DEBUG:U_CPU_DEBUG" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 888
Info (12128): Elaborating entity "CPU_FPU32" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_top.v Line: 1024
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(374): object "div_mflag_out" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 374
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(440): object "sqr_aflag_out" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 440
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(2052): object "sqr_dy_inner" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2052
Info (12128): Elaborating entity "FMUL_SPECIAL_NUMBER" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 255
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2648): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2648
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2657): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2657
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2688): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2688
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2706): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2706
Info (12128): Elaborating entity "CHECK_FTYPE" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_SPECIAL_NUMBER:U_FMUL_SPECIAL_NUMBER|CHECK_FTYPE:U_CHECK_FTYPE_1" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2617
Info (12128): Elaborating entity "FADD_SPECIAL_NUMBER" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_SPECIAL_NUMBER:U_FADD_SPECIAL_NUMBER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 273
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2509): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2509
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2518): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2518
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2534): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2534
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2541): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2541
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2569): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2569
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2576): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2576
Info (12128): Elaborating entity "FMADD_SPECIAL_NUMBER" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMADD_SPECIAL_NUMBER:U_FMADD_SPECIAL_NUMBER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 295
Info (12128): Elaborating entity "FDIV_SPECIAL_NUMBER" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 313
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2852): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2852
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2861): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2861
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2897): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2897
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2904): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2904
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2920): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2920
Warning (10935): Verilog HDL Casex/Casez warning at cpu_fpu32.v(2927): casex/casez item expression overlaps with a previous casex/casez item expression File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 2927
Info (12128): Elaborating entity "FSQRT_SPECIAL_NUMBER" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FSQRT_SPECIAL_NUMBER:U_FSQRT_SPECIAL_NUMBER" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 329
Info (12128): Elaborating entity "INNER79_FROM_FLOAT32" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 346
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC66" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|INNER79_FROM_FLOAT32:U_INNER79_FROM_FLOAT32_1|FIND_1ST_ONE_IN_FRAC66:U_FIND_1ST_ONE_IN_FRAC66" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3416
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(3085): truncated value with size 32 to match size of target (12) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3085
Info (12128): Elaborating entity "FMUL_CORE" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 416
Info (12128): Elaborating entity "FRAC70_ROUND_FRAC132" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3952
Info (12128): Elaborating entity "ROUND_JUDGMENT" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FRAC70_ROUND_FRAC132:U_FRAC70_ROUND_FRAC132|ROUND_JUDGMENT:U_ROUND_JUDGMENT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3370
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC70" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|FIND_1ST_ONE_IN_FRAC70:U_FIND_1ST_ONE_IN_FRAC70" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3964
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(3121): truncated value with size 32 to match size of target (12) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3121
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC70" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|SHIFT_RIGHT_FRAC70:U_SHIFT_RIGHT_FRAC70" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3970
Info (12128): Elaborating entity "FADD_CORE" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 476
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC66" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FADD_CORE:U_FADD_CORE_ADD|SHIFT_RIGHT_FRAC66:U_SHIFT_RIGHT_FRAC66_MATCH_EXPO" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3774
Info (12128): Elaborating entity "FLOAT32_FROM_INNER79" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 494
Info (12128): Elaborating entity "FRAC27_ROUND_FRAC66" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FRAC27_ROUND_FRAC66:U_FRAC27_ROUND_FRAC66_SUBNORMAL" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3575
Info (12128): Elaborating entity "FIND_1ST_ONE_IN_FRAC27" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|FIND_1ST_ONE_IN_FRAC27:U_FIND_1ST_ONE_IN_FRAC27_SUBNORMAL" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3582
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(3049): truncated value with size 32 to match size of target (12) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3049
Info (12128): Elaborating entity "SHIFT_RIGHT_FRAC27" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FLOAT32_FROM_INNER79:U_FLOAT32_FROM_INNER79|SHIFT_RIGHT_FRAC27:U_SHIFT_RIGHT_FRAC27_SUBNORMAL" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3589
Info (12128): Elaborating entity "FCVT_F2I" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_F2I:U_FCVT_F2I" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(4110): object "judge_gen_s" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4110
Warning (10036): Verilog HDL or VHDL warning at cpu_fpu32.v(4111): object "judge_gen_u" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4111
Info (12128): Elaborating entity "FCVT_I2F" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FCVT_I2F:U_FCVT_I2F" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 530
Warning (10230): Verilog HDL assignment warning at cpu_fpu32.v(4332): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 4332
Info (12128): Elaborating entity "BUS_M_AHB" for hierarchy "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|BUS_M_AHB:U_BUS_M_AHB_CPUI[0].U_BUS_M_AHB_CPUI" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/mmRISC/mmRISC.v Line: 430
Info (12128): Elaborating entity "AHB_MATRIX" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 985
Info (12128): Elaborating entity "AHB_MASTER_PORT" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_MASTER_PORT:U_AHB_MASTER_PORT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 163
Info (12128): Elaborating entity "AHB_INTERCONNECT" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 215
Info (12128): Elaborating entity "AHB_ARB" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_interconnect.v Line: 295
Info (12128): Elaborating entity "AHB_ARB_RB" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_INTERCONNECT:U_AHB_INTERCONNECT|AHB_ARB:AHB_ARB_SLAVE[0].U_AHB_ARB|AHB_ARB_RB:U_AHB_ARB_RB[0].U_AHB_ARB_RB" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_arb.v Line: 164
Info (12128): Elaborating entity "AHB_SLAVE_PORT" for hierarchy "CHIP_TOP:U_CHIP_TOP|AHB_MATRIX:U_AHB_MATRIX|AHB_SLAVE_PORT:U_AHB_SLAVE_PORT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_matrix/ahb_top.v Line: 259
Info (12128): Elaborating entity "CSR_MTIME" for hierarchy "CHIP_TOP:U_CHIP_TOP|CSR_MTIME:U_CSR_MTIME" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1018
Info (12128): Elaborating entity "ahb_lite_sdram" for hierarchy "CHIP_TOP:U_CHIP_TOP|ahb_lite_sdram:U_AHB_SDRAM" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1054
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(109): object "HWRITE_old" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at ahb_lite_sdram.v(110): object "HTRANS_old" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 110
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(133): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 133
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(142): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 142
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(145): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 145
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(146): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 146
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(147): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 147
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(148): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 148
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(149): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 149
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(150): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 150
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(151): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 151
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(152): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 152
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(153): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 153
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(155): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 155
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(156): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 156
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(160): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 160
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(161): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 161
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(162): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 162
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(163): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 163
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(164): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 164
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(165): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 165
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(167): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 167
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(170): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 170
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(171): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 171
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(172): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 172
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(173): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 173
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(175): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 175
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(178): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 178
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(179): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 179
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(180): truncated value with size 32 to match size of target (6) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 180
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(188): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 188
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(189): truncated value with size 32 to match size of target (4) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 189
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(190): truncated value with size 32 to match size of target (4) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 190
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(191): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 191
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(192): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 192
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(193): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 193
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(194): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 194
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(195): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 195
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(196): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 196
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(197): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 197
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(198): truncated value with size 32 to match size of target (5) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 198
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(203): truncated value with size 32 to match size of target (25) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 203
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(204): truncated value with size 32 to match size of target (25) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 204
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(205): truncated value with size 32 to match size of target (25) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 205
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(206): truncated value with size 32 to match size of target (25) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 206
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(272): truncated value with size 32 to match size of target (13) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 272
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(277): truncated value with size 32 to match size of target (13) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 277
Warning (10230): Verilog HDL assignment warning at ahb_lite_sdram.v(280): truncated value with size 32 to match size of target (13) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ahb_sdram/logic/ahb_lite_sdram.v Line: 280
Info (12128): Elaborating entity "RAM" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1082
Info (12128): Elaborating entity "RAM_FPGA" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1107
Info (12128): Elaborating entity "RAM128KB_DP" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/ram/ram_fpga.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component" with the following parameter: File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/RAM128KB_DP.v Line: 110
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM128KB_DP.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7q2.tdf
    Info (12023): Found entity 1: altsyncram_j7q2 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_j7q2" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|decode_c7a:decode2" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "CHIP_TOP:U_CHIP_TOP|RAM_FPGA:U_RAMI|RAM128KB_DP:U_RAM128KB_DP|altsyncram:altsyncram_component|altsyncram_j7q2:auto_generated|mux_93b:mux4" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_j7q2.tdf Line: 59
Info (12128): Elaborating entity "PORT" for hierarchy "CHIP_TOP:U_CHIP_TOP|PORT:U_PORT" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1161
Info (12128): Elaborating entity "UART" for hierarchy "CHIP_TOP:U_CHIP_TOP|UART:U_UART" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1192
Info (12128): Elaborating entity "sasc_top" for hierarchy "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/uart.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(108): object "load_r" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at sasc_top.v(126): object "rxd_r2" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 126
Info (12128): Elaborating entity "sasc_fifo4" for hierarchy "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at sasc_fifo4.v(80): object "wp_p2" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 80
Info (12128): Elaborating entity "sasc_brg" for hierarchy "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_brg:BRG" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/uart.v Line: 265
Info (12128): Elaborating entity "INT_GEN" for hierarchy "CHIP_TOP:U_CHIP_TOP|INT_GEN:U_INT_GEN" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1219
Info (12128): Elaborating entity "I2C" for hierarchy "CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1252
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c.v Line: 155
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v Line: 257
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "CHIP_TOP:U_CHIP_TOP|I2C:U_I2C0|i2c_master_top:U_I2C_CORE|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14) File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "SPI" for hierarchy "CHIP_TOP:U_CHIP_TOP|SPI:U_SPI" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 1316
Info (12128): Elaborating entity "simple_spi_top" for hierarchy "CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/spi.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(160): object "dwom" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(161): object "mstr" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 161
Warning (10208): Verilog HDL Case Statement warning at simple_spi_top.v(235): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 235
Info (12128): Elaborating entity "fifo4" for hierarchy "CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at fifo4.v(81): object "wp_p2" assigned a value but never read File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 81
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CHIP_TOP:U_CHIP_TOP|tck File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 485
Warning (276027): Inferred dual-clock RAM node "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 77
    Info (276004): RAM logic "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:rx_fifo|mem" is uninferred due to inappropriate RAM size File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
    Info (276004): RAM logic "CHIP_TOP:U_CHIP_TOP|SPI:U_SPI|simple_spi_top:U_SPI_CORE|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v Line: 77
    Info (276004): RAM logic "CHIP_TOP:U_CHIP_TOP|UART:U_UART|sasc_top:TOP|sasc_fifo4:tx_fifo|mem" is uninferred due to inappropriate RAM size File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v Line: 76
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|s_mem_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12288
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 12288
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276031): Inferred altsyncram megafunction from the following design logic: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|WideOr9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to mmRISC.CHIP_TOP_WRAP0.rtl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|Mult0" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 339
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|Mult0" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3992
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0"
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|RAM:U_RAMD|altsyncram:s_mem_1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12288"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "12288"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf
    Info (12023): Found entity 1: altsyncram_0ed1 File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_0ed1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/decode_97a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf
    Info (12023): Found entity 1: mux_p1b File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mux_p1b.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0"
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FDIV_SPECIAL_NUMBER:U_FDIV_SPECIAL_NUMBER|altsyncram:WideOr9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "mmRISC.CHIP_TOP_WRAP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3fv.tdf
    Info (12023): Found entity 1: altsyncram_3fv File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/altsyncram_3fv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 339
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_DATAPATH:U_CPU_DATAPATH|lpm_mult:Mult0" with the following parameter: File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_datapath.v Line: 339
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf
    Info (12023): Found entity 1: mult_ugs File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mult_ugs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3992
Info (12133): Instantiated megafunction "CHIP_TOP:U_CHIP_TOP|mmRISC:U_MMRISC|CPU_TOP:U_CPU_TOP[0].U_CPU_TOP|CPU_FPU32:U_CPU_FPU32|FMUL_CORE:U_FMUL_CORE|lpm_mult:Mult0" with the following parameter: File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cpu/cpu_fpu32.v Line: 3992
    Info (12134): Parameter "LPM_WIDTHA" = "66"
    Info (12134): Parameter "LPM_WIDTHB" = "66"
    Info (12134): Parameter "LPM_WIDTHP" = "132"
    Info (12134): Parameter "LPM_WIDTHR" = "132"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_nps.tdf
    Info (12023): Found entity 1: mult_nps File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/mult_nps.tdf Line: 31
Info (13014): Ignored 1548 buffer(s)
    Info (13019): Ignored 1548 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/spi/spi.v Line: 196
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "CHIP_TOP:U_CHIP_TOP|halt_req" is converted into an equivalent circuit using register "CHIP_TOP:U_CHIP_TOP|halt_req~_emulated" and latch "CHIP_TOP:U_CHIP_TOP|halt_req~1" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top.v Line: 565
    Warning (13310): Register "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG|halt_req" is converted into an equivalent circuit using register "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG|halt_req~_emulated" and latch "CHIP_TOP:U_CHIP_TOP|CJTAG_2_JTAG:U_CJTAG_2_JTAG|halt_req~1" File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/cjtag/cjtag_2_jtag.v Line: 129
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C0_ENA" is stuck at VCC File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 240
    Warning (13410): Pin "I2C0_ADR" is stuck at GND File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 241
    Warning (13410): Pin "SDRAM_CSn" is stuck at GND File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/verilog/chip/chip_top_wrap.v Line: 255
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll1:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/pll_altpll1.v Line: 51
Warning (15899): PLL "CHIP_TOP:U_CHIP_TOP|PLL:U_PLL|altpll:altpll_component|PLL_altpll1:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/db/pll_altpll1.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'mmRISC.sdc'
Warning (332174): Ignored filter at mmRISC.sdc(2): U_CHIP_TOP|U_PLL|altpll_component|auto_generated|wire_pll1_clk[0] could not be matched with a net File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc Line: 2
Warning (332049): Ignored create_clock at mmRISC.sdc(2): Argument <targets> is an empty collection File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc Line: 2
    Info (332050): create_clock -name CLK   -period  50.000 [get_nets {U_CHIP_TOP|U_PLL|altpll_component|auto_generated|wire_pll1_clk[0]}] File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc Line: 2
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: U_CHIP_TOP|U_PLL|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: U_CHIP_TOP|U_PLL|altpll_component|auto_generated|pll1|clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332049): Ignored set_output_delay at mmRISC.sdc(99): Positional argument: object_list targets with value [get_ports {TCKC_rep}] contains no output ports File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc Line: 99
    Info (332050): set_output_delay -clock {TMSC }  5 [get_ports {TCKC_rep}] -add_delay File: //Mac/Home/Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/mmRISC.sdc Line: 99
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: TMSC_rep~output  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK with period: 60.000 found on PLL node: U_CHIP_TOP|U_PLL|altpll_component|auto_generated|pll1|clk[1] does not match the period requirement: 20.000
    Warning (332056): Clock: CLKLO with period: 10000.000 found on PLL node: U_CHIP_TOP|U_PLL|altpll_component|auto_generated|pll1|clk[2] does not match the period requirement: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   60.000          CLK
    Info (332111):   20.000        CLK50
    Info (332111): 10000.000        CLKLO
    Info (332111):  100.000         LOCK
    Info (332111):  100.000         TCKC
    Info (332111):  100.000         TCKi
    Info (332111):  100.000         TCKo
    Info (332111):  100.000         TMSC
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info (144001): Generated suppressed messages file /Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/output_files/mmRISC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 45699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 118 bidirectional pins
    Info (21061): Implemented 45295 logic cells
    Info (21064): Implemented 196 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 40 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 13697 megabytes
    Info: Processing ended: Fri Aug 30 21:56:06 2024
    Info: Elapsed time: 00:06:34
    Info: Total CPU time (on all processors): 00:06:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Documents/CQ/RISCV/mmRISC/mmRISC-1/fpga/output_files/mmRISC.map.smsg.


