{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 17:05:17 2015 " "Info: Processing started: Wed May 06 17:05:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701_qsim " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cs701 -c cs701_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file single_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_register-behaviour " "Info: Found design unit 1: single_register-behaviour" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_register " "Info: Found entity 1: single_register" {  } { { "single_register.vhd" "" { Text "D:/COMPSYS_701/single_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behaviour " "Info: Found design unit 1: RF-behaviour" {  } { { "RegisterFile.vhd" "" { Text "D:/COMPSYS_701/RegisterFile.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RegisterFile.vhd" "" { Text "D:/COMPSYS_701/RegisterFile.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_er.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_er.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_ER-behaviour " "Info: Found design unit 1: register_ER-behaviour" {  } { { "register_ER.vhd" "" { Text "D:/COMPSYS_701/register_ER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_ER " "Info: Found entity 1: register_ER" {  } { { "register_ER.vhd" "" { Text "D:/COMPSYS_701/register_ER.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behaviour " "Info: Found design unit 1: register_32-behaviour" {  } { { "register_32.vhd" "" { Text "D:/COMPSYS_701/register_32.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Info: Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "D:/COMPSYS_701/register_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-behaviour " "Info: Found design unit 1: register_1bit-behaviour" {  } { { "register_1bit.vhd" "" { Text "D:/COMPSYS_701/register_1bit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Info: Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "D:/COMPSYS_701/register_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-behaviour " "Info: Found design unit 1: prog_mem-behaviour" {  } { { "prog_mem.vhd" "" { Text "D:/COMPSYS_701/prog_mem.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Info: Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "D:/COMPSYS_701/prog_mem.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pcadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCplus1-behavior " "Info: Found design unit 1: PCplus1-behavior" {  } { { "PCadd.vhd" "" { Text "D:/COMPSYS_701/PCadd.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PCplus1 " "Info: Found entity 1: PCplus1" {  } { { "PCadd.vhd" "" { Text "D:/COMPSYS_701/PCadd.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-behavior " "Info: Found design unit 1: Mux8-behavior" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavior " "Info: Found design unit 1: Mux4-behavior" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-behavior " "Info: Found design unit 1: Mux2-behavior" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX-bhvr " "Info: Found design unit 1: MAX-bhvr" {  } { { "MAX.vhd" "" { Text "D:/COMPSYS_701/MAX.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Info: Found entity 1: MAX" {  } { { "MAX.vhd" "" { Text "D:/COMPSYS_701/MAX.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behaviour " "Info: Found design unit 1: instruction_register-behaviour" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Info: Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-bdf_type " "Info: Found design unit 1: Datapath-bdf_type" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Info: Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-behaviour " "Info: Found design unit 1: data_mem-behaviour" {  } { { "data_mem.vhd" "" { Text "D:/COMPSYS_701/data_mem.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Info: Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "D:/COMPSYS_701/data_mem.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLUNIT-bhvr " "Info: Found design unit 1: CONTROLUNIT-bhvr" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Info: Found entity 1: CONTROLUNIT" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-bhvr " "Info: Found design unit 1: ALU-bhvr" {  } { { "ALU.vhd" "" { Text "D:/COMPSYS_701/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/COMPSYS_701/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLUNIT CONTROLUNIT:inst5 " "Info: Elaborating entity \"CONTROLUNIT\" for hierarchy \"CONTROLUNIT:inst5\"" {  } { { "Processor.bdf" "inst5" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -136 56 352 376 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DPC ControlUnit.vhd(163) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(163): signal \"DPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(163) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(163): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DPC ControlUnit.vhd(165) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(165): signal \"DPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(165) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(165): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(166) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(166): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(170) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(170): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(170) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(170): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(177) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(177): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLMR ControlUnit.vhd(177) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(177): signal \"FLMR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(178) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(178): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFMR ControlUnit.vhd(180) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(180): signal \"FFMR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HP ControlUnit.vhd(187) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(187): signal \"HP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TP ControlUnit.vhd(187) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(187): signal \"TP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRQ ControlUnit.vhd(191) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(191): signal \"IRQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_dprr_done ControlUnit.vhd(191) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(191): signal \"ld_dprr_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM ControlUnit.vhd(201) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(201): signal \"AM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(220) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(220): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM ControlUnit.vhd(230) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(230): signal \"AM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(232) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(232): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(246) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(246): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(252) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(252): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(255) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(255): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(259) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(259): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(263) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(263): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(267) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(267): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(271) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(271): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(275) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(275): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(279) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(279): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(283) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(283): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(287) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(287): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(292) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(292): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout ControlUnit.vhd(303) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(303): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zout ControlUnit.vhd(312) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(312): signal \"zout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(317) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(317): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(321) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(321): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(326) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(326): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(330) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(330): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OPCODE ControlUnit.vhd(343) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(343): signal \"OPCODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(346) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(346): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(347) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(347): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(351) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(351): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(355) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(355): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(356) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(356): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(360) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(360): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(364) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(364): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(365) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(365): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(369) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(369): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(372) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(372): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(374) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(374): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(377) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(377): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(382) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(382): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RZ ControlUnit.vhd(391) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(391): signal \"RZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(394) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(394): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX ControlUnit.vhd(401) " "Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(401): signal \"RX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_en ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"wr_en\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_IR ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ld_IR\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ir ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_ir\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_reg_ld ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"PC_reg_ld\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ER_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ER_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SIP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SVOP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SVOP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SOP_Ld_Reg ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"SOP_Ld_Reg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrz ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clrz\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clrer ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clrer\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clreot ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"clreot\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seteot ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"seteot\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_write ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"data_write\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLR_IRQ ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"CLR_IRQ\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HP ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"HP\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DPC ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"DPC\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRQ ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"IRQ\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ld_dprr_done ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"ld_dprr_done\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_PC_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_PC_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_x ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_x\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_z ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"sel_z\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_A_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_A_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_B_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_B_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_RF_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_RF_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_dest ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"wr_dest\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DMW_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DMW_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DM_Data_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DM_Data_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_DMR_sel ControlUnit.vhd(132) " "Warning (10631): VHDL Process Statement warning at ControlUnit.vhd(132): inferring latch(es) for signal or variable \"mux_DMR_sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DMR_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DMR_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DM_Data_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DM_Data_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DM_Data_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DM_Data_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_DMW_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_DMW_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_dest\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_dest\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_RF_sel\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_RF_sel\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_B_sel ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_B_sel\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_A_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_A_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_A_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_A_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_z\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_z\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_x\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_x\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"alu_op\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"alu_op\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_PC_sel\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_PC_sel\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_PC_sel\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"mux_PC_sel\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_dprr_done ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ld_dprr_done\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRQ ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"IRQ\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"DPC\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[0\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[0\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[1\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[1\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[2\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[2\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[3\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[3\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[4\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[4\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[5\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[5\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[6\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[6\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[7\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[7\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[8\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[8\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[9\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[9\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[10\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[10\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[11\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[11\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[12\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[12\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[13\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[13\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[14\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[14\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HP\[15\] ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"HP\[15\]\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR_IRQ ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"CLR_IRQ\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_write ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"data_write\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seteot ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"seteot\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clreot ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clreot\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrer ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clrer\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clrz ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"clrz\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SOP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SOP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SVOP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SVOP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIP_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"SIP_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ER_Ld_Reg ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ER_Ld_Reg\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_reg_ld ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"PC_reg_ld\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ir ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"sel_ir\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_IR ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"ld_IR\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en ControlUnit.vhd(132) " "Info (10041): Inferred latch for \"wr_en\" at ControlUnit.vhd(132)" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Info: Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "D:/COMPSYS_701/Processor.bdf" { { -160 960 1272 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_0 Datapath.vhd(220) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(220): used explicit default value for signal \"const_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_1 Datapath.vhd(221) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(221): used explicit default value for signal \"const_1\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_logic_0 Datapath.vhd(222) " "Warning (10540): VHDL Signal Declaration warning at Datapath.vhd(222): used explicit default value for signal \"const_logic_0\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r_seven Datapath.vhd(223) " "Warning (10541): VHDL Signal Declaration warning at Datapath.vhd(223): used implicit default value for signal \"r_seven\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 223 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dprr_out Datapath.vhd(225) " "Warning (10036): Verilog HDL or VHDL warning at Datapath.vhd(225): object \"dprr_out\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DPCR\[31..16\] Datapath.vhd(202) " "Warning (10873): Using initial value X (don't care) for net \"DPCR\[31..16\]\" at Datapath.vhd(202)" {  } { { "Datapath.vhd" "" { Text "D:/COMPSYS_701/Datapath.vhd" 202 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst\|ALU:b2v_ALU_inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Datapath:inst\|ALU:b2v_ALU_inst\"" {  } { { "Datapath.vhd" "b2v_ALU_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 Datapath:inst\|register_32:b2v_DCPR_reg " "Info: Elaborating entity \"register_32\" for hierarchy \"Datapath:inst\|register_32:b2v_DCPR_reg\"" {  } { { "Datapath.vhd" "b2v_DCPR_reg" { Text "D:/COMPSYS_701/Datapath.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit Datapath:inst\|register_1bit:b2v_zero_flag_reg " "Info: Elaborating entity \"register_1bit\" for hierarchy \"Datapath:inst\|register_1bit:b2v_zero_flag_reg\"" {  } { { "Datapath.vhd" "b2v_zero_flag_reg" { Text "D:/COMPSYS_701/Datapath.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Datapath:inst\|Mux4:b2v_DM_DATA_MUX " "Info: Elaborating entity \"Mux4\" for hierarchy \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\"" {  } { { "Datapath.vhd" "b2v_DM_DATA_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 274 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem Datapath:inst\|data_mem:b2v_DM_inst " "Info: Elaborating entity \"data_mem\" for hierarchy \"Datapath:inst\|data_mem:b2v_DM_inst\"" {  } { { "Datapath.vhd" "b2v_DM_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Datapath:inst\|Mux2:b2v_DMR_MUX " "Info: Elaborating entity \"Mux2\" for hierarchy \"Datapath:inst\|Mux2:b2v_DMR_MUX\"" {  } { { "Datapath.vhd" "b2v_DMR_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register Datapath:inst\|instruction_register:b2v_inst1 " "Info: Elaborating entity \"instruction_register\" for hierarchy \"Datapath:inst\|instruction_register:b2v_inst1\"" {  } { { "Datapath.vhd" "b2v_inst1" { Text "D:/COMPSYS_701/Datapath.vhd" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem Datapath:inst\|prog_mem:b2v_inst2 " "Info: Elaborating entity \"prog_mem\" for hierarchy \"Datapath:inst\|prog_mem:b2v_inst2\"" {  } { { "Datapath.vhd" "b2v_inst2" { Text "D:/COMPSYS_701/Datapath.vhd" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus1 Datapath:inst\|PCplus1:b2v_inst4 " "Info: Elaborating entity \"PCplus1\" for hierarchy \"Datapath:inst\|PCplus1:b2v_inst4\"" {  } { { "Datapath.vhd" "b2v_inst4" { Text "D:/COMPSYS_701/Datapath.vhd" 333 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX Datapath:inst\|MAX:b2v_MAX_inst " "Info: Elaborating entity \"MAX\" for hierarchy \"Datapath:inst\|MAX:b2v_MAX_inst\"" {  } { { "Datapath.vhd" "b2v_MAX_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_register Datapath:inst\|single_register:b2v_PC_REGISTER " "Info: Elaborating entity \"single_register\" for hierarchy \"Datapath:inst\|single_register:b2v_PC_REGISTER\"" {  } { { "Datapath.vhd" "b2v_PC_REGISTER" { Text "D:/COMPSYS_701/Datapath.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF Datapath:inst\|RF:b2v_RF_inst " "Info: Elaborating entity \"RF\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\"" {  } { { "Datapath.vhd" "b2v_RF_inst" { Text "D:/COMPSYS_701/Datapath.vhd" 377 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__2 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\"" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1 " "Info: Instantiated megafunction \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Info: Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\|altsyncram_brg1:auto_generated " "Info: Elaborating entity \"altsyncram_brg1\" for hierarchy \"Datapath:inst\|RF:b2v_RF_inst\|altsyncram:DATA_MEM\[0\]\[15\]__1\|altsyncram_brg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Datapath:inst\|Mux8:b2v_RF_MUX " "Info: Elaborating entity \"Mux8\" for hierarchy \"Datapath:inst\|Mux8:b2v_RF_MUX\"" {  } { { "Datapath.vhd" "b2v_RF_MUX" { Text "D:/COMPSYS_701/Datapath.vhd" 389 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux8:b2v_RF_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux8.vhd" "" { Text "D:/COMPSYS_701/Mux8.vhd" 14 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_PC_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_MUX_B\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_MUX_B\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_MUX_A\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_MUX_A\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMW_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux2:b2v_DMR_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux2.vhd" "" { Text "D:/COMPSYS_701/Mux2.vhd" 8 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[0\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[0\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[1\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[1\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[2\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[2\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[3\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[3\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[4\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[4\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[5\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[5\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[6\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[6\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[7\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[7\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[8\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[8\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[9\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[9\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[10\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[10\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[11\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[11\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[12\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[12\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[13\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[13\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[14\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[14\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[15\] " "Warning: Converted tri-state buffer \"Datapath:inst\|Mux4:b2v_DM_DATA_MUX\|Output\[15\]\" feeding internal logic into a wire" {  } { { "Mux4.vhd" "" { Text "D:/COMPSYS_701/Mux4.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|data_mem:b2v_DM_inst\|DATA_MEM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|data_mem:b2v_DM_inst\|DATA_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Info: Parameter WIDTHAD_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Info: Parameter NUMWORDS_A set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Info: Parameter WIDTHAD_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Info: Parameter NUMWORDS_B set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs701.ram0_data_mem_73ff31ea.hdl.mif " "Info: Parameter INIT_FILE set to db/cs701.ram0_data_mem_73ff31ea.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:inst\|prog_mem:b2v_inst2\|DATA_MEM_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath:inst\|prog_mem:b2v_inst2\|DATA_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Info: Parameter WIDTHAD_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Info: Parameter NUMWORDS_A set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cs701.ram0_prog_mem_e3d122c6.hdl.mif " "Info: Parameter INIT_FILE set to db/cs701.ram0_prog_mem_e3d122c6.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0 " "Info: Instantiated megafunction \"Datapath:inst\|data_mem:b2v_DM_inst\|altsyncram:DATA_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Info: Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Info: Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Info: Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Info: Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs701.ram0_data_mem_73ff31ea.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/cs701.ram0_data_mem_73ff31ea.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gkl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gkl1 " "Info: Found entity 1: altsyncram_gkl1" {  } { { "db/altsyncram_gkl1.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_gkl1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ira.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ira " "Info: Found entity 1: decode_ira" {  } { { "db/decode_ira.tdf" "" { Text "D:/COMPSYS_701/db/decode_ira.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hnb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_hnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hnb " "Info: Found entity 1: mux_hnb" {  } { { "db/mux_hnb.tdf" "" { Text "D:/COMPSYS_701/db/mux_hnb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0 " "Info: Instantiated megafunction \"Datapath:inst\|prog_mem:b2v_inst2\|altsyncram:DATA_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Info: Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Info: Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cs701.ram0_prog_mem_e3d122c6.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/cs701.ram0_prog_mem_e3d122c6.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq61 " "Info: Found entity 1: altsyncram_lq61" {  } { { "db/altsyncram_lq61.tdf" "" { Text "D:/COMPSYS_701/db/altsyncram_lq61.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b7a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b7a " "Info: Found entity 1: decode_b7a" {  } { { "db/decode_b7a.tdf" "" { Text "D:/COMPSYS_701/db/decode_b7a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[0\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[0\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[1\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[1\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[2\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[2\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[3\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[3\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[4\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[4\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[5\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[5\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[6\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[6\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[7\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[7\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[8\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[8\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[9\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[9\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[10\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[10\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[11\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[11\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[12\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[12\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[13\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[13\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[14\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[14\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|HP\[15\]\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|HP\[15\]\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CONTROLUNIT:inst5\|DPC\$latch " "Warning: LATCH primitive \"CONTROLUNIT:inst5\|DPC\$latch\" is permanently disabled" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CONTROLUNIT:inst5\|mux_B_sel CONTROLUNIT:inst5\|mux_A_sel\[0\] " "Info: Duplicate LATCH primitive \"CONTROLUNIT:inst5\|mux_B_sel\" merged with LATCH primitive \"CONTROLUNIT:inst5\|mux_A_sel\[0\]\"" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SOP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SOP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SVOP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SVOP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_en " "Warning: Latch CONTROLUNIT:inst5\|wr_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_A_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_A_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_RF_sel\[2\] " "Warning: Latch CONTROLUNIT:inst5\|mux_RF_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|alu_op\[1\] " "Warning: Latch CONTROLUNIT:inst5\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|alu_op\[0\] " "Warning: Latch CONTROLUNIT:inst5\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[29\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[29\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[0\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[1\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[2\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|wr_dest\[3\] " "Warning: Latch CONTROLUNIT:inst5\|wr_dest\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[0\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[1\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[2\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|sel_x\[3\] " "Warning: Latch CONTROLUNIT:inst5\|sel_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DMW_sel " "Warning: Latch CONTROLUNIT:inst5\|mux_DMW_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|data_write " "Warning: Latch CONTROLUNIT:inst5\|data_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DM_Data_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_DM_Data_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DM_Data_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_DM_Data_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_DMR_sel " "Warning: Latch CONTROLUNIT:inst5\|mux_DMR_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[30\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[30\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|SIP_Ld_Reg " "Warning: Latch CONTROLUNIT:inst5\|SIP_Ld_Reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[24\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_PC_sel\[0\] " "Warning: Latch CONTROLUNIT:inst5\|mux_PC_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROLUNIT:inst5\|STATE.T2 " "Warning: Ports D and ENA on the latch are fed by the same signal CONTROLUNIT:inst5\|STATE.T2" {  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLUNIT:inst5\|mux_PC_sel\[1\] " "Warning: Latch CONTROLUNIT:inst5\|mux_PC_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:inst\|instruction_register:b2v_inst1\|output\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath:inst\|instruction_register:b2v_inst1\|output\[31\]" {  } { { "instruction_register.vhd" "" { Text "D:/COMPSYS_701/instruction_register.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.vhd" "" { Text "D:/COMPSYS_701/ControlUnit.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ER " "Warning (15610): No output dependent on input pin \"ER\"" {  } { { "Processor.bdf" "" { Schematic "D:/COMPSYS_701/Processor.bdf" { { 184 792 960 200 "ER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Info: Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Info: Implemented 786 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Info: Implemented 288 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 17:05:31 2015 " "Info: Processing ended: Wed May 06 17:05:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
