#include <stdio.h>
#include <stdlib.h>
#include <assert.h>
#include "dynarec.h"
#include "psx-instruction.h"

typedef int (*test_fn_t)(struct dynarec_state *);

static void *xcalloc(size_t nmemb, size_t size) {
   void *p = calloc(nmemb, size);

   assert(p != NULL);

   return p;
}

static int test_eq(const char *what, uint32_t val, uint32_t expected) {
   if (val != expected) {
      printf("%s: expected 0x%x, got 0x%x\n", what, expected, val);
      return -1;
   }

   return 0;
}
#define TEST_EQ(_v, _e) do {                    \
   if (test_eq(#_v, _v, _e)) {                  \
      return -1;                                \
   } } while (0)

struct reg_val {
   enum PSX_REG r;
   uint32_t v;
};

static const char *reg_names[] = {
   "PSX_REG_R0",
   "PSX_REG_AT",
   "PSX_REG_V0",
   "PSX_REG_V1",
   "PSX_REG_A0",
   "PSX_REG_A1",
   "PSX_REG_A2",
   "PSX_REG_A3",
   "PSX_REG_T0",
   "PSX_REG_T1",
   "PSX_REG_T2",
   "PSX_REG_T3",
   "PSX_REG_T4",
   "PSX_REG_T5",
   "PSX_REG_T6",
   "PSX_REG_T7",
   "PSX_REG_S0",
   "PSX_REG_S1",
   "PSX_REG_S2",
   "PSX_REG_S3",
   "PSX_REG_S4",
   "PSX_REG_S5",
   "PSX_REG_S6",
   "PSX_REG_S7",
   "PSX_REG_T8",
   "PSX_REG_T9",
   "PSX_REG_K0",
   "PSX_REG_K1",
   "PSX_REG_GP",
   "PSX_REG_SP",
   "PSX_REG_FP",
   "PSX_REG_RA",
   "PSX_REG_DT",
   "PSX_REG_HI",
   "PSX_REG_LO",
};

static int32_t gte_c[32];
static int32_t gte_d[32];
static int32_t gte_addr;

static int check_regs(struct dynarec_state *state,
                       struct reg_val *regs,
                       size_t nregs) {
   int ret = 0;
   unsigned i;

   for (i = 0; i < ARRAY_SIZE(state->regs); i++) {
      /* + 1 because we don't store R0 (since it's always 0) */
      const enum PSX_REG reg = i + 1;
      uint32_t expected;
      unsigned j;

      if (reg == PSX_REG_DT) {
         /* Don't bother validating the temporary register */
         continue;
      }

      /* Load with default register value */
      expected = (i << 24 | i << 16 | i << 8 | i);

      /* See if reg is in regs */
      for (j = 0; j < nregs; j++) {
         if (regs[j].r == reg) {
            expected = regs[j].v;
            break;
         }
      }

      assert(reg < ARRAY_SIZE(reg_names));

      if (test_eq(reg_names[reg], state->regs[i], expected)) {
         ret = -1;
      }
   }

   return ret;
}

static void load_code(struct dynarec_state *state,
                      const union mips_instruction *code,
                      size_t code_len,
                      uint32_t addr) {
   unsigned i;

   assert((addr & 3) == 0);
   assert((addr + code_len * 4) < PSX_RAM_SIZE);

   for (i = 0; i < code_len; i++) {
      uint32_t c = code[i].encoded;

      state->ram[addr + i * 4 + 0] = c;
      state->ram[addr + i * 4 + 1] = c >> 8;
      state->ram[addr + i * 4 + 2] = c >> 16;
      state->ram[addr + i * 4 + 3] = c >> 24;
   };
}

static int run_test(const char *name, test_fn_t f) {
   uint8_t *ram = xcalloc(1, PSX_RAM_SIZE);
   uint8_t *scratchpad = xcalloc(1, PSX_SCRATCHPAD_SIZE);
   uint8_t *bios = xcalloc(1, PSX_BIOS_SIZE);
   unsigned i;
   int ret;

   struct dynarec_state *state = dynarec_init(ram, scratchpad, bios, NULL);

   state->options |= DYNAREC_OPT_EXIT_ON_BREAK;

   /* Assume we're running from the beginning of the RAM */
   dynarec_set_pc(state, 0);

   /* Put dummy value in all other registers */
   for (i = 0; i < ARRAY_SIZE(state->regs); i++) {
      state->regs[i] = (i << 24 | i << 16 | i << 8 | i);
   }

   /* Reset callbacks */
   dynarec_callback_lb(NULL, 0, 0);
   dynarec_callback_lh(NULL, 0, 0);

   printf("[%s] running...\n", name);

   ret = f(state);

   dynarec_delete(state);

   printf((ret == 0) ? "[%s] success\n" : "[%s] failure\n",
          name);

   return ret;
}

/***************************
 * Pseudo-assembler macros *
 ***************************/
#define FN_RI(_op, _rt, _ro, _i)                \
   (union mips_instruction){                    \
      .fn_ri =                                  \
         { .opcode = (_op),                     \
           .reg_t = (_rt),                      \
           .reg_s = (_ro),                      \
           .imm = (_i) }}

#define FN_RR(_fn, _rt, _ro1, _ro2)             \
   (union mips_instruction){                    \
      .fn_rr =                                  \
         { .opcode = MIPS_OP_FN,                \
           .fn = (_fn),                         \
           .reg_d = (_rt),                      \
           .reg_s = (_ro1),                     \
           .reg_t = (_ro2), }}

#define SHIFT_RI(_fn, _rt, _ro, _s)             \
   (union mips_instruction){                    \
      .shift_ri =                               \
         { .opcode = MIPS_OP_FN,                \
           .fn = (_fn),                         \
           .reg_d = (_rt),                      \
           .reg_t = (_ro),                      \
           .shift = (_s) }}

#define BREAK(_code)                            \
   (union mips_instruction){                    \
      .sysbrk =                                 \
         { .opcode = MIPS_OP_FN,                \
           .fn = MIPS_FN_BREAK,                 \
           .code = (_code) }}

#define SYSCALL(_code)                          \
   (union mips_instruction){                    \
      .sysbrk =                                 \
         { .opcode = MIPS_OP_FN,                \
           .fn = MIPS_FN_SYSCALL,               \
           .code = (_code) }}

#define J(_target)                              \
   (union mips_instruction){                    \
      .jump_i =                                 \
         { .opcode = MIPS_OP_J,                 \
           .target = (_target >> 2) }}

#define JAL(_target)                            \
   (union mips_instruction){                    \
      .jump_i =                                 \
         { .opcode = MIPS_OP_JAL,               \
           .target = (_target >> 2) }}

#define LOAD_STORE(_op, _rv, _ra, _off)         \
   (union mips_instruction){                    \
      .load_store =                             \
         { .opcode = (_op),                     \
           .reg_s = (_ra),                      \
           .reg_t = (_rv),                      \
           .off = (_off) }}

#define COP0(_cop_op, _rt, _r_c, _m)            \
   (union mips_instruction){                    \
      .cop =                                    \
         { .opcode = MIPS_OP_COP0,              \
           .cop_op = (_cop_op),                 \
           .reg_t = (_rt),                      \
           .reg_cop = (_r_c),                   \
           .misc = (_m) }}

#define COP2(_cop_op, _rt, _r_c, _m)            \
   (union mips_instruction){                    \
      .cop =                                    \
         { .opcode = MIPS_OP_COP2,              \
           .cop_op = (_cop_op),                 \
           .reg_t = (_rt),                      \
           .reg_cop = (_r_c),                   \
           .misc = (_m) }}

#define JR(_r)                                  \
   FN_RR(MIPS_FN_JR, 0, (_r), 0)
#define JALR(_rt, _r)                           \
   FN_RR(MIPS_FN_JALR, (_rt), (_r), 0)
#define BEQ(_ro1, _ro2, _off)                   \
   FN_RI(MIPS_OP_BEQ, (_ro1), (_ro2), (_off) >> 2)
#define BNE(_ro1, _ro2, _off)                   \
   FN_RI(MIPS_OP_BNE, (_ro1), (_ro2), (_off) >> 2)
#define BLEZ(_r, _off)                          \
   FN_RI(MIPS_OP_BLEZ, 0, (_r), (_off) >> 2)
#define BGTZ(_r, _off)                          \
   FN_RI(MIPS_OP_BGTZ, 0, (_r), (_off) >> 2)
#define BGEZ(_r, _off)                          \
   FN_RI(MIPS_OP_BXX, 1, (_r), (_off) >> 2)
#define BLTZ(_r, _off)                          \
   FN_RI(MIPS_OP_BXX, 0, (_r), (_off) >> 2)
#define SLL(_rt, _ro, _s)                       \
   SHIFT_RI(MIPS_FN_SLL, (_rt), (_ro), (_s))
#define SRL(_rt, _ro, _s)                       \
   SHIFT_RI(MIPS_FN_SRL, (_rt), (_ro), (_s))
#define SRA(_rt, _ro, _s)                       \
   SHIFT_RI(MIPS_FN_SRA, (_rt), (_ro), (_s))
#define NOP                                     \
   SLL(PSX_REG_R0, PSX_REG_R0, 0)
#define MFHI(_rt)                               \
   FN_RR(MIPS_FN_MFHI, (_rt), 0, 0)
#define MTHI(_rs)                               \
   FN_RR(MIPS_FN_MTHI, 0, (_rs), 0)
#define MFLO(_rt)                               \
   FN_RR(MIPS_FN_MFLO, (_rt), 0, 0)
#define MTLO(_rs)                               \
   FN_RR(MIPS_FN_MTLO, 0, (_rs), 0)
#define MULT(_ro1, _ro2)                       \
   FN_RR(MIPS_FN_MULT, 0, (_ro1), (_ro2))
#define MULTU(_ro1, _ro2)                       \
   FN_RR(MIPS_FN_MULTU, 0, (_ro1), (_ro2))
#define DIV(_ro1, _ro2)                         \
   FN_RR(MIPS_FN_DIV, 0, (_ro1), (_ro2))
#define DIVU(_ro1, _ro2)                        \
   FN_RR(MIPS_FN_DIVU, 0, (_ro1), (_ro2))
#define ADD(_rt, _ro1, _ro2)                    \
   FN_RR(MIPS_FN_ADD, (_rt), (_ro1), (_ro2))
#define SLLV(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SLLV, (_rt), (_ro2), (_ro1))
#define SRAV(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SRAV, (_rt), (_ro2), (_ro1))
#define SRLV(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SRLV, (_rt), (_ro2), (_ro1))
#define ADDU(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_ADDU, (_rt), (_ro1), (_ro2))
#define SUB(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SUB, (_rt), (_ro1), (_ro2))
#define SUBU(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SUBU, (_rt), (_ro1), (_ro2))
#define AND(_rt, _ro1, _ro2)                    \
   FN_RR(MIPS_FN_AND, (_rt), (_ro1), (_ro2))
#define OR(_rt, _ro1, _ro2)                     \
   FN_RR(MIPS_FN_OR, (_rt), (_ro1), (_ro2))
#define XOR(_rt, _ro1, _ro2)                     \
   FN_RR(MIPS_FN_XOR, (_rt), (_ro1), (_ro2))
#define NOR(_rt, _ro1, _ro2)                     \
   FN_RR(MIPS_FN_NOR, (_rt), (_ro1), (_ro2))
#define SLT(_rt, _ro1, _ro2)                    \
   FN_RR(MIPS_FN_SLT, (_rt), (_ro1), (_ro2))
#define SLTU(_rt, _ro1, _ro2)                   \
   FN_RR(MIPS_FN_SLTU, (_rt), (_ro1), (_ro2))
#define ADDI(_rt, _ro, _i)                      \
   FN_RI(MIPS_OP_ADDI, (_rt), (_ro), (_i))
#define ADDIU(_rt, _ro, _i)                     \
   FN_RI(MIPS_OP_ADDIU, (_rt), (_ro), (_i))
#define ORI(_rt, _ro, _i)                       \
   FN_RI(MIPS_OP_ORI, (_rt), (_ro), (_i))
#define XORI(_rt, _ro, _i)                       \
   FN_RI(MIPS_OP_XORI, (_rt), (_ro), (_i))
#define ANDI(_rt, _ro, _i)                      \
   FN_RI(MIPS_OP_ANDI, (_rt), (_ro), (_i))
#define SLTI(_rt, _ro, _i)                      \
   FN_RI(MIPS_OP_SLTI, (_rt), (_ro), (_i))
#define SLTIU(_rt, _ro, _i)                     \
   FN_RI(MIPS_OP_SLTIU, (_rt), (_ro), (_i))
#define LUI(_rt, _i)                            \
   FN_RI(MIPS_OP_LUI, (_rt), PSX_REG_R0, (_i))
/* Dumb 2-instruction Load Immediate implementation. For simplicity
   doesn't attempt to reduce to a single instruction if the immediate
   fits 16 bits. */
#define LI(_rt, _i)                             \
   LUI((_rt), ((_i) >> 16)),                    \
   ORI((_rt), (_rt), (_i) & 0xffff)
#define LB(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_LB, (_rv), (_ra), (_off))
#define LBU(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_LBU, (_rv), (_ra), (_off))
#define LH(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_LH, (_rv), (_ra), (_off))
#define LHU(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_LHU, (_rv), (_ra), (_off))
#define LW(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_LW, (_rv), (_ra), (_off))
#define LWL(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_LWL, (_rv), (_ra), (_off))
#define LWR(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_LWR, (_rv), (_ra), (_off))
#define SB(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_SB, (_rv), (_ra), (_off))
#define SH(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_SH, (_rv), (_ra), (_off))
#define SW(_rv, _ra, _off)                      \
   LOAD_STORE(MIPS_OP_SW, (_rv), (_ra), (_off))
#define SWL(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_SWL, (_rv), (_ra), (_off))
#define SWR(_rv, _ra, _off)                     \
   LOAD_STORE(MIPS_OP_SWR, (_rv), (_ra), (_off))

#define MTC0(_rt, _r_c) COP0(MIPS_COP_MTC, _rt, _r_c, 0)
#define MFC0(_rt, _r_c) COP0(MIPS_COP_MFC, _rt, _r_c, 0)
#define RFE             COP0(MIPS_COP_RFE, 0, 0, 0x10)
#define GTE_MTC2(_rt, _r_c) COP2(MIPS_GTE_MTC2, _rt, _r_c, 0)
#define GTE_MFC2(_rt, _r_c) COP2(MIPS_GTE_MFC2, _rt, _r_c, 0)
#define GTE_CTC2(_rt, _r_c) COP2(MIPS_GTE_CTC2, _rt, _r_c, 0)
#define GTE_CFC2(_rt, _r_c) COP2(MIPS_GTE_CFC2, _rt, _r_c, 0)
#define GTE_LWC2(_rv, _ra, _off) LOAD_STORE(MIPS_GTE_LWC2, _rv, _ra, _off)
#define GTE_SWC2(_rv, _ra, _off) LOAD_STORE(MIPS_GTE_SWC2, _rv, _ra, _off)
#define GTE_imm25 0x4b400006

/*********
 * Tests *
 *********/

static int test_break(struct dynarec_state *state) {
   union mips_instruction code[] = {
      BREAK(0x0ff0ff),
   };
   uint32_t end_pc = 0;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, NULL, 0);
}

static int test_syscall(struct dynarec_state *state) {
   union mips_instruction code[] = {
      NOP,
      SYSCALL(0x0ff0ff),
      BREAK(0xbad),
   };
   union mips_instruction handler[] = {
      MFC0(PSX_REG_T0, PSX_COP0_SR),
      MFC0(PSX_REG_T1, PSX_COP0_CAUSE),
      MFC0(PSX_REG_T2, PSX_COP0_EPC),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 0x20 },
      { .r = PSX_REG_T2, .v = 4 },
   };
   uint32_t end_pc = 0x8000008c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x80);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_rfe(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x3),
      NOP,
      MTC0(PSX_REG_T0, PSX_COP0_SR),
      SYSCALL(0x0ff0ff),
      // Should return here
      MFC0(PSX_REG_T4, PSX_COP0_SR),

      BREAK(0x0ff0ff),
   };
   union mips_instruction handler[] = {
      MFC0(PSX_REG_T0, PSX_COP0_SR),
      MFC0(PSX_REG_T1, PSX_COP0_CAUSE),
      MFC0(PSX_REG_T2, PSX_COP0_EPC),
      NOP,
      ADDIU(PSX_REG_T3, PSX_REG_T2, 4),
      JR(PSX_REG_T3),
      RFE,
      BREAK(0xbad),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xc },
      { .r = PSX_REG_T1, .v = 0x20 },
      { .r = PSX_REG_T2, .v = 0x10 },
      { .r = PSX_REG_T3, .v = 0x14 },
      { .r = PSX_REG_T4, .v = 0x3 },
   };
   uint32_t end_pc = 0x18;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x80);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lui(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LUI(PSX_REG_T0, 0xbeef),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xbeef0000 },
   };
   uint32_t end_pc = 4;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_counter(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LUI(PSX_REG_T0, 0xbeef),

      /* Infinite loop */
      J(4),
      ORI(PSX_REG_T0, PSX_REG_T0, 0xc0ff),

      LUI(PSX_REG_T0, 0xbad),

      BREAK(0xbad),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xbeefc0ff },
   };
   uint32_t end_pc = 4;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 101);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_COUNTER);
   TEST_EQ(ret.val.param, 0);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_nop(struct dynarec_state *state) {
   union mips_instruction code[] = {
      NOP,
      NOP,
      NOP,
      BREAK(0x0ff0ff),
   };
   uint32_t end_pc = 0xc;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, NULL, 0);
}

static int test_ori(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xfffff000),
      LI(PSX_REG_T3, 0),

      ORI(PSX_REG_R0, PSX_REG_T2, 0xabcd),
      ORI(PSX_REG_R0, PSX_REG_R0, 0xabcd),
      ORI(PSX_REG_S0, PSX_REG_R0, 0x1234),
      ORI(PSX_REG_S1, PSX_REG_T0, 0xff00),
      ORI(PSX_REG_V0, PSX_REG_T0, 0xabc0),
      ORI(PSX_REG_V1, PSX_REG_T0, 0x3450),
      ORI(PSX_REG_S2, PSX_REG_T0, 0),
      ORI(PSX_REG_S3, PSX_REG_T0, 0xffff),
      ORI(PSX_REG_T0, PSX_REG_T0, 0),
      ORI(PSX_REG_T1, PSX_REG_T1, 0),
      ORI(PSX_REG_T2, PSX_REG_T2, 0xffff),
      ORI(PSX_REG_T3, PSX_REG_T3, 0x89ab),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_S0, .v = 0x1234 },
      { .r = PSX_REG_S1, .v = 0xff06 },
      { .r = PSX_REG_V0, .v = 0xabc6 },
      { .r = PSX_REG_V1, .v = 0x3456 },
      { .r = PSX_REG_S2, .v = 6 },
      { .r = PSX_REG_S3, .v = 0xffff },
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = 0xffffffff },
      { .r = PSX_REG_T3, .v = 0x89ab },
   };
   uint32_t end_pc = 0x50;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_xori(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xfffff000),
      LI(PSX_REG_T3, 0),
      LI(PSX_REG_T4, 0x1234abcd),
      LI(PSX_REG_T5, 0),

      XORI(PSX_REG_R0, PSX_REG_T2, 0xabcd),
      XORI(PSX_REG_R0, PSX_REG_R0, 0xabcd),
      XORI(PSX_REG_S0, PSX_REG_R0, 0x1234),
      XORI(PSX_REG_S1, PSX_REG_T0, 0xff00),
      XORI(PSX_REG_V0, PSX_REG_T0, 0xabc0),
      XORI(PSX_REG_V1, PSX_REG_T0, 0x3450),
      XORI(PSX_REG_S2, PSX_REG_T0, 0),
      XORI(PSX_REG_S3, PSX_REG_T0, 0xffff),
      XORI(PSX_REG_T0, PSX_REG_T0, 0),
      XORI(PSX_REG_T1, PSX_REG_T1, 0),
      XORI(PSX_REG_T2, PSX_REG_T2, 0xffff),
      XORI(PSX_REG_T3, PSX_REG_T3, 0x89ab),
      XORI(PSX_REG_T4, PSX_REG_T4, 0xabcd),
      XORI(PSX_REG_T5, PSX_REG_T5, 0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_S0, .v = 0x1234 },
      { .r = PSX_REG_S1, .v = 0xff06 },
      { .r = PSX_REG_V0, .v = 0xabc6 },
      { .r = PSX_REG_V1, .v = 0x3456 },
      { .r = PSX_REG_S2, .v = 6 },
      { .r = PSX_REG_S3, .v = 0xfff9 },
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = 0xffff0fff },
      { .r = PSX_REG_T3, .v = 0x89ab },
      { .r = PSX_REG_T4, .v = 0x12340000 },
      { .r = PSX_REG_T5, .v = 0 },
   };
   uint32_t end_pc = 0x68;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_addi_no_exception(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),
      LI(PSX_REG_S0, -2),
      LI(PSX_REG_S1, 8),

      ADDI(PSX_REG_R0, PSX_REG_R0, 2),
      ADDI(PSX_REG_R0, PSX_REG_T1, 2),
      ADDI(PSX_REG_T3, PSX_REG_T0, 2),
      ADDI(PSX_REG_V0, PSX_REG_T0, 1),
      ADDI(PSX_REG_V0, PSX_REG_V0, 2),
      ADDI(PSX_REG_T5, PSX_REG_T1, 2),
      ADDI(PSX_REG_V1, PSX_REG_T1, 4),
      ADDI(PSX_REG_V1, PSX_REG_V1, 6),
      ADDI(PSX_REG_T5, PSX_REG_T5, 4),
      ADDI(PSX_REG_T4, PSX_REG_V0, 2),
      ADDI(PSX_REG_S4, PSX_REG_S0, 8),
      ADDI(PSX_REG_S5, PSX_REG_S1, -2),
      ADDI(PSX_REG_S6, PSX_REG_S0, -2),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x1 },
      { .r = PSX_REG_T1, .v = 0x2 },
      { .r = PSX_REG_T3, .v = 0x3 },
      { .r = PSX_REG_T4, .v = 0x6 },
      { .r = PSX_REG_T5, .v = 0x8 },
      { .r = PSX_REG_V0, .v = 0x4 },
      { .r = PSX_REG_V1, .v = 0xc },
      { .r = PSX_REG_S0, .v = -2 },
      { .r = PSX_REG_S1, .v = 8 },
      { .r = PSX_REG_S4, .v = 6 },
      { .r = PSX_REG_S5, .v = 6 },
      { .r = PSX_REG_S6, .v = -4 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_addiu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),
      LI(PSX_REG_S0, 0xffffffff),
      LI(PSX_REG_S1, 8),

      ADDIU(PSX_REG_R0, PSX_REG_R0, 2),
      ADDIU(PSX_REG_R0, PSX_REG_T1, 2),
      ADDIU(PSX_REG_T3, PSX_REG_T0, 2),
      ADDIU(PSX_REG_V0, PSX_REG_T0, 1),
      ADDIU(PSX_REG_V0, PSX_REG_V0, 2),
      ADDIU(PSX_REG_T5, PSX_REG_T1, 2),
      ADDIU(PSX_REG_V1, PSX_REG_T1, 4),
      ADDIU(PSX_REG_V1, PSX_REG_V1, 6),
      ADDIU(PSX_REG_T5, PSX_REG_T5, 4),
      ADDIU(PSX_REG_T4, PSX_REG_V0, 2),
      ADDIU(PSX_REG_S4, PSX_REG_S0, 8),
      ADDIU(PSX_REG_S5, PSX_REG_S1, 0xffff),
      ADDIU(PSX_REG_S6, PSX_REG_S0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x1 },
      { .r = PSX_REG_T1, .v = 0x2 },
      { .r = PSX_REG_T3, .v = 0x3 },
      { .r = PSX_REG_T4, .v = 0x6 },
      { .r = PSX_REG_T5, .v = 0x8 },
      { .r = PSX_REG_V0, .v = 0x4 },
      { .r = PSX_REG_V1, .v = 0xc },
      { .r = PSX_REG_S0, .v = 0xffffffff },
      { .r = PSX_REG_S1, .v = 8 },
      { .r = PSX_REG_S4, .v = 7 },
      { .r = PSX_REG_S5, .v = 7 },
      { .r = PSX_REG_S6, .v = 0xfffffffe },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_andi(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x6666666),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xfffff000),
      LI(PSX_REG_T3, 0xabcd0000),

      ANDI(PSX_REG_R0, PSX_REG_T2, 0xabcd),
      ANDI(PSX_REG_R0, PSX_REG_R0, 0xabcd),
      ANDI(PSX_REG_S0, PSX_REG_R0, 0x1234),
      ANDI(PSX_REG_S1, PSX_REG_T0, 0xff00),
      ANDI(PSX_REG_V0, PSX_REG_T0, 0xabc0),
      ANDI(PSX_REG_V1, PSX_REG_T0, 0x3450),
      ANDI(PSX_REG_S2, PSX_REG_T0, 0),
      ANDI(PSX_REG_S3, PSX_REG_T0, 0xffff),
      ANDI(PSX_REG_T0, PSX_REG_T0, 0),
      ANDI(PSX_REG_T1, PSX_REG_T1, 0),
      ANDI(PSX_REG_T2, PSX_REG_T2, 0xffff),
      ANDI(PSX_REG_T3, PSX_REG_T3, 0x89ab),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0x6600 },
      { .r = PSX_REG_V0, .v = 0x2240 },
      { .r = PSX_REG_V1, .v = 0x2440 },
      { .r = PSX_REG_S2, .v = 0 },
      { .r = PSX_REG_S3, .v = 0x6666 },
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 0xf000 },
      { .r = PSX_REG_T3, .v = 0 },
   };
   uint32_t end_pc = 0x50;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_li(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),
      LI(PSX_REG_R0, 0x89abcdef),
      LI(PSX_REG_V0, -3),
      LI(PSX_REG_S0, -1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x89abcdef },
      { .r = PSX_REG_V0, .v = 0xfffffffd },
      { .r = PSX_REG_S0, .v = 0xffffffff },
   };
   uint32_t end_pc = 0x20;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_r0(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x1),

      ADD(PSX_REG_T1, PSX_REG_R0, PSX_REG_R0),
      ADD(PSX_REG_R0, PSX_REG_T0, PSX_REG_T0),
      ADD(PSX_REG_T2, PSX_REG_R0, PSX_REG_R0),
      ADD(PSX_REG_R0, PSX_REG_R0, PSX_REG_T0),
      ADD(PSX_REG_T3, PSX_REG_T0, PSX_REG_R0),
      ADD(PSX_REG_T4, PSX_REG_T1, PSX_REG_R0),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 1 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 0 },
      { .r = PSX_REG_T3, .v = 1 },
      { .r = PSX_REG_T4, .v = 0 },
   };
   uint32_t end_pc = 0x20;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sll(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),

      SLL(PSX_REG_R0, PSX_REG_R0, 4),
      SLL(PSX_REG_R0, PSX_REG_T0, 3),
      SLL(PSX_REG_T1, PSX_REG_T0, 0),
      SLL(PSX_REG_V0, PSX_REG_T0, 8),
      SLL(PSX_REG_S0, PSX_REG_T0, 4),
      SLL(PSX_REG_V1, PSX_REG_S0, 1),
      SLL(PSX_REG_S1, PSX_REG_S0, 1),
      SLL(PSX_REG_T0, PSX_REG_T0, 16),
      SLL(PSX_REG_S1, PSX_REG_S1, 16),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xcdef0000 },
      { .r = PSX_REG_T1, .v = 0x89abcdef },
      { .r = PSX_REG_V0, .v = 0xabcdef00 },
      { .r = PSX_REG_V1, .v = 0x3579bde0 },
      { .r = PSX_REG_S0, .v = 0x9abcdef0 },
      { .r = PSX_REG_S1, .v = 0xbde00000 },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_srl(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),

      SRL(PSX_REG_R0, PSX_REG_R0, 4),
      SRL(PSX_REG_R0, PSX_REG_T0, 3),
      SRL(PSX_REG_T1, PSX_REG_T0, 0),
      SRL(PSX_REG_V0, PSX_REG_T0, 8),
      SRL(PSX_REG_S0, PSX_REG_T0, 4),
      SRL(PSX_REG_V1, PSX_REG_S0, 1),
      SRL(PSX_REG_S1, PSX_REG_S0, 1),
      SRL(PSX_REG_T0, PSX_REG_T0, 16),
      SRL(PSX_REG_S1, PSX_REG_S1, 16),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x000089ab },
      { .r = PSX_REG_T1, .v = 0x89abcdef },
      { .r = PSX_REG_V0, .v = 0x0089abcd },
      { .r = PSX_REG_V1, .v = 0x044d5e6f },
      { .r = PSX_REG_S0, .v = 0x089abcde },
      { .r = PSX_REG_S1, .v = 0x0000044d },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sra(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),

      SRA(PSX_REG_R0, PSX_REG_R0, 4),
      SRA(PSX_REG_R0, PSX_REG_T0, 3),
      SRA(PSX_REG_T1, PSX_REG_T0, 0),
      SRA(PSX_REG_V0, PSX_REG_T0, 8),
      SRA(PSX_REG_S0, PSX_REG_T0, 4),
      SRA(PSX_REG_V1, PSX_REG_S0, 1),
      SRA(PSX_REG_S1, PSX_REG_S0, 1),
      SRA(PSX_REG_T0, PSX_REG_T0, 16),
      SRA(PSX_REG_S1, PSX_REG_S1, 16),
      LI(PSX_REG_T4, 0x12345678),
      SRA(PSX_REG_T5, PSX_REG_T4, 16),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xffff89ab },
      { .r = PSX_REG_T1, .v = 0x89abcdef },
      { .r = PSX_REG_V0, .v = 0xff89abcd },
      { .r = PSX_REG_V1, .v = 0xfc4d5e6f },
      { .r = PSX_REG_S0, .v = 0xf89abcde },
      { .r = PSX_REG_S1, .v = 0xfffffc4d },
      { .r = PSX_REG_T4, .v = 0x12345678 },
      { .r = PSX_REG_T5, .v = 0x00001234 },
   };
   uint32_t end_pc = 0x38;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sllv(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),
      LI(PSX_REG_T1, 0x1),
      LI(PSX_REG_T2, 0x1f),
      LI(PSX_REG_T3, 0x20),
      LI(PSX_REG_T4, 0xffffffff),

      SLLV(PSX_REG_R0, PSX_REG_R0, PSX_REG_R0),
      SLLV(PSX_REG_R0, PSX_REG_T0, PSX_REG_T1),
      SLLV(PSX_REG_S0, PSX_REG_T0, PSX_REG_R0),
      SLLV(PSX_REG_S1, PSX_REG_R0, PSX_REG_T1),
      SLLV(PSX_REG_S2, PSX_REG_T0, PSX_REG_T1),
      SLLV(PSX_REG_S3, PSX_REG_T0, PSX_REG_T2),
      SLLV(PSX_REG_S4, PSX_REG_T0, PSX_REG_T3),
      SLLV(PSX_REG_S5, PSX_REG_T0, PSX_REG_T4),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x89abcdef },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 0x1f },
      { .r = PSX_REG_T3, .v = 0x20 },
      { .r = PSX_REG_T4, .v = 0xffffffff },
      { .r = PSX_REG_S0, .v = 0x89abcdef },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S2, .v = 0x13579bde },
      { .r = PSX_REG_S3, .v = 0x80000000 },
      { .r = PSX_REG_S4, .v = 0x89abcdef },
      { .r = PSX_REG_S5, .v = 0x80000000 },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_srlv(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),
      LI(PSX_REG_T1, 0x1),
      LI(PSX_REG_T2, 0x1f),
      LI(PSX_REG_T3, 0x20),
      LI(PSX_REG_T4, 0xffffffff),

      SRLV(PSX_REG_R0, PSX_REG_R0, PSX_REG_R0),
      SRLV(PSX_REG_R0, PSX_REG_T0, PSX_REG_T1),
      SRLV(PSX_REG_S0, PSX_REG_T0, PSX_REG_R0),
      SRLV(PSX_REG_S1, PSX_REG_R0, PSX_REG_T1),
      SRLV(PSX_REG_S2, PSX_REG_T0, PSX_REG_T1),
      SRLV(PSX_REG_S3, PSX_REG_T0, PSX_REG_T2),
      SRLV(PSX_REG_S4, PSX_REG_T0, PSX_REG_T3),
      SRLV(PSX_REG_S5, PSX_REG_T0, PSX_REG_T4),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x89abcdef },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 0x1f },
      { .r = PSX_REG_T3, .v = 0x20 },
      { .r = PSX_REG_T4, .v = 0xffffffff },
      { .r = PSX_REG_S0, .v = 0x89abcdef },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S2, .v = 0x44d5e6f7 },
      { .r = PSX_REG_S3, .v = 1 },
      { .r = PSX_REG_S4, .v = 0x89abcdef },
      { .r = PSX_REG_S5, .v = 1 },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_srav(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0x89abcdef),
      LI(PSX_REG_T1, 0x1),
      LI(PSX_REG_T2, 0x1f),
      LI(PSX_REG_T3, 0x20),
      LI(PSX_REG_T4, 0xffffffff),

      SRAV(PSX_REG_R0, PSX_REG_R0, PSX_REG_R0),
      SRAV(PSX_REG_R0, PSX_REG_T0, PSX_REG_T1),
      SRAV(PSX_REG_S0, PSX_REG_T0, PSX_REG_R0),
      SRAV(PSX_REG_S1, PSX_REG_R0, PSX_REG_T1),
      SRAV(PSX_REG_S2, PSX_REG_T0, PSX_REG_T1),
      SRAV(PSX_REG_S3, PSX_REG_T0, PSX_REG_T2),
      SRAV(PSX_REG_S4, PSX_REG_T0, PSX_REG_T3),
      SRAV(PSX_REG_S5, PSX_REG_T0, PSX_REG_T4),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x89abcdef },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 0x1f },
      { .r = PSX_REG_T3, .v = 0x20 },
      { .r = PSX_REG_T4, .v = 0xffffffff },
      { .r = PSX_REG_S0, .v = 0x89abcdef },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S2, .v = 0xc4d5e6f7 },
      { .r = PSX_REG_S3, .v = 0xffffffff },
      { .r = PSX_REG_S4, .v = 0x89abcdef },
      { .r = PSX_REG_S5, .v = 0xffffffff },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}


static int test_addu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),

      ADDU(PSX_REG_R0, PSX_REG_R0, PSX_REG_T1),
      ADDU(PSX_REG_R0, PSX_REG_T1, PSX_REG_T1),
      ADDU(PSX_REG_T3, PSX_REG_T0, PSX_REG_T1),
      ADDU(PSX_REG_T4, PSX_REG_T0, PSX_REG_T0),
      ADDU(PSX_REG_T5, PSX_REG_T1, PSX_REG_T1),
      ADDU(PSX_REG_V0, PSX_REG_T0, PSX_REG_T0),
      ADDU(PSX_REG_V1, PSX_REG_T1, PSX_REG_V0),
      ADDU(PSX_REG_V1, PSX_REG_V1, PSX_REG_V1),
      ADDU(PSX_REG_T5, PSX_REG_T5, PSX_REG_T5),

      LI(PSX_REG_S0, 0x7fffffff),
      LI(PSX_REG_S1, 0xffffffff),
      ADDU(PSX_REG_S2, PSX_REG_S0, PSX_REG_T0),
      ADDU(PSX_REG_S3, PSX_REG_S1, PSX_REG_T1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x1 },
      { .r = PSX_REG_T1, .v = 0x2 },
      { .r = PSX_REG_T3, .v = 0x3 },
      { .r = PSX_REG_T4, .v = 0x2 },
      { .r = PSX_REG_T5, .v = 0x8 },
      { .r = PSX_REG_V0, .v = 0x2 },
      { .r = PSX_REG_V1, .v = 0x8 },
      { .r = PSX_REG_S0, .v = 0x7fffffff },
      { .r = PSX_REG_S1, .v = 0xffffffff },
      { .r = PSX_REG_S2, .v = 0x80000000 },
      { .r = PSX_REG_S3, .v = 0x00000001 },
   };
   uint32_t end_pc = 0x4c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_add_no_exception(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),
      LI(PSX_REG_S0, -2),
      LI(PSX_REG_S1, 8),

      ADD(PSX_REG_R0, PSX_REG_R0, PSX_REG_T1),
      ADD(PSX_REG_R0, PSX_REG_T1, PSX_REG_T1),
      ADD(PSX_REG_T3, PSX_REG_T0, PSX_REG_T1),
      ADD(PSX_REG_V0, PSX_REG_T0, PSX_REG_T0),
      ADD(PSX_REG_V0, PSX_REG_V0, PSX_REG_T1),
      ADD(PSX_REG_T5, PSX_REG_T1, PSX_REG_T1),
      ADD(PSX_REG_V1, PSX_REG_T1, PSX_REG_V0),
      ADD(PSX_REG_V1, PSX_REG_V1, PSX_REG_V1),
      ADD(PSX_REG_T5, PSX_REG_T5, PSX_REG_T5),
      ADD(PSX_REG_T4, PSX_REG_V0, PSX_REG_T1),
      ADD(PSX_REG_S4, PSX_REG_S0, PSX_REG_S1),
      ADD(PSX_REG_S5, PSX_REG_S1, PSX_REG_S0),
      ADD(PSX_REG_S6, PSX_REG_S0, PSX_REG_S0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x1 },
      { .r = PSX_REG_T1, .v = 0x2 },
      { .r = PSX_REG_T3, .v = 0x3 },
      { .r = PSX_REG_T4, .v = 0x6 },
      { .r = PSX_REG_T5, .v = 0x8 },
      { .r = PSX_REG_V0, .v = 0x4 },
      { .r = PSX_REG_V1, .v = 0xc },
      { .r = PSX_REG_S0, .v = -2 },
      { .r = PSX_REG_S1, .v = 8 },
      { .r = PSX_REG_S4, .v = 6 },
      { .r = PSX_REG_S5, .v = 6 },
      { .r = PSX_REG_S6, .v = -4 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sub_no_exception(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),
      LI(PSX_REG_T2, 10),
      LI(PSX_REG_T3, 0x80000000),

      SUBU(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      SUBU(PSX_REG_R0, PSX_REG_R0, PSX_REG_T2),
      SUBU(PSX_REG_V0, PSX_REG_T2, PSX_REG_T1),
      SUBU(PSX_REG_V1, PSX_REG_T0, PSX_REG_T1),
      SUBU(PSX_REG_AT, PSX_REG_V0, PSX_REG_T0),
      SUBU(PSX_REG_S0, PSX_REG_T0, PSX_REG_V0),
      SUBU(PSX_REG_S1, PSX_REG_T3, PSX_REG_T0),
      SUBU(PSX_REG_V0, PSX_REG_V0, PSX_REG_T1),
      SUBU(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      SUBU(PSX_REG_T1, PSX_REG_T1, PSX_REG_T1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 10 },
      { .r = PSX_REG_T3, .v = 0x80000000 },
      { .r = PSX_REG_V0, .v = 6 },
      { .r = PSX_REG_V1, .v = 0xffffffff },
      { .r = PSX_REG_AT, .v = 7 },
      { .r = PSX_REG_S0, .v = 0xfffffff9 },
      { .r = PSX_REG_S1, .v = 0x7fffffff },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_subu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),
      LI(PSX_REG_T1, 2),
      LI(PSX_REG_T2, 10),
      LI(PSX_REG_T3, 0x80000000),

      SUBU(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      SUBU(PSX_REG_R0, PSX_REG_R0, PSX_REG_T2),
      SUBU(PSX_REG_V0, PSX_REG_T2, PSX_REG_T1),
      SUBU(PSX_REG_V1, PSX_REG_T0, PSX_REG_T1),
      SUBU(PSX_REG_AT, PSX_REG_V0, PSX_REG_T0),
      SUBU(PSX_REG_S0, PSX_REG_T0, PSX_REG_V0),
      SUBU(PSX_REG_S1, PSX_REG_T3, PSX_REG_T0),
      SUBU(PSX_REG_V0, PSX_REG_V0, PSX_REG_T1),
      SUBU(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      SUBU(PSX_REG_T1, PSX_REG_T1, PSX_REG_T1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 10 },
      { .r = PSX_REG_T3, .v = 0x80000000 },
      { .r = PSX_REG_V0, .v = 6 },
      { .r = PSX_REG_V1, .v = 0xffffffff },
      { .r = PSX_REG_AT, .v = 7 },
      { .r = PSX_REG_S0, .v = 0xfffffff9 },
      { .r = PSX_REG_S1, .v = 0x7fffffff },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_and(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0),

      AND(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      AND(PSX_REG_R0, PSX_REG_T1, PSX_REG_T2),
      AND(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      AND(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      AND(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      AND(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      AND(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      AND(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      AND(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      AND(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      AND(PSX_REG_T1, PSX_REG_T1, PSX_REG_T2),
      AND(PSX_REG_T2, PSX_REG_T2, PSX_REG_T1),
      AND(PSX_REG_T0, PSX_REG_T0, PSX_REG_V0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 2 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = 3 },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 2 },
      { .r = PSX_REG_V0, .v = 2 },
      { .r = PSX_REG_V1, .v = 2 },
      { .r = PSX_REG_S2, .v = 6 },
      { .r = PSX_REG_S3, .v = 0 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_or(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0),

      OR(PSX_REG_R0, PSX_REG_R0, PSX_REG_T2),
      OR(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      OR(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      OR(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      OR(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      OR(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      OR(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      OR(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      OR(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      OR(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      OR(PSX_REG_T1, PSX_REG_T1, PSX_REG_T2),
      OR(PSX_REG_T2, PSX_REG_T2, PSX_REG_T1),
      OR(PSX_REG_T0, PSX_REG_T0, PSX_REG_V0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 7 },
      { .r = PSX_REG_T1, .v = 0xffffffff },
      { .r = PSX_REG_T2, .v = 0xffffffff },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_S0, .v = 0xffffffff },
      { .r = PSX_REG_S1, .v = 7 },
      { .r = PSX_REG_V0, .v = 7 },
      { .r = PSX_REG_V1, .v = 7 },
      { .r = PSX_REG_S2, .v = 0xffffffff },
      { .r = PSX_REG_S3, .v = 6 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_xor(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0),

      XOR(PSX_REG_R0, PSX_REG_R0, PSX_REG_T2),
      XOR(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      XOR(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      XOR(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      XOR(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      XOR(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      XOR(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      XOR(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      XOR(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      XOR(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      XOR(PSX_REG_T1, PSX_REG_T1, PSX_REG_T2),
      XOR(PSX_REG_T2, PSX_REG_T2, PSX_REG_T1),
      XOR(PSX_REG_T0, PSX_REG_T0, PSX_REG_V0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 5 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = 0xfffffffc },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_S0, .v = 0xffffffff },
      { .r = PSX_REG_S1, .v = 5 },
      { .r = PSX_REG_V0, .v = 5 },
      { .r = PSX_REG_V1, .v = 3 },
      { .r = PSX_REG_S2, .v = 0xfffffff9 },
      { .r = PSX_REG_S3, .v = 6 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_nor(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0),

      NOR(PSX_REG_R0, PSX_REG_R0, PSX_REG_T2),
      NOR(PSX_REG_R0, PSX_REG_T2, PSX_REG_T2),
      NOR(PSX_REG_S7, PSX_REG_R0, PSX_REG_R0),
      NOR(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      NOR(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      NOR(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      NOR(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      NOR(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      NOR(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      NOR(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      NOR(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      NOR(PSX_REG_T4, PSX_REG_T1, PSX_REG_T1),
      NOR(PSX_REG_T2, PSX_REG_T2, PSX_REG_T1),
      NOR(PSX_REG_T0, PSX_REG_T0, PSX_REG_V0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 0 },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_T4, .v = 0xffffffff },
      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0xfffffff8 },
      { .r = PSX_REG_V0, .v = 0xfffffff8 },
      { .r = PSX_REG_V1, .v = 1 },
      { .r = PSX_REG_S2, .v = 0 },
      { .r = PSX_REG_S3, .v = 0xfffffff9 },
      { .r = PSX_REG_S7, .v = 0xffffffff },
   };
   uint32_t end_pc = 0x58;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_slt(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, -1),
      LI(PSX_REG_T3, 0),
      LI(PSX_REG_A0, -1),
      LI(PSX_REG_A1, -10),

      SLT(PSX_REG_R0, PSX_REG_R0, PSX_REG_T0),
      SLT(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      SLT(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      SLT(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      SLT(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      SLT(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      SLT(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      SLT(PSX_REG_S4, PSX_REG_T2, PSX_REG_R0),
      SLT(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      SLT(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      SLT(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      SLT(PSX_REG_T2, PSX_REG_T1, PSX_REG_T2),
      SLT(PSX_REG_T0, PSX_REG_T0, PSX_REG_S0),
      SLT(PSX_REG_A1, PSX_REG_A0, PSX_REG_A1),
      SLT(PSX_REG_A0, PSX_REG_A0, PSX_REG_A1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S4, .v = 1 },
      { .r = PSX_REG_V0, .v = 0 },
      { .r = PSX_REG_V1, .v = 0 },
      { .r = PSX_REG_S2, .v = 0 },
      { .r = PSX_REG_S3, .v = 0 },
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 0 },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_A0, .v = 1 },
      { .r = PSX_REG_A1, .v = 0 },
   };
   uint32_t end_pc = 0x6c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sltu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0),
      LI(PSX_REG_A0, 0x0000ffff),
      LI(PSX_REG_A1, 0xffffffff),

      SLTU(PSX_REG_R0, PSX_REG_R0, PSX_REG_T0),
      SLTU(PSX_REG_S0, PSX_REG_R0, PSX_REG_T2),
      SLTU(PSX_REG_S1, PSX_REG_T0, PSX_REG_T1),
      SLTU(PSX_REG_V0, PSX_REG_T0, PSX_REG_T1),
      SLTU(PSX_REG_V1, PSX_REG_T0, PSX_REG_V0),
      SLTU(PSX_REG_S2, PSX_REG_T0, PSX_REG_T2),
      SLTU(PSX_REG_S3, PSX_REG_T0, PSX_REG_T3),
      SLTU(PSX_REG_S4, PSX_REG_T2, PSX_REG_R0),
      SLTU(PSX_REG_T0, PSX_REG_T0, PSX_REG_T0),
      SLTU(PSX_REG_T1, PSX_REG_T2, PSX_REG_T1),
      SLTU(PSX_REG_T1, PSX_REG_T1, PSX_REG_T2),
      SLTU(PSX_REG_T2, PSX_REG_T2, PSX_REG_T1),
      SLTU(PSX_REG_T0, PSX_REG_T0, PSX_REG_S0),
      SLTU(PSX_REG_A1, PSX_REG_A0, PSX_REG_A1),
      SLTU(PSX_REG_A0, PSX_REG_A0, PSX_REG_A1),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_S0, .v = 1 },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S4, .v = 0 },
      { .r = PSX_REG_V0, .v = 0 },
      { .r = PSX_REG_V1, .v = 0 },
      { .r = PSX_REG_S2, .v = 1 },
      { .r = PSX_REG_S3, .v = 0 },
      { .r = PSX_REG_T0, .v = 1 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 0 },
      { .r = PSX_REG_T3, .v = 0 },
      { .r = PSX_REG_A0, .v = 0 },
      { .r = PSX_REG_A1, .v = 1 },
   };
   uint32_t end_pc = 0x6c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_slti(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, -1),
      LI(PSX_REG_T3, -10),

      SLTI(PSX_REG_S0, PSX_REG_T0, 10),
      SLTI(PSX_REG_S1, PSX_REG_T0, -1),
      SLTI(PSX_REG_S2, PSX_REG_T3, -1),
      SLTI(PSX_REG_S3, PSX_REG_T2, -1),
      SLTI(PSX_REG_S4, PSX_REG_T2, 0),
      SLTI(PSX_REG_S5, PSX_REG_T1, 45),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = -1 },
      { .r = PSX_REG_T3, .v = -10 },
      { .r = PSX_REG_S0, .v = 1 },
      { .r = PSX_REG_S1, .v = 0 },
      { .r = PSX_REG_S2, .v = 1 },
      { .r = PSX_REG_S3, .v = 0 },
      { .r = PSX_REG_S4, .v = 1 },
      { .r = PSX_REG_S5, .v = 1 },
   };
   uint32_t end_pc = 0x38;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_sltiu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 3),
      LI(PSX_REG_T2, 0xffffffff),
      LI(PSX_REG_T3, 0xfffffff6),

      SLTIU(PSX_REG_S0, PSX_REG_T0, 10),
      SLTIU(PSX_REG_S1, PSX_REG_T0, 0xffff),
      SLTIU(PSX_REG_S2, PSX_REG_T3, 0xffff),
      SLTIU(PSX_REG_S3, PSX_REG_T2, 0xffff),
      SLTIU(PSX_REG_S4, PSX_REG_T2, 0),
      SLTIU(PSX_REG_S5, PSX_REG_T1, 45),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 3 },
      { .r = PSX_REG_T2, .v = 0xffffffff },
      { .r = PSX_REG_T3, .v = 0xfffffff6 },
      { .r = PSX_REG_S0, .v = 1 },
      { .r = PSX_REG_S1, .v = 1 },
      { .r = PSX_REG_S2, .v = 1 },
      { .r = PSX_REG_S3, .v = 0 },
      { .r = PSX_REG_S4, .v = 0 },
      { .r = PSX_REG_S5, .v = 1 },
   };
   uint32_t end_pc = 0x38;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_hi_lo(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 0xffffffff),

      MTHI(PSX_REG_T0),
      MTLO(PSX_REG_T1),
      MFHI(PSX_REG_V0),
      MFLO(PSX_REG_V1),
      MFLO(PSX_REG_V1),
      MTHI(PSX_REG_R0),
      MFLO(PSX_REG_R0),
      MFHI(PSX_REG_S0),
      MFLO(PSX_REG_S1),
      MTHI(PSX_REG_T0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 0xffffffff },
      { .r = PSX_REG_V0, .v = 6 },
      { .r = PSX_REG_V1, .v = 0xffffffff },
      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0xffffffff },
      { .r = PSX_REG_HI, .v = 6 },
      { .r = PSX_REG_LO, .v = 0xffffffff },
   };
   uint32_t end_pc = 0x38;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_mult_no_exception(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 7),
      LI(PSX_REG_T2, 0xabcde),
      LI(PSX_REG_T3, 0x89abcdef),

      MULT(PSX_REG_T0, PSX_REG_T1),
      MFHI(PSX_REG_S0),
      MFLO(PSX_REG_S1),

      MULT(PSX_REG_T2, PSX_REG_T2),
      MFHI(PSX_REG_S2),
      MFLO(PSX_REG_S3),

      MULT(PSX_REG_T2, PSX_REG_T3),
      MFHI(PSX_REG_S4),
      MFLO(PSX_REG_S5),

      MULT(PSX_REG_T3, PSX_REG_T3),
      MFHI(PSX_REG_S6),
      MFLO(PSX_REG_S7),

      MULT(PSX_REG_T3, PSX_REG_R0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 7 },
      { .r = PSX_REG_T2, .v = 0xabcde },
      { .r = PSX_REG_T3, .v = 0x89abcdef },

      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 42 },

      { .r = PSX_REG_S2, .v = 0x73 },
      { .r = PSX_REG_S3, .v = 0x4caed084 },

      { .r = PSX_REG_S4, .v = 0x5c647 },
      { .r = PSX_REG_S5, .v = 0x998e1942 },

      { .r = PSX_REG_S6, .v = 0x4a0955b6 },
      { .r = PSX_REG_S7, .v = 0x90f2a521 },

      { .r = PSX_REG_HI, .v = 0 },
      { .r = PSX_REG_LO, .v = 0 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_multu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 6),
      LI(PSX_REG_T1, 7),
      LI(PSX_REG_T2, 0xabcde),
      LI(PSX_REG_T3, 0x89abcdef),

      MULTU(PSX_REG_T0, PSX_REG_T1),
      MFHI(PSX_REG_S0),
      MFLO(PSX_REG_S1),

      MULTU(PSX_REG_T2, PSX_REG_T2),
      MFHI(PSX_REG_S2),
      MFLO(PSX_REG_S3),

      MULTU(PSX_REG_T2, PSX_REG_T3),
      MFHI(PSX_REG_S4),
      MFLO(PSX_REG_S5),

      MULTU(PSX_REG_T3, PSX_REG_T3),
      MFHI(PSX_REG_S6),
      MFLO(PSX_REG_S7),

      MULTU(PSX_REG_T3, PSX_REG_R0),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 6 },
      { .r = PSX_REG_T1, .v = 7 },
      { .r = PSX_REG_T2, .v = 0xabcde },
      { .r = PSX_REG_T3, .v = 0x89abcdef },

      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 42 },

      { .r = PSX_REG_S2, .v = 0x73 },
      { .r = PSX_REG_S3, .v = 0x4caed084 },

      { .r = PSX_REG_S4, .v = 0x5c647 },
      { .r = PSX_REG_S5, .v = 0x998e1942 },

      { .r = PSX_REG_S6, .v = 0x4a0955b6 },
      { .r = PSX_REG_S7, .v = 0x90f2a521 },

      { .r = PSX_REG_HI, .v = 0 },
      { .r = PSX_REG_LO, .v = 0 },
   };
   uint32_t end_pc = 0x54;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_div(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 5000),
      LI(PSX_REG_T1, 0),
      LI(PSX_REG_T2, 7),
      LI(PSX_REG_T3, -7),
      LI(PSX_REG_T4, 0x80000000),
      LI(PSX_REG_T5, -1),

      DIV(PSX_REG_R0, PSX_REG_R0),
      MFHI(PSX_REG_S0),
      MFLO(PSX_REG_S1),

      DIV(PSX_REG_R0, PSX_REG_T1),
      MFHI(PSX_REG_S2),
      MFLO(PSX_REG_S3),

      DIV(PSX_REG_R0, PSX_REG_T2),
      MFHI(PSX_REG_S4),
      MFLO(PSX_REG_S5),

      DIV(PSX_REG_T2, PSX_REG_R0),
      MFHI(PSX_REG_S6),
      MFLO(PSX_REG_S7),

      DIV(PSX_REG_T3, PSX_REG_R0),
      MFHI(PSX_REG_A0),
      MFLO(PSX_REG_A1),

      DIV(PSX_REG_T0, PSX_REG_T2),
      MFHI(PSX_REG_A2),
      MFLO(PSX_REG_A3),

      DIV(PSX_REG_T0, PSX_REG_T3),
      MFHI(PSX_REG_V0),
      MFLO(PSX_REG_V1),

      DIV(PSX_REG_T4, PSX_REG_T5),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 5000 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 7 },
      { .r = PSX_REG_T3, .v = -7 },
      { .r = PSX_REG_T4, .v = 0x80000000 },
      { .r = PSX_REG_T5, .v = -1 },

      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0xffffffff },

      { .r = PSX_REG_S2, .v = 0 },
      { .r = PSX_REG_S3, .v = 0xffffffff },

      { .r = PSX_REG_S4, .v = 0 },
      { .r = PSX_REG_S5, .v = 0 },

      { .r = PSX_REG_S6, .v = 7 },
      { .r = PSX_REG_S7, .v = 0xffffffff },

      { .r = PSX_REG_A0, .v = -7 },
      { .r = PSX_REG_A1, .v = 1 },

      { .r = PSX_REG_A2, .v = 2 },
      { .r = PSX_REG_A3, .v = 714 },

      { .r = PSX_REG_V0, .v = 2 },
      { .r = PSX_REG_V1, .v = -714 },

      { .r = PSX_REG_HI, .v = 0 },
      { .r = PSX_REG_LO, .v = 0x80000000 },
   };
   uint32_t end_pc = 0x88;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_divu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 5000),
      LI(PSX_REG_T1, 0),
      LI(PSX_REG_T2, 7),
      LI(PSX_REG_T3, -7),
      LI(PSX_REG_T4, 0x80000000),
      LI(PSX_REG_T5, -1),

      DIVU(PSX_REG_R0, PSX_REG_R0),
      MFHI(PSX_REG_S0),
      MFLO(PSX_REG_S1),

      DIVU(PSX_REG_R0, PSX_REG_T1),
      MFHI(PSX_REG_S2),
      MFLO(PSX_REG_S3),

      DIVU(PSX_REG_R0, PSX_REG_T2),
      MFHI(PSX_REG_S4),
      MFLO(PSX_REG_S5),

      DIVU(PSX_REG_T2, PSX_REG_R0),
      MFHI(PSX_REG_S6),
      MFLO(PSX_REG_S7),

      DIVU(PSX_REG_T3, PSX_REG_R0),
      MFHI(PSX_REG_A0),
      MFLO(PSX_REG_A1),

      DIVU(PSX_REG_T0, PSX_REG_T2),
      MFHI(PSX_REG_A2),
      MFLO(PSX_REG_A3),

      DIVU(PSX_REG_T0, PSX_REG_T3),
      MFHI(PSX_REG_V0),
      MFLO(PSX_REG_V1),

      DIVU(PSX_REG_T4, PSX_REG_T5),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 5000 },
      { .r = PSX_REG_T1, .v = 0 },
      { .r = PSX_REG_T2, .v = 7 },
      { .r = PSX_REG_T3, .v = -7 },
      { .r = PSX_REG_T4, .v = 0x80000000 },
      { .r = PSX_REG_T5, .v = -1 },

      { .r = PSX_REG_S0, .v = 0 },
      { .r = PSX_REG_S1, .v = 0xffffffff },

      { .r = PSX_REG_S2, .v = 0 },
      { .r = PSX_REG_S3, .v = 0xffffffff },

      { .r = PSX_REG_S4, .v = 0 },
      { .r = PSX_REG_S5, .v = 0 },

      { .r = PSX_REG_S6, .v = 7 },
      { .r = PSX_REG_S7, .v = 0xffffffff },

      { .r = PSX_REG_A0, .v = -7 },
      { .r = PSX_REG_A1, .v = 0xffffffff },

      { .r = PSX_REG_A2, .v = 2 },
      { .r = PSX_REG_A3, .v = 714 },

      { .r = PSX_REG_V0, .v = 5000 },
      { .r = PSX_REG_V1, .v = 0 },

      { .r = PSX_REG_HI, .v = 0x80000000 },
      { .r = PSX_REG_LO, .v = 0 },
   };
   uint32_t end_pc = 0x88;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_j(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),

      J(0x1000),
      ORI(PSX_REG_T2, PSX_REG_R0, 2),

      BREAK(0xbad),
   };
   union mips_instruction handler[] = {
      LI(PSX_REG_T3, 3),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 2 },
      { .r = PSX_REG_T3, .v = 3 },
   };
   uint32_t end_pc = 0x1008;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x1000);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_jal(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),

      JAL(0x1000),
      ORI(PSX_REG_T2, PSX_REG_R0, 2),

      BREAK(0xbad),
   };
   union mips_instruction handler[] = {
      LI(PSX_REG_T3, 3),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 2 },
      { .r = PSX_REG_T3, .v = 3 },
      { .r = PSX_REG_RA, .v = 24 },
   };
   uint32_t end_pc = 0x1008;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x1000);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_jr(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),

      LI(PSX_REG_S0, 0x1000),
      LI(PSX_REG_S1, 0x2000),
      JR(PSX_REG_S0),
      ORI(PSX_REG_T2, PSX_REG_R0, 2),

      BREAK(0xbad),
   };
   union mips_instruction handler[] = {
      LI(PSX_REG_T3, 3),

      JR(PSX_REG_S1),
      ORI(PSX_REG_T4, PSX_REG_R0, 4),

      BREAK(0xbaad),
   };
   union mips_instruction handler2[] = {
      LI(PSX_REG_T5, 5),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 2 },
      { .r = PSX_REG_T3, .v = 3 },
      { .r = PSX_REG_T4, .v = 4 },
      { .r = PSX_REG_T5, .v = 5 },
      { .r = PSX_REG_S0, .v = 0x1000 },
      { .r = PSX_REG_S1, .v = 0x2000 },
   };
   uint32_t end_pc = 0x2008;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x1000);
   load_code(state, handler2, ARRAY_SIZE(handler2), 0x2000);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_jalr(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),

      LI(PSX_REG_S0, 0x1000),
      LI(PSX_REG_S1, 0x2000),
      JALR(PSX_REG_V0, PSX_REG_S0),
      ORI(PSX_REG_T2, PSX_REG_R0, 2),

      BREAK(0xbad),
   };
   union mips_instruction handler[] = {
      LI(PSX_REG_T3, 3),

      JALR(PSX_REG_S1, PSX_REG_S1),
      ORI(PSX_REG_T4, PSX_REG_R0, 4),

      BREAK(0xbaad),
   };
   union mips_instruction handler2[] = {
      LI(PSX_REG_T5, 5),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = 2 },
      { .r = PSX_REG_T3, .v = 3 },
      { .r = PSX_REG_T4, .v = 4 },
      { .r = PSX_REG_T5, .v = 5 },
      { .r = PSX_REG_S0, .v = 0x1000 },
      { .r = PSX_REG_S1, .v = 0x1010 },
      { .r = PSX_REG_V0, .v = 0x28 },
   };
   uint32_t end_pc = 0x2008;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);
   load_code(state, handler, ARRAY_SIZE(handler), 0x1000);
   load_code(state, handler2, ARRAY_SIZE(handler2), 0x2000);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_beq(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 4),
      LI(PSX_REG_T2, 4),

      BEQ(PSX_REG_T0, PSX_REG_R0, 8),
      NOP,
      ORI(PSX_REG_T0, PSX_REG_R0, 0xbad),

      ADDIU(PSX_REG_T0, PSX_REG_T0, 1),
      BEQ(PSX_REG_T1, PSX_REG_T2, -8),
      ADDIU(PSX_REG_T1, PSX_REG_T1, 0x10),

      LI(PSX_REG_V0, 0xabcdef),
      LI(PSX_REG_V1, 0xabcdef),

      ADDIU(PSX_REG_T0, PSX_REG_T0, 0x100),
      BEQ(PSX_REG_V0, PSX_REG_V1, -8),
      ADDIU(PSX_REG_V1, PSX_REG_V1, 0x10),

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x202 },
      { .r = PSX_REG_T1, .v = 0x24 },
      { .r = PSX_REG_T2, .v = 0x4 },
      { .r = PSX_REG_V0, .v = 0xabcdef },
      { .r = PSX_REG_V1, .v = 0xabce0f },
   };
   uint32_t end_pc = 0x4c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_bne(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 0),
      LI(PSX_REG_T2, 4),
      LI(PSX_REG_V0, 0),
      LI(PSX_REG_V1, 0x10),

      BNE(PSX_REG_T1, PSX_REG_T2, -4),
      ADDIU(PSX_REG_T1, PSX_REG_T1, 1),

      ADDIU(PSX_REG_T0, PSX_REG_T0, 0x10),
      BNE(PSX_REG_V1, PSX_REG_V0, -8),
      ADDIU(PSX_REG_V0, PSX_REG_V0, 1),

      LI(PSX_REG_T4, 0),

      BNE(PSX_REG_T4, PSX_REG_R0, -4),
      NOP,

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T1, .v = 0x5 },
      { .r = PSX_REG_T2, .v = 0x4 },
      { .r = PSX_REG_V0, .v = 0x11 },
      { .r = PSX_REG_V1, .v = 0x10 },
      { .r = PSX_REG_T0, .v = 0x110 },
      { .r = PSX_REG_T4, .v = 0 },
   };
   uint32_t end_pc = 0x4c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_blez(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),
      LI(PSX_REG_T2, -1),

      LI(PSX_REG_S0, 0),

      BLEZ(PSX_REG_T1, -4),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 1),

      BLEZ(PSX_REG_T0, 8),
      NOP,

      BREAK(0xbad),

      LI(PSX_REG_V0, -4),

      ADDIU(PSX_REG_V0, PSX_REG_V0, 1),
      BLEZ(PSX_REG_V0, -8),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 0x10),

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = -1 },
      { .r = PSX_REG_S0, .v = 0x51 },
      { .r = PSX_REG_V0, .v = 1 },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_bgtz(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),
      LI(PSX_REG_T2, -1),

      LI(PSX_REG_S0, 0),

      BGTZ(PSX_REG_T0, -4),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 1),

      BGTZ(PSX_REG_T2, -4),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 1),

      BGTZ(PSX_REG_T1, 8),
      NOP,

      BREAK(0xbad),

      LI(PSX_REG_V0, 4),

      SUBU(PSX_REG_V0, PSX_REG_V0, PSX_REG_T1),
      BGTZ(PSX_REG_V0, -8),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 0x10),

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = -1 },
      { .r = PSX_REG_S0, .v = 0x42 },
      { .r = PSX_REG_V0, .v = 0 },
   };
   uint32_t end_pc = 0x50;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_bgez(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T1, 1),
      LI(PSX_REG_T2, -1),

      LI(PSX_REG_S0, 0),

      BGEZ(PSX_REG_T2, -4),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 1),

      BGEZ(PSX_REG_T1, 8),
      NOP,

      BREAK(0xbad),

      LI(PSX_REG_V0, 4),

      SUBU(PSX_REG_V0, PSX_REG_V0, PSX_REG_T1),
      BGEZ(PSX_REG_V0, -8),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 0x10),

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = -1 },
      { .r = PSX_REG_S0, .v = 0x51 },
      { .r = PSX_REG_V0, .v = -1 },
   };
   uint32_t end_pc = 0x40;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_bltz(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0),
      LI(PSX_REG_T1, 1),
      LI(PSX_REG_T2, -1),

      LI(PSX_REG_S0, 0),

      BLTZ(PSX_REG_T0, -4),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 1),

      BLTZ(PSX_REG_T2, 8),
      NOP,

      BREAK(0xbad),

      LI(PSX_REG_V0, -4),

      ADDIU(PSX_REG_V0, PSX_REG_V0, 1),
      BLTZ(PSX_REG_V0, -8),
      ADDIU(PSX_REG_S0, PSX_REG_S0, 0x10),

      BREAK(0xff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0 },
      { .r = PSX_REG_T1, .v = 1 },
      { .r = PSX_REG_T2, .v = -1 },
      { .r = PSX_REG_S0, .v = 0x41 },
      { .r = PSX_REG_V0, .v = 0 },
   };
   uint32_t end_pc = 0x48;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lb(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xff000000),

      LB(PSX_REG_S0, PSX_REG_R0, 2),
      LB(PSX_REG_S1, PSX_REG_R0, 1),

      LB(PSX_REG_S2, PSX_REG_T0, 0),
      LB(PSX_REG_S2, PSX_REG_T0, 1),
      LB(PSX_REG_S2, PSX_REG_T0, 2),
      LB(PSX_REG_S3, PSX_REG_T0, 3),

      LB(PSX_REG_T0, PSX_REG_T0, 0),

      LBU(PSX_REG_S4, PSX_REG_R0, 2),
      ORI(PSX_REG_S4, PSX_REG_R0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xffffff85 },
      { .r = PSX_REG_S0, .v = 0x00000008 },
      { .r = PSX_REG_S1, .v = 0xffffffff },
      { .r = PSX_REG_S2, .v = 0xffffff83 },
      { .r = PSX_REG_S3, .v = 0xffffff84 },
      { .r = PSX_REG_S4, .v = 0xffff },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lbu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xff000000),

      LBU(PSX_REG_S0, PSX_REG_R0, 2),
      LBU(PSX_REG_S1, PSX_REG_R0, 1),

      LBU(PSX_REG_S2, PSX_REG_T0, 0),
      LBU(PSX_REG_S2, PSX_REG_T0, 1),
      LBU(PSX_REG_S2, PSX_REG_T0, 2),
      LBU(PSX_REG_S3, PSX_REG_T0, 3),

      LBU(PSX_REG_T0, PSX_REG_T0, 0),

      LBU(PSX_REG_S4, PSX_REG_R0, 2),
      ORI(PSX_REG_S4, PSX_REG_R0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x85 },
      { .r = PSX_REG_S0, .v = 0x08 },
      { .r = PSX_REG_S1, .v = 0xff },
      { .r = PSX_REG_S2, .v = 0x83 },
      { .r = PSX_REG_S3, .v = 0x84 },
      { .r = PSX_REG_S4, .v = 0xffff },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lh(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xff000000),

      LH(PSX_REG_S0, PSX_REG_R0, 0),
      LH(PSX_REG_S1, PSX_REG_R0, 2),

      LH(PSX_REG_S2, PSX_REG_T0, 0),
      LH(PSX_REG_S2, PSX_REG_T0, 2),
      LH(PSX_REG_S2, PSX_REG_T0, 4),
      LH(PSX_REG_S3, PSX_REG_T0, 6),

      LH(PSX_REG_T0, PSX_REG_T0, 0),

      LHU(PSX_REG_S4, PSX_REG_R0, 2),
      ORI(PSX_REG_S4, PSX_REG_R0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xffff8005 },
      { .r = PSX_REG_S0, .v = 0xffffff00 },
      { .r = PSX_REG_S1, .v = 0x00003c08 },
      { .r = PSX_REG_S2, .v = 0xffff8003 },
      { .r = PSX_REG_S3, .v = 0xffff8004 },
      { .r = PSX_REG_S4, .v = 0xffff },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lhu(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xff000000),

      LHU(PSX_REG_S0, PSX_REG_R0, 0),
      LHU(PSX_REG_S1, PSX_REG_R0, 2),

      LHU(PSX_REG_S2, PSX_REG_T0, 0),
      LHU(PSX_REG_S2, PSX_REG_T0, 2),
      LHU(PSX_REG_S2, PSX_REG_T0, 4),
      LHU(PSX_REG_S3, PSX_REG_T0, 6),

      LHU(PSX_REG_T0, PSX_REG_T0, 0),

      LHU(PSX_REG_S4, PSX_REG_R0, 2),
      ORI(PSX_REG_S4, PSX_REG_R0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x8005 },
      { .r = PSX_REG_S0, .v = 0xff00 },
      { .r = PSX_REG_S1, .v = 0x3c08 },
      { .r = PSX_REG_S2, .v = 0x8003 },
      { .r = PSX_REG_S3, .v = 0x8004 },
      { .r = PSX_REG_S4, .v = 0xffff },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lw(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xff000000),

      LW(PSX_REG_S0, PSX_REG_R0, 0),
      LW(PSX_REG_S1, PSX_REG_R0, 4),

      LW(PSX_REG_S2, PSX_REG_T0, 0),
      LW(PSX_REG_S2, PSX_REG_T0, 4),
      LW(PSX_REG_S2, PSX_REG_T0, 8),
      LW(PSX_REG_S3, PSX_REG_T0, 12),

      LW(PSX_REG_T0, PSX_REG_T0, 0),

      LW(PSX_REG_S4, PSX_REG_R0, 4),
      ORI(PSX_REG_S4, PSX_REG_R0, 0xffff),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x80000005 },
      { .r = PSX_REG_S0, .v = 0x3c08ff00 },
      { .r = PSX_REG_S1, .v = 0x35080000 },
      { .r = PSX_REG_S2, .v = 0x80000003 },
      { .r = PSX_REG_S3, .v = 0x80000004 },
      { .r = PSX_REG_S4, .v = 0xffff },
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_lwl_lwr(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 1),

      LWL(PSX_REG_S0, PSX_REG_T0, 3),
      LWR(PSX_REG_S0, PSX_REG_T0, 0),

      LWR(PSX_REG_S1, PSX_REG_T0, 0),
      LWL(PSX_REG_S1, PSX_REG_T0, 3),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 1 },
      { .r = PSX_REG_S0, .v = 0x13c0800 },
      { .r = PSX_REG_S1, .v = 0x13c0800 },
   };
   uint32_t end_pc = 0x18;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_cache_isolation(struct dynarec_state *state) {
   union mips_instruction code[] = {
      /* Cache isolation */
      LI(PSX_REG_T0, 0x10000),

      LI(PSX_REG_V0, 0xabcdef),
      SW(PSX_REG_V0, PSX_REG_R0, 0x1000),

      /* Overwrite the "bad" break below with a NOP: toggling page
         isolation on and off should trigger a dynarec cache flush, if
         that's not the case the bad instruction will remain in the
         cache and be executed. */
      SW(PSX_REG_R0, PSX_REG_R0, 0x28),

      MTC0(PSX_REG_T0, PSX_COP0_SR),

      /* Cache should be isolated, attempt to overwrite the value we
         wrote above */
      SW(PSX_REG_R0, PSX_REG_R0, 0x1000),

      /* Disable cache isolation, should trigger a cache flush */
      MTC0(PSX_REG_R0, PSX_COP0_SR),

      LW(PSX_REG_V1, PSX_REG_R0, 0x1000),

      BREAK(0xbad),

      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0x10000 },
      { .r = PSX_REG_V0, .v = 0xabcdef},
      { .r = PSX_REG_V1, .v = 0xabcdef},
   };
   uint32_t end_pc = 0x2c;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_mfc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      GTE_MFC2(PSX_REG_T0, 0),
      GTE_MFC2(PSX_REG_T1, 31),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xbeef0000 },
      { .r = PSX_REG_T1, .v = 0xbeef0031 },
   };
   uint32_t end_pc = 0x8;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_cfc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      GTE_CFC2(PSX_REG_T0, 0),
      GTE_CFC2(PSX_REG_T1, 31),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xc0de0000 },
      { .r = PSX_REG_T1, .v = 0xc0de0031 },
   };
   uint32_t end_pc = 0x8;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_mtc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xbeefc0de),
      LI(PSX_REG_T1, 0xbeefc1de),
      GTE_MTC2(PSX_REG_T0, 1),
      GTE_MTC2(PSX_REG_T1, 30),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xbeefc0de },
      { .r = PSX_REG_T1, .v = 0xbeefc1de },
   };
   uint32_t end_pc = 0x18;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);
   TEST_EQ(gte_d[1],0xbeefc0de);
   TEST_EQ(gte_d[30],0xbeefc1de);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_ctc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xc0debeef),
      LI(PSX_REG_T1, 0xc1debeef),
      GTE_CTC2(PSX_REG_T0, 1),
      GTE_CTC2(PSX_REG_T1, 30),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xc0debeef },
      { .r = PSX_REG_T1, .v = 0xc1debeef },
   };
   uint32_t end_pc = 0x18;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);
   TEST_EQ(gte_c[1],0xc0debeef);
   TEST_EQ(gte_c[30],0xc1debeef);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_lwc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xc0de0000),
      GTE_LWC2(2, PSX_REG_T0, 0x1234),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xc0de0000 },
   };
   uint32_t end_pc = 0xc;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);
   TEST_EQ(gte_d[2],0xc0de5678);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_swc2(struct dynarec_state *state) {
   union mips_instruction code[] = {
      LI(PSX_REG_T0, 0xc0de0000),
      GTE_SWC2(0, PSX_REG_T0, 0x1234),
      BREAK(0x0ff0ff),
   };
   struct reg_val expected[] = {
      { .r = PSX_REG_T0, .v = 0xc0de0000 },
   };
   uint32_t end_pc = 0xc;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);
   TEST_EQ(gte_addr,0xbeef0000);

   return check_regs(state, expected, ARRAY_SIZE(expected));
}

static int test_gte_imm25(struct dynarec_state *state) {
   union mips_instruction code[] = {
      GTE_imm25,
      BREAK(0x0ff0ff),
   };
   uint32_t end_pc = 0x4;
   struct dynarec_ret ret;

   load_code(state, code, ARRAY_SIZE(code), 0);

   ret = dynarec_run(state, 0x1000);

   TEST_EQ(state->pc, end_pc);
   TEST_EQ(ret.val.code, DYNAREC_EXIT_BREAK);
   TEST_EQ(ret.val.param, 0x0ff0ff);

   return check_regs(state, NULL, 0);
}

int main() {
   unsigned ntests = 0;
   unsigned nsuccess = 0;
   gte_c[0]  = 0xc0de0000;
   gte_c[31] = 0xc0de0031;
   gte_d[0]  = 0xbeef0000;
   gte_d[31] = 0xbeef0031;
   gte_addr = 0;


#define RUN_TEST(_t) do {                       \
      ntests++;                                 \
      nsuccess += (run_test(#_t, _t) == 0);     \
   } while (0)

   RUN_TEST(test_break);
   RUN_TEST(test_syscall);
   RUN_TEST(test_rfe);
   RUN_TEST(test_nop);
   RUN_TEST(test_lui);
   RUN_TEST(test_counter);
   RUN_TEST(test_ori);
   RUN_TEST(test_xori);
   RUN_TEST(test_addi_no_exception);
   RUN_TEST(test_addiu);
   RUN_TEST(test_andi);
   RUN_TEST(test_li);
   RUN_TEST(test_r0);
   RUN_TEST(test_sll);
   RUN_TEST(test_srl);
   RUN_TEST(test_sra);
   RUN_TEST(test_sllv);
   RUN_TEST(test_srlv);
   RUN_TEST(test_srav);
   RUN_TEST(test_addu);
   RUN_TEST(test_add_no_exception);
   RUN_TEST(test_sub_no_exception);
   RUN_TEST(test_subu);
   RUN_TEST(test_and);
   RUN_TEST(test_or);
   RUN_TEST(test_xor);
   RUN_TEST(test_nor);
   RUN_TEST(test_slt);
   RUN_TEST(test_sltu);
   RUN_TEST(test_slti);
   RUN_TEST(test_sltiu);
   RUN_TEST(test_hi_lo);
   RUN_TEST(test_mult_no_exception);
   RUN_TEST(test_multu);
   RUN_TEST(test_div);
   RUN_TEST(test_divu);
   RUN_TEST(test_j);
   RUN_TEST(test_jal);
   RUN_TEST(test_jr);
   RUN_TEST(test_jalr);
   RUN_TEST(test_beq);
   RUN_TEST(test_bne);
   RUN_TEST(test_blez);
   RUN_TEST(test_bgtz);
   RUN_TEST(test_bgez);
   RUN_TEST(test_bltz);
   RUN_TEST(test_lb);
   RUN_TEST(test_lbu);
   RUN_TEST(test_lh);
   RUN_TEST(test_lhu);
   RUN_TEST(test_lw);
   RUN_TEST(test_lwl_lwr);
   RUN_TEST(test_cache_isolation);
   RUN_TEST(test_gte_mfc2);
   RUN_TEST(test_gte_cfc2);
   RUN_TEST(test_gte_mtc2);
   RUN_TEST(test_gte_ctc2);
   RUN_TEST(test_gte_lwc2);
   RUN_TEST(test_gte_swc2);
   RUN_TEST(test_gte_imm25);

   printf("Tests done, results: %u/%u\n", nsuccess, ntests);

   if (nsuccess != ntests) {
      return EXIT_FAILURE;
   }
   return EXIT_SUCCESS;
}

/****************************
 * Dummy emulator callbacks *
 ****************************/

/* Callback used by the dynarec to handle writes to GTE MFC2 */
int32_t dynarec_gte_mfc2(struct dynarec_state *s,
                           uint32_t reg_target,
                           uint32_t reg_gte,
                           uint32_t instr) {
   DYNAREC_LOG("dynarec gte mfc2 0x%08x @ (%d)\n", gte_d[reg_gte], reg_gte);
   /* return data from fake gte data registers  */
   return gte_d[reg_gte];
}

/* Callback used by the dynarec to handle writes to GTE CFC2 */
int32_t dynarec_gte_cfc2(struct dynarec_state *s,
                           uint32_t reg_target,
                           uint32_t reg_gte,
                           uint32_t instr) {
   DYNAREC_LOG("dynarec gte cfc2 0x%08x @ (%d)\n", gte_c[reg_gte], reg_gte);
   /* return data from fake gte control registers  */
   return gte_c[reg_gte];
}

/* Callback used by the dynarec to handle writes to GTE MTC2 */
void dynarec_gte_mtc2(struct dynarec_state *s,
                           uint32_t source,
                           uint32_t reg_gte,
                           uint32_t instr) {
   DYNAREC_LOG("dynarec gte mtc2 0x%08x @ %d\n", source, reg_gte);
   /* write data to fake gte data registers  */
   gte_d[reg_gte] = source;
}

/* Callback used by the dynarec to handle writes to GTE CTC2 */
void dynarec_gte_ctc2(struct dynarec_state *s,
                           uint32_t source,
                           uint32_t reg_gte,
                           uint32_t instr) {
   DYNAREC_LOG("dynarec gte ctc2 0x%08x @ %d\n", source, reg_gte);
   /* write data to fake gte control registers  */
   gte_c[reg_gte] = source;
}

/* Callback used by the dynarec to handle writes to GTE LWC2 */
int32_t dynarec_gte_lwc2(struct dynarec_state *s,
                           uint32_t addr,
                           uint32_t instr,
                           int32_t counter) {
   uint32_t rt = (instr>>16) & 0x1f;
   DYNAREC_LOG("dynarec gte lwc2 addr:0x%08x gte rt:%d \n", addr, rt);
   /* set the fake gte data register if the addr pointer was correct
    * after masking address to be in ram*/
   if(addr==0x1e1234){
      gte_d[rt]=0xc0de5678;
   }
   return 0;
}

/* Callback used by the dynarec to handle writes to GTE SWC2 */
int32_t dynarec_gte_swc2(struct dynarec_state *s,
                           uint32_t addr,
                           uint32_t instr,
                           int32_t counter) {
   uint32_t rt = (instr>>16) & 0x1f;
   DYNAREC_LOG("dynarec gte swc2 addr:0x%08x gte rt:%d \n", addr, rt);
   /* set our fake memory addr to what was in fake gte register if
    * the address is correct after masking address to be in ram*/
   if(addr==0x1e1234){
      gte_addr=gte_d[rt];
   }
   return 0;
}

/* Callback used by the dynarec to handle writes to GTE MFC2 */
int32_t dynarec_gte_instruction(struct dynarec_state *s,
                           uint32_t instr,
                           int32_t counter) {
   DYNAREC_LOG("dynarec gte instruction %08x counter:%d\n", instr, counter);
   return 0;
}

/* Callback used by the dynarec to handle writes to "miscelanous" COP0
   registers (i.e. not SR nor CAUSE) */
void dynarec_set_cop0_misc(struct dynarec_state *s,
                           uint32_t val,
                           uint32_t cop0_reg) {
   printf("dynarec cop0 %08x @ %d\n", val, cop0_reg);
}

/* Callbacks used by the dynarec to handle device memory access */
int32_t dynarec_callback_sw(struct dynarec_state *s,
                            uint32_t val,
                            uint32_t addr,
                            int32_t counter) {

   DYNAREC_LOG("dynarec sw %08x @ %08x (%d)\n", val, addr, counter);

   return 0;
}

int32_t dynarec_callback_sh(struct dynarec_state *s,
                                       uint32_t val,
                                       uint32_t addr,
                                       int32_t counter) {
   DYNAREC_LOG("dynarec sh %08x @ %08x (%d)\n", val, addr, counter);
   return 0;
}

int32_t dynarec_callback_sb(struct dynarec_state *s,
                                       uint32_t val,
                                       uint32_t addr,
                                       int32_t counter) {
   DYNAREC_LOG("dynarec sb %08x @ %08x (%d)\n", val, addr, counter);

   return 0;
}

struct dynarec_load_val dynarec_callback_lb(struct dynarec_state *s,
                                            uint32_t addr,
                                            int32_t counter) {
   static uint32_t val = 0x80;
   struct dynarec_load_val r;

   if (addr == 0) {
      val = 0x80;
   } else {
      val = (val + 1) % 0xff;

      DYNAREC_LOG("dynarec lb %08x @ %08x (%d)\n", val, addr, counter);
   }

   r.counter = counter;
   /* High bits should be ignored */
   r.value = val | 0xffffff00;

   return r;
}

struct dynarec_load_val dynarec_callback_lh(struct dynarec_state *s,
                                            uint32_t addr,
                                            int32_t counter) {
   static uint32_t val = 0x8000;
   struct dynarec_load_val r;

   if (addr == 0) {
      val = 0x8000;
   } else {
      val = (val + 1) % 0xffff;

      DYNAREC_LOG("dynarec lh %08x @ %08x (%d)\n", val, addr, counter);
   }

   r.counter = counter;
   /* High bits should be ignored */
   r.value = val | 0xffff0000;

   return r;
}

struct dynarec_load_val dynarec_callback_lw(struct dynarec_state *s,
                                            uint32_t addr,
                                            int32_t counter) {
   static uint32_t val = 0x80000000;
   struct dynarec_load_val r;

   if (addr == 0) {
      val = 0x80000000;
   } else {
      val = val + 1;

      DYNAREC_LOG("dynarec lw %08x @ %08x (%d)\n", val, addr, counter);
   }

   r.counter = counter;
   r.value = val;

   return r;
}
