

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_5_1'
================================================================
* Date:           Thu Jul  4 07:53:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  40.975 us|  40.975 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln5_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln5"   --->   Operation 8 'read' 'sext_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln5_cast = sext i58 %sext_ln5_read"   --->   Operation 9 'sext' 'sext_ln5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i256 0, i256 %shiftreg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "%icmp_ln5 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 15 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln5 = add i14 %i_2, i14 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 16 'add' 'add_ln5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 17 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i14 %i_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 18 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i14 %i_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 19 'trunc' 'trunc_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i256 %in_buf, i64 0, i64 %zext_ln5_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 20 'getelementptr' 'in_buf_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln5 = store i14 %add_ln5, i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 21 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln5_cast" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 22 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.65ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln5 & !trunc_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 25 'load' 'shiftreg_load' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i256 %shiftreg_load" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 26 'zext' 'zext_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:6]   --->   Operation 27 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 28 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln9 = br i1 %trunc_ln5, void, void %for.inc.split._crit_edge" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 29 'br' 'br_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln9 = br void %for.inc.split._crit_edge" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 30 'br' 'br_ln9' <Predicate = (!icmp_ln5 & !trunc_ln5)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_51 = phi i512 %gmem0_addr_read, void, i512 %zext_ln5, void %for.inc.split" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 31 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln9_s = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %empty_51, i32 256, i32 511" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 32 'partselect' 'trunc_ln9_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i512 %empty_51" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 33 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.98ns)   --->   "%store_ln9 = store i256 %trunc_ln9, i13 %in_buf_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 34 'store' 'store_ln9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8192> <RAM>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln5 = store i256 %trunc_ln9_s, i256 %shiftreg" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 35 'store' 'store_ln5' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 36 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln5', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) [17]  (0.765 ns)
	'store' operation ('store_ln5', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) of variable 'add_ln5', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5 on local variable 'i' [36]  (0.387 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) [14]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) [29]  (3.65 ns)

 <State 3>: 3.37ns
The critical path consists of the following:
	'load' operation ('shiftreg_load', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) on local variable 'shiftreg' [20]  (0 ns)
	multiplexor before 'phi' operation ('empty_51', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) with incoming values : ('zext_ln5', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) ('gmem0_addr_read', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) [32]  (0.387 ns)
	'phi' operation ('empty_51', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) with incoming values : ('zext_ln5', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:5) ('gmem0_addr_read', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) [32]  (0 ns)
	'store' operation ('store_ln9', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9) of variable 'trunc_ln9', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:9 on array 'in_buf' [35]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
