# Reading D:/AlteraWindoze/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do ServoController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:41 on Oct 15,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:54:41 on Oct 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:41 on Oct 15,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 16:54:41 on Oct 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:41 on Oct 15,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt 
# ** Error: (vlog-7) Failed to open design unit file "D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 16:54:41 on Oct 15,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./ServoController_run_msim_rtl_verilog.do line 11
# D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-C..."
vlog -reportprogress 300 -work work D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider_testbench.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:54 on Oct 15,2016
# vlog -reportprogress 300 -work work D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider_testbench.v 
# -- Compiling module clockDivider_testbench
# 
# Top level modules:
# 	clockDivider_testbench
# End time: 16:54:54 on Oct 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:54:56 on Oct 15,2016
# vlog -reportprogress 300 -work work D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/clockDivider.v 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 16:54:56 on Oct 15,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.clockDivider_testbench
# vsim -gui "+altera" -l msim_transcript -do "ServoController_run_msim_rtl_verilog.do" 
# Start time: 16:55:00 on Oct 15,2016
# Loading work.clockDivider_testbench
# Loading work.clockDivider
add wave -position end  sim:/clockDivider_testbench/clk
add wave -position end  sim:/clockDivider_testbench/reset
add wave -position end  sim:/clockDivider_testbench/newClk
run -all
# Running testbench
# End time: 17:11:17 on Oct 15,2016, Elapsed time: 0:16:17
# Errors: 0, Warnings: 0
