{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458591818873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458591818873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 20:23:38 2016 " "Processing started: Mon Mar 21 20:23:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458591818873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458591818873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458591818873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458591819184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp-rtl " "Found design unit 1: vdp-rtl" {  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819512 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp " "Found entity 1: vdp" {  } { { "../project_submit/adpre/vdp.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/rcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/rcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcb-rtl1 " "Found design unit 1: rcb-rtl1" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819514 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcb " "Found entity 1: rcb" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_write_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_write_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_write_cache-memory_interface " "Found design unit 1: pix_write_cache-memory_interface" {  } { { "../project_submit/adpre/pix_write_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_write_cache.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819517 ""} { "Info" "ISGN_ENTITY_NAME" "1 pix_write_cache " "Found entity 1: pix_write_cache" {  } { { "../project_submit/adpre/pix_write_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_write_cache.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_word_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_word_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_word_cache-func " "Found design unit 1: pix_word_cache-func" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819519 ""} { "Info" "ISGN_ENTITY_NAME" "1 pix_word_cache " "Found entity 1: pix_word_cache" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/draw_octant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/draw_octant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw_octant-comb " "Found design unit 1: draw_octant-comb" {  } { { "../project_submit/adpre/draw_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_octant.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819521 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw_octant " "Found entity 1: draw_octant" {  } { { "../project_submit/adpre/draw_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_octant.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/draw_any_octant.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/draw_any_octant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dao " "Found design unit 1: dao" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819523 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 draw_any_octant-comb " "Found design unit 2: draw_any_octant-comb" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819523 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw_any_octant " "Found entity 1: draw_any_octant" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/project_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/project_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_pack " "Found design unit 1: project_pack" {  } { { "../project_submit/adpre/project_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/project_pack.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project_pack-body " "Found design unit 2: project_pack-body" {  } { { "../project_submit/adpre/project_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/project_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/pix_cache_pak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/pix_cache_pak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pix_cache_pak " "Found design unit 1: pix_cache_pak" {  } { { "../project_submit/adpre/pix_cache_pak.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_cache_pak.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pix_cache_pak-body " "Found design unit 2: pix_cache_pak-body" {  } { { "../project_submit/adpre/pix_cache_pak.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_cache_pak.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/hdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/hdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 db-main " "Found design unit 1: db-main" {  } { { "../project_submit/adpre/hdb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/hdb.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819530 ""} { "Info" "ISGN_ENTITY_NAME" "1 db " "Found entity 1: db" {  } { { "../project_submit/adpre/hdb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/hdb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/program files/altera/13.1/vhdl/project_submit/adpre/config_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /program files/altera/13.1/vhdl/project_submit/adpre/config_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_pack " "Found design unit 1: config_pack" {  } { { "../project_submit/adpre/config_pack.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/config_pack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458591819532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458591819532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vdp " "Elaborating entity \"vdp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458591819561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "db db:entity_db " "Elaborating entity \"db\" for hierarchy \"db:entity_db\"" {  } { { "../project_submit/adpre/vdp.vhd" "entity_db" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_any_octant db:entity_db\|draw_any_octant:DAO " "Elaborating entity \"draw_any_octant\" for hierarchy \"db:entity_db\|draw_any_octant:DAO\"" {  } { { "../project_submit/adpre/hdb.vhd" "DAO" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/hdb.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_octant db:entity_db\|draw_any_octant:DAO\|draw_octant:D_O " "Elaborating entity \"draw_octant\" for hierarchy \"db:entity_db\|draw_any_octant:DAO\|draw_octant:D_O\"" {  } { { "../project_submit/adpre/draw_any_octant.vhd" "D_O" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/draw_any_octant.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcb rcb:entity_rcb " "Elaborating entity \"rcb\" for hierarchy \"rcb:entity_rcb\"" {  } { { "../project_submit/adpre/vdp.vhd" "entity_rcb" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/vdp.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_clear_start rcb.vhd(48) " "Verilog HDL or VHDL warning at rcb.vhd(48): object \"y_clear_start\" assigned a value but never read" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458591819632 "|vdp|rcb:entity_rcb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcb_skip_pw rcb.vhd(66) " "Verilog HDL or VHDL warning at rcb.vhd(66): object \"rcb_skip_pw\" assigned a value but never read" {  } { { "../project_submit/adpre/rcb.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458591819632 "|vdp|rcb:entity_rcb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pix_word_cache rcb:entity_rcb\|pix_word_cache:PWC " "Elaborating entity \"pix_word_cache\" for hierarchy \"rcb:entity_rcb\|pix_word_cache:PWC\"" {  } { { "../project_submit/adpre/rcb.vhd" "PWC" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819653 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdin1 pix_word_cache.vhd(54) " "VHDL Process Statement warning at pix_word_cache.vhd(54): inferring latch(es) for signal or variable \"rdin1\", which holds its previous value in one or more paths through the process" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458591819654 "|vdp|rcb:entity_rcb|pix_word_cache:PWC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdin1\[0\] pix_word_cache.vhd(54) " "Inferred latch for \"rdin1\[0\]\" at pix_word_cache.vhd(54)" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458591819657 "|vdp|rcb:entity_rcb|pix_word_cache:PWC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdin1\[1\] pix_word_cache.vhd(54) " "Inferred latch for \"rdin1\[1\]\" at pix_word_cache.vhd(54)" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458591819657 "|vdp|rcb:entity_rcb|pix_word_cache:PWC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pix_write_cache rcb:entity_rcb\|pix_write_cache:PWC2 " "Elaborating entity \"pix_write_cache\" for hierarchy \"rcb:entity_rcb\|pix_write_cache:PWC2\"" {  } { { "../project_submit/adpre/rcb.vhd" "PWC2" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/rcb.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458591819673 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[1\] " "LATCH primitive \"rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[1\]\" is permanently enabled" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1458591820161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[0\] " "LATCH primitive \"rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[0\]\" is permanently enabled" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1458591820161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[1\] " "LATCH primitive \"rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[1\]\" is permanently enabled" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1458591820325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[0\] " "LATCH primitive \"rcb:entity_rcb\|pix_word_cache:PWC\|rdin1\[0\]\" is permanently enabled" {  } { { "../project_submit/adpre/pix_word_cache.vhd" "" { Text "D:/Program Files/altera/13.1/VHDL/project_submit/adpre/pix_word_cache.vhd" 54 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1458591820325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458591821017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458591821554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458591821554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458591821995 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458591821995 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458591821995 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458591821995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "553 " "Peak virtual memory: 553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458591822021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 20:23:42 2016 " "Processing ended: Mon Mar 21 20:23:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458591822021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458591822021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458591822021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458591822021 ""}
