input,winner,operation,output,merge_cond,exhaust_ws,label_cons,case_agr,wh_agr,foc_agr,cl_agr,case,wh,foc,cl,case_mt,wh_mt,foc_mt,cl_mt,LB_DP,LB_V,LB_v,LB_T
[DP case_agr],0,mtAgree,[DP],0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0
[DP case_agr],1,xMerge,[.. [V] [DP case_agr]],0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[DP case_agr],0,xMerge,[.. [v] [DP case_agr]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[DP case_agr],0,xMerge,[.. [T case] [DP case_agr]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[DP case_agr],0,xMerge,[.. [C] [DP case_agr]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[DP case_agr],0,rMerge,[DP case_agr],0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],1,Label,[V [V] [DP case_agr]],0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0
[.. [V] [DP case_agr]],0,Label,[DP case_agr [V] [DP case_agr]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0
[.. [V] [DP case_agr]],0,xMerge,[.. [v] [.. [V] [DP case_agr]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],0,xMerge,[.. [T case] [.. [V] [DP case_agr]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],0,xMerge,[.. [C] [.. [V] [DP case_agr]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],0,iMerge,[.. [V] [.. [V] [DP case_agr]]],1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],0,iMerge,[.. [DP case_agr] [.. [V] [DP case_agr]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [V] [DP case_agr]],0,rMerge,[.. [V] [DP case_agr]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[V [V] [DP case_agr]],1,xMerge,[.. [v] [V [V] [DP case_agr]]],0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[V [V] [DP case_agr]],0,xMerge,[.. [T case] [V [V] [DP case_agr]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[V [V] [DP case_agr]],0,xMerge,[.. [C] [V [V] [DP case_agr]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[V [V] [DP case_agr]],0,iMerge,[.. [DP case_agr] [V [V] [DP case_agr]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[V [V] [DP case_agr]],0,rMerge,[V [V] [DP case_agr]],0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],1,Label,[v [v] [V [V] [DP case_agr]]],0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0
[.. [v] [V [V] [DP case_agr]]],0,Label,[V [v] [V [V] [DP case_agr]]],0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0
[.. [v] [V [V] [DP case_agr]]],0,xMerge,[.. [T case] [.. [v] [V [V] [DP case_agr]]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],0,xMerge,[.. [C] [.. [v] [V [V] [DP case_agr]]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],0,iMerge,[.. [v] [.. [v] [V [V] [DP case_agr]]]],1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],0,iMerge,[.. [V [V] [DP case_agr]] [.. [v] [V [V] [DP case_agr]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],0,iMerge,[.. [DP case_agr] [.. [v] [V [V] [DP case_agr]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [v] [V [V] [DP case_agr]]],0,rMerge,[.. [v] [V [V] [DP case_agr]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [v] [V [V] [DP case_agr]]],0,xMerge,[.. [T case] [v [v] [V [V] [DP case_agr]]]],0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [v] [V [V] [DP case_agr]]],0,xMerge,[.. [C] [v [v] [V [V] [DP case_agr]]]],1,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [v] [V [V] [DP case_agr]]],0,iMerge,[.. [V [V] [DP case_agr]] [v [v] [V [V] [DP case_agr]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [v] [V [V] [DP case_agr]]],1,iMerge,[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [v] [V [V] [DP case_agr]]],0,rMerge,[v [v] [V [V] [DP case_agr]]],0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,Label,[DP case_agr [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],1,Label,[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,xMerge,[.. [T case] [.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,xMerge,[.. [C] [.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,iMerge,[.. [DP case_agr] [.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,iMerge,[.. [v [v] [V [V] [DP case_agr]]] [.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,iMerge,[.. [V [V] [DP case_agr]] [.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,rMerge,[.. [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],1,xMerge,[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,xMerge,[.. [C] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,iMerge,[.. [DP case_agr] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,iMerge,[.. [V [V] [DP case_agr]] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,rMerge,[v [DP case_agr] [v [v] [V [V] [DP case_agr]]]],0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],1,Label,[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,Label,[v [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,xMerge,[.. [C] [.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],1,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [T case] [.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]] [.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [DP case_agr] [.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [V [V] [DP case_agr]] [.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,rMerge,[.. [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,xMerge,[.. [C] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],1,iMerge,[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,iMerge,[.. [V [V] [DP case_agr]] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,rMerge,[T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]],0,1,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],1,Agree,[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,Label,[DP case_agr [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,Label,[T case [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,xMerge,[.. [C] [.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [DP case_agr] [.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]] [.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]] [.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [V [V] [DP case_agr]] [.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,rMerge,[.. [DP case_agr] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,Label,[DP [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],1,Label,[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,xMerge,[.. [C] [.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [DP] [.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]] [.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]] [.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [V [V] [DP case_agr]] [.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,rMerge,[.. [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],1,xMerge,[.. [C] [T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [DP] [T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]] [T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,iMerge,[.. [V [V] [DP case_agr]] [T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]]],0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,rMerge,[T [DP] [T case [T case] [v [DP case_agr] [v [v] [V [V] [DP case_agr]]]]]],0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
