
robot_core_STM32F429IGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b58  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08008d08  08008d08  00018d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009110  08009110  00020034  2**0
                  CONTENTS
  4 .ARM          00000008  08009110  08009110  00019110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009118  08009118  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009118  08009118  00019118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800911c  0800911c  0001911c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08009120  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  20000034  08009154  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08009154  00020330  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013132  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a6f  00000000  00000000  00033196  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001150  00000000  00000000  00035c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001000  00000000  00000000  00036d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002532a  00000000  00000000  00037d58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f2fc  00000000  00000000  0005d082  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dd5ec  00000000  00000000  0006c37e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014996a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ab8  00000000  00000000  001499e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000034 	.word	0x20000034
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008cf0 	.word	0x08008cf0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000038 	.word	0x20000038
 80001ec:	08008cf0 	.word	0x08008cf0

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__aeabi_d2f>:
 800098c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000990:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000994:	bf24      	itt	cs
 8000996:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800099a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800099e:	d90d      	bls.n	80009bc <__aeabi_d2f+0x30>
 80009a0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009ac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009b4:	bf08      	it	eq
 80009b6:	f020 0001 	biceq.w	r0, r0, #1
 80009ba:	4770      	bx	lr
 80009bc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009c0:	d121      	bne.n	8000a06 <__aeabi_d2f+0x7a>
 80009c2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009c6:	bfbc      	itt	lt
 80009c8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009cc:	4770      	bxlt	lr
 80009ce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009d6:	f1c2 0218 	rsb	r2, r2, #24
 80009da:	f1c2 0c20 	rsb	ip, r2, #32
 80009de:	fa10 f30c 	lsls.w	r3, r0, ip
 80009e2:	fa20 f002 	lsr.w	r0, r0, r2
 80009e6:	bf18      	it	ne
 80009e8:	f040 0001 	orrne.w	r0, r0, #1
 80009ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009f8:	ea40 000c 	orr.w	r0, r0, ip
 80009fc:	fa23 f302 	lsr.w	r3, r3, r2
 8000a00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a04:	e7cc      	b.n	80009a0 <__aeabi_d2f+0x14>
 8000a06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a0a:	d107      	bne.n	8000a1c <__aeabi_d2f+0x90>
 8000a0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a10:	bf1e      	ittt	ne
 8000a12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a1a:	4770      	bxne	lr
 8000a1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_uldivmod>:
 8000a2c:	b953      	cbnz	r3, 8000a44 <__aeabi_uldivmod+0x18>
 8000a2e:	b94a      	cbnz	r2, 8000a44 <__aeabi_uldivmod+0x18>
 8000a30:	2900      	cmp	r1, #0
 8000a32:	bf08      	it	eq
 8000a34:	2800      	cmpeq	r0, #0
 8000a36:	bf1c      	itt	ne
 8000a38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a40:	f000 b972 	b.w	8000d28 <__aeabi_idiv0>
 8000a44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a4c:	f000 f806 	bl	8000a5c <__udivmoddi4>
 8000a50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a58:	b004      	add	sp, #16
 8000a5a:	4770      	bx	lr

08000a5c <__udivmoddi4>:
 8000a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a60:	9e08      	ldr	r6, [sp, #32]
 8000a62:	4604      	mov	r4, r0
 8000a64:	4688      	mov	r8, r1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d14b      	bne.n	8000b02 <__udivmoddi4+0xa6>
 8000a6a:	428a      	cmp	r2, r1
 8000a6c:	4615      	mov	r5, r2
 8000a6e:	d967      	bls.n	8000b40 <__udivmoddi4+0xe4>
 8000a70:	fab2 f282 	clz	r2, r2
 8000a74:	b14a      	cbz	r2, 8000a8a <__udivmoddi4+0x2e>
 8000a76:	f1c2 0720 	rsb	r7, r2, #32
 8000a7a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a7e:	fa20 f707 	lsr.w	r7, r0, r7
 8000a82:	4095      	lsls	r5, r2
 8000a84:	ea47 0803 	orr.w	r8, r7, r3
 8000a88:	4094      	lsls	r4, r2
 8000a8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a8e:	0c23      	lsrs	r3, r4, #16
 8000a90:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a94:	fa1f fc85 	uxth.w	ip, r5
 8000a98:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a9c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aa0:	fb07 f10c 	mul.w	r1, r7, ip
 8000aa4:	4299      	cmp	r1, r3
 8000aa6:	d909      	bls.n	8000abc <__udivmoddi4+0x60>
 8000aa8:	18eb      	adds	r3, r5, r3
 8000aaa:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000aae:	f080 811b 	bcs.w	8000ce8 <__udivmoddi4+0x28c>
 8000ab2:	4299      	cmp	r1, r3
 8000ab4:	f240 8118 	bls.w	8000ce8 <__udivmoddi4+0x28c>
 8000ab8:	3f02      	subs	r7, #2
 8000aba:	442b      	add	r3, r5
 8000abc:	1a5b      	subs	r3, r3, r1
 8000abe:	b2a4      	uxth	r4, r4
 8000ac0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ac4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ac8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000acc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ad0:	45a4      	cmp	ip, r4
 8000ad2:	d909      	bls.n	8000ae8 <__udivmoddi4+0x8c>
 8000ad4:	192c      	adds	r4, r5, r4
 8000ad6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ada:	f080 8107 	bcs.w	8000cec <__udivmoddi4+0x290>
 8000ade:	45a4      	cmp	ip, r4
 8000ae0:	f240 8104 	bls.w	8000cec <__udivmoddi4+0x290>
 8000ae4:	3802      	subs	r0, #2
 8000ae6:	442c      	add	r4, r5
 8000ae8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000aec:	eba4 040c 	sub.w	r4, r4, ip
 8000af0:	2700      	movs	r7, #0
 8000af2:	b11e      	cbz	r6, 8000afc <__udivmoddi4+0xa0>
 8000af4:	40d4      	lsrs	r4, r2
 8000af6:	2300      	movs	r3, #0
 8000af8:	e9c6 4300 	strd	r4, r3, [r6]
 8000afc:	4639      	mov	r1, r7
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	428b      	cmp	r3, r1
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0xbe>
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	f000 80eb 	beq.w	8000ce2 <__udivmoddi4+0x286>
 8000b0c:	2700      	movs	r7, #0
 8000b0e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b12:	4638      	mov	r0, r7
 8000b14:	4639      	mov	r1, r7
 8000b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1a:	fab3 f783 	clz	r7, r3
 8000b1e:	2f00      	cmp	r7, #0
 8000b20:	d147      	bne.n	8000bb2 <__udivmoddi4+0x156>
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d302      	bcc.n	8000b2c <__udivmoddi4+0xd0>
 8000b26:	4282      	cmp	r2, r0
 8000b28:	f200 80fa 	bhi.w	8000d20 <__udivmoddi4+0x2c4>
 8000b2c:	1a84      	subs	r4, r0, r2
 8000b2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b32:	2001      	movs	r0, #1
 8000b34:	4698      	mov	r8, r3
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d0e0      	beq.n	8000afc <__udivmoddi4+0xa0>
 8000b3a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b3e:	e7dd      	b.n	8000afc <__udivmoddi4+0xa0>
 8000b40:	b902      	cbnz	r2, 8000b44 <__udivmoddi4+0xe8>
 8000b42:	deff      	udf	#255	; 0xff
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	f040 808f 	bne.w	8000c6c <__udivmoddi4+0x210>
 8000b4e:	1b49      	subs	r1, r1, r5
 8000b50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b54:	fa1f f885 	uxth.w	r8, r5
 8000b58:	2701      	movs	r7, #1
 8000b5a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b68:	fb08 f10c 	mul.w	r1, r8, ip
 8000b6c:	4299      	cmp	r1, r3
 8000b6e:	d907      	bls.n	8000b80 <__udivmoddi4+0x124>
 8000b70:	18eb      	adds	r3, r5, r3
 8000b72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b76:	d202      	bcs.n	8000b7e <__udivmoddi4+0x122>
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	f200 80cd 	bhi.w	8000d18 <__udivmoddi4+0x2bc>
 8000b7e:	4684      	mov	ip, r0
 8000b80:	1a59      	subs	r1, r3, r1
 8000b82:	b2a3      	uxth	r3, r4
 8000b84:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b88:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b8c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b90:	fb08 f800 	mul.w	r8, r8, r0
 8000b94:	45a0      	cmp	r8, r4
 8000b96:	d907      	bls.n	8000ba8 <__udivmoddi4+0x14c>
 8000b98:	192c      	adds	r4, r5, r4
 8000b9a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x14a>
 8000ba0:	45a0      	cmp	r8, r4
 8000ba2:	f200 80b6 	bhi.w	8000d12 <__udivmoddi4+0x2b6>
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	eba4 0408 	sub.w	r4, r4, r8
 8000bac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bb0:	e79f      	b.n	8000af2 <__udivmoddi4+0x96>
 8000bb2:	f1c7 0c20 	rsb	ip, r7, #32
 8000bb6:	40bb      	lsls	r3, r7
 8000bb8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bbc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bc0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bc4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bc8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bcc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000bd0:	4325      	orrs	r5, r4
 8000bd2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000bd6:	0c2c      	lsrs	r4, r5, #16
 8000bd8:	fb08 3319 	mls	r3, r8, r9, r3
 8000bdc:	fa1f fa8e 	uxth.w	sl, lr
 8000be0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000be4:	fb09 f40a 	mul.w	r4, r9, sl
 8000be8:	429c      	cmp	r4, r3
 8000bea:	fa02 f207 	lsl.w	r2, r2, r7
 8000bee:	fa00 f107 	lsl.w	r1, r0, r7
 8000bf2:	d90b      	bls.n	8000c0c <__udivmoddi4+0x1b0>
 8000bf4:	eb1e 0303 	adds.w	r3, lr, r3
 8000bf8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bfc:	f080 8087 	bcs.w	8000d0e <__udivmoddi4+0x2b2>
 8000c00:	429c      	cmp	r4, r3
 8000c02:	f240 8084 	bls.w	8000d0e <__udivmoddi4+0x2b2>
 8000c06:	f1a9 0902 	sub.w	r9, r9, #2
 8000c0a:	4473      	add	r3, lr
 8000c0c:	1b1b      	subs	r3, r3, r4
 8000c0e:	b2ad      	uxth	r5, r5
 8000c10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c14:	fb08 3310 	mls	r3, r8, r0, r3
 8000c18:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c1c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c20:	45a2      	cmp	sl, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1da>
 8000c24:	eb1e 0404 	adds.w	r4, lr, r4
 8000c28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c2c:	d26b      	bcs.n	8000d06 <__udivmoddi4+0x2aa>
 8000c2e:	45a2      	cmp	sl, r4
 8000c30:	d969      	bls.n	8000d06 <__udivmoddi4+0x2aa>
 8000c32:	3802      	subs	r0, #2
 8000c34:	4474      	add	r4, lr
 8000c36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c3e:	eba4 040a 	sub.w	r4, r4, sl
 8000c42:	454c      	cmp	r4, r9
 8000c44:	46c2      	mov	sl, r8
 8000c46:	464b      	mov	r3, r9
 8000c48:	d354      	bcc.n	8000cf4 <__udivmoddi4+0x298>
 8000c4a:	d051      	beq.n	8000cf0 <__udivmoddi4+0x294>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d069      	beq.n	8000d24 <__udivmoddi4+0x2c8>
 8000c50:	ebb1 050a 	subs.w	r5, r1, sl
 8000c54:	eb64 0403 	sbc.w	r4, r4, r3
 8000c58:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c5c:	40fd      	lsrs	r5, r7
 8000c5e:	40fc      	lsrs	r4, r7
 8000c60:	ea4c 0505 	orr.w	r5, ip, r5
 8000c64:	e9c6 5400 	strd	r5, r4, [r6]
 8000c68:	2700      	movs	r7, #0
 8000c6a:	e747      	b.n	8000afc <__udivmoddi4+0xa0>
 8000c6c:	f1c2 0320 	rsb	r3, r2, #32
 8000c70:	fa20 f703 	lsr.w	r7, r0, r3
 8000c74:	4095      	lsls	r5, r2
 8000c76:	fa01 f002 	lsl.w	r0, r1, r2
 8000c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8000c7e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c82:	4338      	orrs	r0, r7
 8000c84:	0c01      	lsrs	r1, r0, #16
 8000c86:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c8a:	fa1f f885 	uxth.w	r8, r5
 8000c8e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c96:	fb07 f308 	mul.w	r3, r7, r8
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000ca0:	d907      	bls.n	8000cb2 <__udivmoddi4+0x256>
 8000ca2:	1869      	adds	r1, r5, r1
 8000ca4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ca8:	d22f      	bcs.n	8000d0a <__udivmoddi4+0x2ae>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d92d      	bls.n	8000d0a <__udivmoddi4+0x2ae>
 8000cae:	3f02      	subs	r7, #2
 8000cb0:	4429      	add	r1, r5
 8000cb2:	1acb      	subs	r3, r1, r3
 8000cb4:	b281      	uxth	r1, r0
 8000cb6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cba:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb00 f308 	mul.w	r3, r0, r8
 8000cc6:	428b      	cmp	r3, r1
 8000cc8:	d907      	bls.n	8000cda <__udivmoddi4+0x27e>
 8000cca:	1869      	adds	r1, r5, r1
 8000ccc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000cd0:	d217      	bcs.n	8000d02 <__udivmoddi4+0x2a6>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d915      	bls.n	8000d02 <__udivmoddi4+0x2a6>
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	4429      	add	r1, r5
 8000cda:	1ac9      	subs	r1, r1, r3
 8000cdc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000ce0:	e73b      	b.n	8000b5a <__udivmoddi4+0xfe>
 8000ce2:	4637      	mov	r7, r6
 8000ce4:	4630      	mov	r0, r6
 8000ce6:	e709      	b.n	8000afc <__udivmoddi4+0xa0>
 8000ce8:	4607      	mov	r7, r0
 8000cea:	e6e7      	b.n	8000abc <__udivmoddi4+0x60>
 8000cec:	4618      	mov	r0, r3
 8000cee:	e6fb      	b.n	8000ae8 <__udivmoddi4+0x8c>
 8000cf0:	4541      	cmp	r1, r8
 8000cf2:	d2ab      	bcs.n	8000c4c <__udivmoddi4+0x1f0>
 8000cf4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cf8:	eb69 020e 	sbc.w	r2, r9, lr
 8000cfc:	3801      	subs	r0, #1
 8000cfe:	4613      	mov	r3, r2
 8000d00:	e7a4      	b.n	8000c4c <__udivmoddi4+0x1f0>
 8000d02:	4660      	mov	r0, ip
 8000d04:	e7e9      	b.n	8000cda <__udivmoddi4+0x27e>
 8000d06:	4618      	mov	r0, r3
 8000d08:	e795      	b.n	8000c36 <__udivmoddi4+0x1da>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e7d1      	b.n	8000cb2 <__udivmoddi4+0x256>
 8000d0e:	4681      	mov	r9, r0
 8000d10:	e77c      	b.n	8000c0c <__udivmoddi4+0x1b0>
 8000d12:	3802      	subs	r0, #2
 8000d14:	442c      	add	r4, r5
 8000d16:	e747      	b.n	8000ba8 <__udivmoddi4+0x14c>
 8000d18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d1c:	442b      	add	r3, r5
 8000d1e:	e72f      	b.n	8000b80 <__udivmoddi4+0x124>
 8000d20:	4638      	mov	r0, r7
 8000d22:	e708      	b.n	8000b36 <__udivmoddi4+0xda>
 8000d24:	4637      	mov	r7, r6
 8000d26:	e6e9      	b.n	8000afc <__udivmoddi4+0xa0>

08000d28 <__aeabi_idiv0>:
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop

08000d2c <init_controlRxTx>:

////prototipos de funciones/////
void iniciaInstruccion(void);
void continuaInstruccion(void);

void init_controlRxTx (UART_HandleTypeDef* huart){
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	uart_handler = huart;
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <init_controlRxTx+0x1c>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6013      	str	r3, [r2, #0]
} //end init_controlRxTx ()
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	2000009c 	.word	0x2000009c

08000d4c <controlRxTxUART>:


void controlRxTxUART (uint8_t rx[]){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]

	if (rx[7] != 0){
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	3307      	adds	r3, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d014      	beq.n	8000d88 <controlRxTxUART+0x3c>
		tx[0] = CMD_ERROR;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d60:	2204      	movs	r2, #4
 8000d62:	701a      	strb	r2, [r3, #0]
		tx[7] = '\0';
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	71da      	strb	r2, [r3, #7]
		HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000d6a:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <controlRxTxUART+0x70>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2208      	movs	r2, #8
 8000d70:	4911      	ldr	r1, [pc, #68]	; (8000db8 <controlRxTxUART+0x6c>)
 8000d72:	4618      	mov	r0, r3
 8000d74:	f006 fa33 	bl	80071de <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(uart_handler, rx, 8);
 8000d78:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <controlRxTxUART+0x70>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2208      	movs	r2, #8
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f006 fa71 	bl	8007268 <HAL_UART_Receive_IT>
		return;
 8000d86:	e013      	b.n	8000db0 <controlRxTxUART+0x64>
	}

	p_rx = &rx[0];
 8000d88:	4a0d      	ldr	r2, [pc, #52]	; (8000dc0 <controlRxTxUART+0x74>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6013      	str	r3, [r2, #0]

	if (cmdEsperado != NO_CMD){
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	; (8000dc4 <controlRxTxUART+0x78>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <controlRxTxUART+0x50>
		continuaInstruccion();
 8000d96:	f000 fa9f 	bl	80012d8 <continuaInstruccion>
 8000d9a:	e001      	b.n	8000da0 <controlRxTxUART+0x54>
	}else{
		iniciaInstruccion();
 8000d9c:	f000 f814 	bl	8000dc8 <iniciaInstruccion>
	}

	HAL_UART_Receive_IT(uart_handler, p_rx, 8);
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <controlRxTxUART+0x70>)
 8000da2:	6818      	ldr	r0, [r3, #0]
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <controlRxTxUART+0x74>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2208      	movs	r2, #8
 8000daa:	4619      	mov	r1, r3
 8000dac:	f006 fa5c 	bl	8007268 <HAL_UART_Receive_IT>

} //end controlRxTxUART ()
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20000094 	.word	0x20000094
 8000dbc:	2000009c 	.word	0x2000009c
 8000dc0:	20000090 	.word	0x20000090
 8000dc4:	20000050 	.word	0x20000050

08000dc8 <iniciaInstruccion>:


void iniciaInstruccion (void){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0

	switch (p_rx[0]){
 8000dcc:	4ba2      	ldr	r3, [pc, #648]	; (8001058 <iniciaInstruccion+0x290>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	2b16      	cmp	r3, #22
 8000dd6:	f200 8257 	bhi.w	8001288 <iniciaInstruccion+0x4c0>
 8000dda:	a201      	add	r2, pc, #4	; (adr r2, 8000de0 <iniciaInstruccion+0x18>)
 8000ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de0:	08000e3d 	.word	0x08000e3d
 8000de4:	08001281 	.word	0x08001281
 8000de8:	08001289 	.word	0x08001289
 8000dec:	08001289 	.word	0x08001289
 8000df0:	08000e65 	.word	0x08000e65
 8000df4:	08001289 	.word	0x08001289
 8000df8:	08001289 	.word	0x08001289
 8000dfc:	08001289 	.word	0x08001289
 8000e00:	08000f35 	.word	0x08000f35
 8000e04:	08000fab 	.word	0x08000fab
 8000e08:	08001091 	.word	0x08001091
 8000e0c:	08001289 	.word	0x08001289
 8000e10:	080010d1 	.word	0x080010d1
 8000e14:	080010f9 	.word	0x080010f9
 8000e18:	0800118d 	.word	0x0800118d
 8000e1c:	080011d7 	.word	0x080011d7
 8000e20:	08001143 	.word	0x08001143
 8000e24:	08001289 	.word	0x08001289
 8000e28:	08001289 	.word	0x08001289
 8000e2c:	08001289 	.word	0x08001289
 8000e30:	08001221 	.word	0x08001221
 8000e34:	08001289 	.word	0x08001289
 8000e38:	08001243 	.word	0x08001243
		case HOLA:
			esp01Presente = 1;
 8000e3c:	4b87      	ldr	r3, [pc, #540]	; (800105c <iniciaInstruccion+0x294>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	701a      	strb	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 8000e42:	4b87      	ldr	r3, [pc, #540]	; (8001060 <iniciaInstruccion+0x298>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
			tx[0] = HOLA;
 8000e48:	4b86      	ldr	r3, [pc, #536]	; (8001064 <iniciaInstruccion+0x29c>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 8000e4e:	4b85      	ldr	r3, [pc, #532]	; (8001064 <iniciaInstruccion+0x29c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000e54:	4b84      	ldr	r3, [pc, #528]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2208      	movs	r2, #8
 8000e5a:	4982      	ldr	r1, [pc, #520]	; (8001064 <iniciaInstruccion+0x29c>)
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f006 f9be 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 8000e62:	e21f      	b.n	80012a4 <iniciaInstruccion+0x4dc>

		case MODO:
			switch (p_rx[1]) {
 8000e64:	4b7c      	ldr	r3, [pc, #496]	; (8001058 <iniciaInstruccion+0x290>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b03      	cmp	r3, #3
 8000e6e:	d852      	bhi.n	8000f16 <iniciaInstruccion+0x14e>
 8000e70:	a201      	add	r2, pc, #4	; (adr r2, 8000e78 <iniciaInstruccion+0xb0>)
 8000e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e76:	bf00      	nop
 8000e78:	08000e89 	.word	0x08000e89
 8000e7c:	08000eb1 	.word	0x08000eb1
 8000e80:	08000ed3 	.word	0x08000ed3
 8000e84:	08000ef5 	.word	0x08000ef5
				case AUTOMATICO:
					modoFuncionamiento = AUTOMATICO;
 8000e88:	4b78      	ldr	r3, [pc, #480]	; (800106c <iniciaInstruccion+0x2a4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
					flag_encoders = 0;
 8000e8e:	4b78      	ldr	r3, [pc, #480]	; (8001070 <iniciaInstruccion+0x2a8>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000e94:	4b73      	ldr	r3, [pc, #460]	; (8001064 <iniciaInstruccion+0x29c>)
 8000e96:	2202      	movs	r2, #2
 8000e98:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8000e9a:	4b72      	ldr	r3, [pc, #456]	; (8001064 <iniciaInstruccion+0x29c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000ea0:	4b71      	ldr	r3, [pc, #452]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2208      	movs	r2, #8
 8000ea6:	496f      	ldr	r1, [pc, #444]	; (8001064 <iniciaInstruccion+0x29c>)
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f006 f998 	bl	80071de <HAL_UART_Transmit_IT>
					break;
 8000eae:	e040      	b.n	8000f32 <iniciaInstruccion+0x16a>
				case MANUAL:
//					status_movimiento = QUIETO;
					modoFuncionamiento = MANUAL;
 8000eb0:	4b6e      	ldr	r3, [pc, #440]	; (800106c <iniciaInstruccion+0x2a4>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000eb6:	4b6b      	ldr	r3, [pc, #428]	; (8001064 <iniciaInstruccion+0x29c>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8000ebc:	4b69      	ldr	r3, [pc, #420]	; (8001064 <iniciaInstruccion+0x29c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000ec2:	4b69      	ldr	r3, [pc, #420]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2208      	movs	r2, #8
 8000ec8:	4966      	ldr	r1, [pc, #408]	; (8001064 <iniciaInstruccion+0x29c>)
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f006 f987 	bl	80071de <HAL_UART_Transmit_IT>
					break;
 8000ed0:	e02f      	b.n	8000f32 <iniciaInstruccion+0x16a>
				case CALIBRA_MAG:
					modoFuncionamiento = CALIBRA_MAG;
 8000ed2:	4b66      	ldr	r3, [pc, #408]	; (800106c <iniciaInstruccion+0x2a4>)
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000ed8:	4b62      	ldr	r3, [pc, #392]	; (8001064 <iniciaInstruccion+0x29c>)
 8000eda:	2202      	movs	r2, #2
 8000edc:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8000ede:	4b61      	ldr	r3, [pc, #388]	; (8001064 <iniciaInstruccion+0x29c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000ee4:	4b60      	ldr	r3, [pc, #384]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2208      	movs	r2, #8
 8000eea:	495e      	ldr	r1, [pc, #376]	; (8001064 <iniciaInstruccion+0x29c>)
 8000eec:	4618      	mov	r0, r3
 8000eee:	f006 f976 	bl	80071de <HAL_UART_Transmit_IT>
					break;
 8000ef2:	e01e      	b.n	8000f32 <iniciaInstruccion+0x16a>
				case PUNTO_A_PUNTO:
					modoFuncionamiento = PUNTO_A_PUNTO;
 8000ef4:	4b5d      	ldr	r3, [pc, #372]	; (800106c <iniciaInstruccion+0x2a4>)
 8000ef6:	2203      	movs	r2, #3
 8000ef8:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 8000efa:	4b5a      	ldr	r3, [pc, #360]	; (8001064 <iniciaInstruccion+0x29c>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8000f00:	4b58      	ldr	r3, [pc, #352]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000f06:	4b58      	ldr	r3, [pc, #352]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	2208      	movs	r2, #8
 8000f0c:	4955      	ldr	r1, [pc, #340]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f006 f965 	bl	80071de <HAL_UART_Transmit_IT>
					break;
 8000f14:	e00d      	b.n	8000f32 <iniciaInstruccion+0x16a>
				default:
					tx[0] = CMD_ERROR;
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f18:	2204      	movs	r2, #4
 8000f1a:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8000f1c:	4b51      	ldr	r3, [pc, #324]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000f22:	4b51      	ldr	r3, [pc, #324]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2208      	movs	r2, #8
 8000f28:	494e      	ldr	r1, [pc, #312]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f006 f957 	bl	80071de <HAL_UART_Transmit_IT>
			} //end switch p_rx[1]
		break;
 8000f30:	e1b8      	b.n	80012a4 <iniciaInstruccion+0x4dc>
 8000f32:	e1b7      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case POSICION:
			tx[0] = POSICION;
 8000f34:	4b4b      	ldr	r3, [pc, #300]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f36:	2209      	movs	r2, #9
 8000f38:	701a      	strb	r2, [r3, #0]
			tx[1] = posX_i16 >> 8;
 8000f3a:	4b4e      	ldr	r3, [pc, #312]	; (8001074 <iniciaInstruccion+0x2ac>)
 8000f3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f40:	121b      	asrs	r3, r3, #8
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4b47      	ldr	r3, [pc, #284]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f48:	705a      	strb	r2, [r3, #1]
			tx[2] = posX_i16 & 0xFF;
 8000f4a:	4b4a      	ldr	r3, [pc, #296]	; (8001074 <iniciaInstruccion+0x2ac>)
 8000f4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b44      	ldr	r3, [pc, #272]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f54:	709a      	strb	r2, [r3, #2]
			tx[3] = posY_i16 >> 8;
 8000f56:	4b48      	ldr	r3, [pc, #288]	; (8001078 <iniciaInstruccion+0x2b0>)
 8000f58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5c:	121b      	asrs	r3, r3, #8
 8000f5e:	b21b      	sxth	r3, r3
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b40      	ldr	r3, [pc, #256]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f64:	70da      	strb	r2, [r3, #3]
			tx[4] = posY_i16 & 0xFF;
 8000f66:	4b44      	ldr	r3, [pc, #272]	; (8001078 <iniciaInstruccion+0x2b0>)
 8000f68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f70:	711a      	strb	r2, [r3, #4]
			tx[5] = direccionMag_grad_i16 >>8;
 8000f72:	4b42      	ldr	r3, [pc, #264]	; (800107c <iniciaInstruccion+0x2b4>)
 8000f74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f78:	121b      	asrs	r3, r3, #8
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b39      	ldr	r3, [pc, #228]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f80:	715a      	strb	r2, [r3, #5]
			tx[6] = direccionMag_grad_i16 & 0xFF;
 8000f82:	4b3e      	ldr	r3, [pc, #248]	; (800107c <iniciaInstruccion+0x2b4>)
 8000f84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b36      	ldr	r3, [pc, #216]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f8c:	719a      	strb	r2, [r3, #6]
			tx[7] = '\0';
 8000f8e:	4b35      	ldr	r3, [pc, #212]	; (8001064 <iniciaInstruccion+0x29c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	71da      	strb	r2, [r3, #7]
//			cmdEsperado = OK_;
			cmdEsperado = NO_CMD;
 8000f94:	4b32      	ldr	r3, [pc, #200]	; (8001060 <iniciaInstruccion+0x298>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000f9a:	4b33      	ldr	r3, [pc, #204]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	4930      	ldr	r1, [pc, #192]	; (8001064 <iniciaInstruccion+0x29c>)
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f006 f91b 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 8000fa8:	e17c      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case DESTINO:
			if (flag_dest != 0){
 8000faa:	4b35      	ldr	r3, [pc, #212]	; (8001080 <iniciaInstruccion+0x2b8>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d00d      	beq.n	8000fce <iniciaInstruccion+0x206>
				tx[0] = CANCEL_;
 8000fb2:	4b2c      	ldr	r3, [pc, #176]	; (8001064 <iniciaInstruccion+0x29c>)
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	701a      	strb	r2, [r3, #0]
				tx[7] = '\0';
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	; (8001064 <iniciaInstruccion+0x29c>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	71da      	strb	r2, [r3, #7]
				HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8000fbe:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <iniciaInstruccion+0x2a0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2208      	movs	r2, #8
 8000fc4:	4927      	ldr	r1, [pc, #156]	; (8001064 <iniciaInstruccion+0x29c>)
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f006 f909 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 8000fcc:	e16a      	b.n	80012a4 <iniciaInstruccion+0x4dc>
			}

			posX_dest = (p_rx[2] + (p_rx[1] << 8));
 8000fce:	4b22      	ldr	r3, [pc, #136]	; (8001058 <iniciaInstruccion+0x290>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3302      	adds	r3, #2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <iniciaInstruccion+0x290>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	b21a      	sxth	r2, r3
 8000fec:	4b25      	ldr	r3, [pc, #148]	; (8001084 <iniciaInstruccion+0x2bc>)
 8000fee:	801a      	strh	r2, [r3, #0]
			posY_dest = (p_rx[4] + (p_rx[3] << 8));
 8000ff0:	4b19      	ldr	r3, [pc, #100]	; (8001058 <iniciaInstruccion+0x290>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	4b17      	ldr	r3, [pc, #92]	; (8001058 <iniciaInstruccion+0x290>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3303      	adds	r3, #3
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	b29b      	uxth	r3, r3
 8001004:	021b      	lsls	r3, r3, #8
 8001006:	b29b      	uxth	r3, r3
 8001008:	4413      	add	r3, r2
 800100a:	b29b      	uxth	r3, r3
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b1e      	ldr	r3, [pc, #120]	; (8001088 <iniciaInstruccion+0x2c0>)
 8001010:	801a      	strh	r2, [r3, #0]
			direccion_dest = (p_rx[6] + (p_rx[5] << 8));
 8001012:	4b11      	ldr	r3, [pc, #68]	; (8001058 <iniciaInstruccion+0x290>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	3306      	adds	r3, #6
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b29a      	uxth	r2, r3
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <iniciaInstruccion+0x290>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	3305      	adds	r3, #5
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b29b      	uxth	r3, r3
 8001026:	021b      	lsls	r3, r3, #8
 8001028:	b29b      	uxth	r3, r3
 800102a:	4413      	add	r3, r2
 800102c:	b29b      	uxth	r3, r3
 800102e:	b21a      	sxth	r2, r3
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <iniciaInstruccion+0x2c4>)
 8001032:	801a      	strh	r2, [r3, #0]
			flag_dest = 1;
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <iniciaInstruccion+0x2b8>)
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]

			tx[0] = OK_;
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <iniciaInstruccion+0x29c>)
 800103c:	2202      	movs	r2, #2
 800103e:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <iniciaInstruccion+0x29c>)
 8001042:	2200      	movs	r2, #0
 8001044:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <iniciaInstruccion+0x2a0>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2208      	movs	r2, #8
 800104c:	4905      	ldr	r1, [pc, #20]	; (8001064 <iniciaInstruccion+0x29c>)
 800104e:	4618      	mov	r0, r3
 8001050:	f006 f8c5 	bl	80071de <HAL_UART_Transmit_IT>
			break;
 8001054:	e126      	b.n	80012a4 <iniciaInstruccion+0x4dc>
 8001056:	bf00      	nop
 8001058:	20000090 	.word	0x20000090
 800105c:	20000057 	.word	0x20000057
 8001060:	20000050 	.word	0x20000050
 8001064:	20000094 	.word	0x20000094
 8001068:	2000009c 	.word	0x2000009c
 800106c:	20000004 	.word	0x20000004
 8001070:	20000082 	.word	0x20000082
 8001074:	20000164 	.word	0x20000164
 8001078:	20000194 	.word	0x20000194
 800107c:	20000140 	.word	0x20000140
 8001080:	20000055 	.word	0x20000055
 8001084:	20000114 	.word	0x20000114
 8001088:	20000160 	.word	0x20000160
 800108c:	20000188 	.word	0x20000188
		break;
		case HOME:
			cmdActual = HOME;
 8001090:	4b85      	ldr	r3, [pc, #532]	; (80012a8 <iniciaInstruccion+0x4e0>)
 8001092:	220b      	movs	r2, #11
 8001094:	701a      	strb	r2, [r3, #0]
			tx[0] = COORD_X;
 8001096:	4b85      	ldr	r3, [pc, #532]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001098:	2206      	movs	r2, #6
 800109a:	701a      	strb	r2, [r3, #0]
			tx[1] = 0x0;
 800109c:	4b83      	ldr	r3, [pc, #524]	; (80012ac <iniciaInstruccion+0x4e4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	705a      	strb	r2, [r3, #1]
			tx[2] = posX_i16 & 0xFF;
 80010a2:	4b83      	ldr	r3, [pc, #524]	; (80012b0 <iniciaInstruccion+0x4e8>)
 80010a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	4b80      	ldr	r3, [pc, #512]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010ac:	709a      	strb	r2, [r3, #2]
			tx[7] = '\0';
 80010ae:	4b7f      	ldr	r3, [pc, #508]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	71da      	strb	r2, [r3, #7]
			cmdEsperado = OK_;
 80010b4:	4b7f      	ldr	r3, [pc, #508]	; (80012b4 <iniciaInstruccion+0x4ec>)
 80010b6:	2202      	movs	r2, #2
 80010b8:	701a      	strb	r2, [r3, #0]
			cmdSecuencia = 2;
 80010ba:	4b7f      	ldr	r3, [pc, #508]	; (80012b8 <iniciaInstruccion+0x4f0>)
 80010bc:	2202      	movs	r2, #2
 80010be:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80010c0:	4b7e      	ldr	r3, [pc, #504]	; (80012bc <iniciaInstruccion+0x4f4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2208      	movs	r2, #8
 80010c6:	4979      	ldr	r1, [pc, #484]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010c8:	4618      	mov	r0, r3
 80010ca:	f006 f888 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 80010ce:	e0e9      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case SET_HOME:
			cmdActual = SET_HOME;
 80010d0:	4b75      	ldr	r3, [pc, #468]	; (80012a8 <iniciaInstruccion+0x4e0>)
 80010d2:	220d      	movs	r2, #13
 80010d4:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 80010d6:	4b75      	ldr	r3, [pc, #468]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010d8:	2202      	movs	r2, #2
 80010da:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 80010dc:	4b73      	ldr	r3, [pc, #460]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010de:	2200      	movs	r2, #0
 80010e0:	71da      	strb	r2, [r3, #7]
			cmdEsperado = COORD_X;
 80010e2:	4b74      	ldr	r3, [pc, #464]	; (80012b4 <iniciaInstruccion+0x4ec>)
 80010e4:	2206      	movs	r2, #6
 80010e6:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80010e8:	4b74      	ldr	r3, [pc, #464]	; (80012bc <iniciaInstruccion+0x4f4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2208      	movs	r2, #8
 80010ee:	496f      	ldr	r1, [pc, #444]	; (80012ac <iniciaInstruccion+0x4e4>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f006 f874 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 80010f6:	e0d5      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case AVANCE:
			avance_cant += (uint16_t) (p_rx[2] + (p_rx[1] << 8));
 80010f8:	4b71      	ldr	r3, [pc, #452]	; (80012c0 <iniciaInstruccion+0x4f8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b29a      	uxth	r2, r3
 8001102:	4b6f      	ldr	r3, [pc, #444]	; (80012c0 <iniciaInstruccion+0x4f8>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	3301      	adds	r3, #1
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	b29b      	uxth	r3, r3
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b29b      	uxth	r3, r3
 8001110:	4413      	add	r3, r2
 8001112:	b29a      	uxth	r2, r3
 8001114:	4b6b      	ldr	r3, [pc, #428]	; (80012c4 <iniciaInstruccion+0x4fc>)
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	4413      	add	r3, r2
 800111a:	b29a      	uxth	r2, r3
 800111c:	4b69      	ldr	r3, [pc, #420]	; (80012c4 <iniciaInstruccion+0x4fc>)
 800111e:	801a      	strh	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 8001120:	4b64      	ldr	r3, [pc, #400]	; (80012b4 <iniciaInstruccion+0x4ec>)
 8001122:	2200      	movs	r2, #0
 8001124:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8001126:	4b61      	ldr	r3, [pc, #388]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001128:	2202      	movs	r2, #2
 800112a:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 800112c:	4b5f      	ldr	r3, [pc, #380]	; (80012ac <iniciaInstruccion+0x4e4>)
 800112e:	2200      	movs	r2, #0
 8001130:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001132:	4b62      	ldr	r3, [pc, #392]	; (80012bc <iniciaInstruccion+0x4f4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2208      	movs	r2, #8
 8001138:	495c      	ldr	r1, [pc, #368]	; (80012ac <iniciaInstruccion+0x4e4>)
 800113a:	4618      	mov	r0, r3
 800113c:	f006 f84f 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 8001140:	e0b0      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case RETROCEDE:
			retroceso_cant += (uint16_t) (p_rx[2] + (p_rx[1] << 8));
 8001142:	4b5f      	ldr	r3, [pc, #380]	; (80012c0 <iniciaInstruccion+0x4f8>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	3302      	adds	r3, #2
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b5c      	ldr	r3, [pc, #368]	; (80012c0 <iniciaInstruccion+0x4f8>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	3301      	adds	r3, #1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b29b      	uxth	r3, r3
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	b29b      	uxth	r3, r3
 800115a:	4413      	add	r3, r2
 800115c:	b29a      	uxth	r2, r3
 800115e:	4b5a      	ldr	r3, [pc, #360]	; (80012c8 <iniciaInstruccion+0x500>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	4413      	add	r3, r2
 8001164:	b29a      	uxth	r2, r3
 8001166:	4b58      	ldr	r3, [pc, #352]	; (80012c8 <iniciaInstruccion+0x500>)
 8001168:	801a      	strh	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 800116a:	4b52      	ldr	r3, [pc, #328]	; (80012b4 <iniciaInstruccion+0x4ec>)
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8001170:	4b4e      	ldr	r3, [pc, #312]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001172:	2202      	movs	r2, #2
 8001174:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 8001176:	4b4d      	ldr	r3, [pc, #308]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001178:	2200      	movs	r2, #0
 800117a:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 800117c:	4b4f      	ldr	r3, [pc, #316]	; (80012bc <iniciaInstruccion+0x4f4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2208      	movs	r2, #8
 8001182:	494a      	ldr	r1, [pc, #296]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001184:	4618      	mov	r0, r3
 8001186:	f006 f82a 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 800118a:	e08b      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case GIRO_IZQ:
			giroIzq_cant += (uint16_t) (p_rx[2] + (p_rx[1] << 8));
 800118c:	4b4c      	ldr	r3, [pc, #304]	; (80012c0 <iniciaInstruccion+0x4f8>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3302      	adds	r3, #2
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b4a      	ldr	r3, [pc, #296]	; (80012c0 <iniciaInstruccion+0x4f8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	3301      	adds	r3, #1
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4413      	add	r3, r2
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	4b48      	ldr	r3, [pc, #288]	; (80012cc <iniciaInstruccion+0x504>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	4413      	add	r3, r2
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b46      	ldr	r3, [pc, #280]	; (80012cc <iniciaInstruccion+0x504>)
 80011b2:	801a      	strh	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 80011b4:	4b3f      	ldr	r3, [pc, #252]	; (80012b4 <iniciaInstruccion+0x4ec>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 80011ba:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <iniciaInstruccion+0x4e4>)
 80011bc:	2202      	movs	r2, #2
 80011be:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 80011c0:	4b3a      	ldr	r3, [pc, #232]	; (80012ac <iniciaInstruccion+0x4e4>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80011c6:	4b3d      	ldr	r3, [pc, #244]	; (80012bc <iniciaInstruccion+0x4f4>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2208      	movs	r2, #8
 80011cc:	4937      	ldr	r1, [pc, #220]	; (80012ac <iniciaInstruccion+0x4e4>)
 80011ce:	4618      	mov	r0, r3
 80011d0:	f006 f805 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 80011d4:	e066      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case GIRO_DER:
			giroDer_cant += (uint16_t) (p_rx[2] + (p_rx[1] << 8));
 80011d6:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <iniciaInstruccion+0x4f8>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3302      	adds	r3, #2
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b29a      	uxth	r2, r3
 80011e0:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <iniciaInstruccion+0x4f8>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	4413      	add	r3, r2
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	4b37      	ldr	r3, [pc, #220]	; (80012d0 <iniciaInstruccion+0x508>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	4b35      	ldr	r3, [pc, #212]	; (80012d0 <iniciaInstruccion+0x508>)
 80011fc:	801a      	strh	r2, [r3, #0]
			cmdEsperado = NO_CMD;
 80011fe:	4b2d      	ldr	r3, [pc, #180]	; (80012b4 <iniciaInstruccion+0x4ec>)
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]
			tx[0] = OK_;
 8001204:	4b29      	ldr	r3, [pc, #164]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001206:	2202      	movs	r2, #2
 8001208:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 800120a:	4b28      	ldr	r3, [pc, #160]	; (80012ac <iniciaInstruccion+0x4e4>)
 800120c:	2200      	movs	r2, #0
 800120e:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001210:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <iniciaInstruccion+0x4f4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2208      	movs	r2, #8
 8001216:	4925      	ldr	r1, [pc, #148]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001218:	4618      	mov	r0, r3
 800121a:	f005 ffe0 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 800121e:	e041      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case VEL_AVANCE:
			cmdEsperado = NO_CMD;
 8001220:	4b24      	ldr	r3, [pc, #144]	; (80012b4 <iniciaInstruccion+0x4ec>)
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]

//			mpu9265_Read_Accel(&mpu9265);

			tx[0] = VEL_AVANCE;
 8001226:	4b21      	ldr	r3, [pc, #132]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001228:	2215      	movs	r2, #21
 800122a:	701a      	strb	r2, [r3, #0]
//			tx[1] = (uint8_t)(mpu9265.Accel_X_RAW >> 8);
//			tx[2] = (uint8_t)(mpu9265.Accel_X_RAW & 0xFF);
			tx[7] = '\0';
 800122c:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <iniciaInstruccion+0x4e4>)
 800122e:	2200      	movs	r2, #0
 8001230:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001232:	4b22      	ldr	r3, [pc, #136]	; (80012bc <iniciaInstruccion+0x4f4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2208      	movs	r2, #8
 8001238:	491c      	ldr	r1, [pc, #112]	; (80012ac <iniciaInstruccion+0x4e4>)
 800123a:	4618      	mov	r0, r3
 800123c:	f005 ffcf 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 8001240:	e030      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case DIST_GIRO:
			cmdEsperado = NO_CMD;
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <iniciaInstruccion+0x4ec>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]

			tx[0] = COORD_ANG;
 8001248:	4b18      	ldr	r3, [pc, #96]	; (80012ac <iniciaInstruccion+0x4e4>)
 800124a:	2208      	movs	r2, #8
 800124c:	701a      	strb	r2, [r3, #0]
			tx[1] = (uint8_t)(direccion_i16 >> 8);
 800124e:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <iniciaInstruccion+0x50c>)
 8001250:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001254:	121b      	asrs	r3, r3, #8
 8001256:	b21b      	sxth	r3, r3
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <iniciaInstruccion+0x4e4>)
 800125c:	705a      	strb	r2, [r3, #1]
			tx[2] = (uint8_t)(direccion_i16 & 0xFF);
 800125e:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <iniciaInstruccion+0x50c>)
 8001260:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001268:	709a      	strb	r2, [r3, #2]
			tx[7] = '\0';
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <iniciaInstruccion+0x4e4>)
 800126c:	2200      	movs	r2, #0
 800126e:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001270:	4b12      	ldr	r3, [pc, #72]	; (80012bc <iniciaInstruccion+0x4f4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2208      	movs	r2, #8
 8001276:	490d      	ldr	r1, [pc, #52]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001278:	4618      	mov	r0, r3
 800127a:	f005 ffb0 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 800127e:	e011      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		case OK_:
			cmdEsperado = NO_CMD;
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <iniciaInstruccion+0x4ec>)
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
		break;
 8001286:	e00d      	b.n	80012a4 <iniciaInstruccion+0x4dc>
		default:
			tx[0] = CMD_ERROR;
 8001288:	4b08      	ldr	r3, [pc, #32]	; (80012ac <iniciaInstruccion+0x4e4>)
 800128a:	2204      	movs	r2, #4
 800128c:	701a      	strb	r2, [r3, #0]
			tx[7] = '\0';
 800128e:	4b07      	ldr	r3, [pc, #28]	; (80012ac <iniciaInstruccion+0x4e4>)
 8001290:	2200      	movs	r2, #0
 8001292:	71da      	strb	r2, [r3, #7]
			HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001294:	4b09      	ldr	r3, [pc, #36]	; (80012bc <iniciaInstruccion+0x4f4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2208      	movs	r2, #8
 800129a:	4904      	ldr	r1, [pc, #16]	; (80012ac <iniciaInstruccion+0x4e4>)
 800129c:	4618      	mov	r0, r3
 800129e:	f005 ff9e 	bl	80071de <HAL_UART_Transmit_IT>
		break;
 80012a2:	bf00      	nop
	} //end switch (cmdEsperado)

} //end iniciaInstruccion ()
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000051 	.word	0x20000051
 80012ac:	20000094 	.word	0x20000094
 80012b0:	20000164 	.word	0x20000164
 80012b4:	20000050 	.word	0x20000050
 80012b8:	20000052 	.word	0x20000052
 80012bc:	2000009c 	.word	0x2000009c
 80012c0:	20000090 	.word	0x20000090
 80012c4:	2000005c 	.word	0x2000005c
 80012c8:	2000005e 	.word	0x2000005e
 80012cc:	20000060 	.word	0x20000060
 80012d0:	20000062 	.word	0x20000062
 80012d4:	2000010e 	.word	0x2000010e

080012d8 <continuaInstruccion>:


void continuaInstruccion(void){
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

	if (cmdEsperado != p_rx[0]){
 80012dc:	4b89      	ldr	r3, [pc, #548]	; (8001504 <continuaInstruccion+0x22c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	4b89      	ldr	r3, [pc, #548]	; (8001508 <continuaInstruccion+0x230>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d016      	beq.n	8001318 <continuaInstruccion+0x40>
		cmdActual = NO_CMD;
 80012ea:	4b88      	ldr	r3, [pc, #544]	; (800150c <continuaInstruccion+0x234>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
		cmdEsperado = NO_CMD;
 80012f0:	4b85      	ldr	r3, [pc, #532]	; (8001508 <continuaInstruccion+0x230>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	701a      	strb	r2, [r3, #0]
		cmdSecuencia = 0;
 80012f6:	4b86      	ldr	r3, [pc, #536]	; (8001510 <continuaInstruccion+0x238>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
		tx[0] = CMD_ERROR;
 80012fc:	4b85      	ldr	r3, [pc, #532]	; (8001514 <continuaInstruccion+0x23c>)
 80012fe:	2204      	movs	r2, #4
 8001300:	701a      	strb	r2, [r3, #0]
		tx[7] = '\0';
 8001302:	4b84      	ldr	r3, [pc, #528]	; (8001514 <continuaInstruccion+0x23c>)
 8001304:	2200      	movs	r2, #0
 8001306:	71da      	strb	r2, [r3, #7]
		HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001308:	4b83      	ldr	r3, [pc, #524]	; (8001518 <continuaInstruccion+0x240>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2208      	movs	r2, #8
 800130e:	4981      	ldr	r1, [pc, #516]	; (8001514 <continuaInstruccion+0x23c>)
 8001310:	4618      	mov	r0, r3
 8001312:	f005 ff64 	bl	80071de <HAL_UART_Transmit_IT>
		return;
 8001316:	e0f3      	b.n	8001500 <continuaInstruccion+0x228>
	}

	switch (cmdActual) {
 8001318:	4b7c      	ldr	r3, [pc, #496]	; (800150c <continuaInstruccion+0x234>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b0b      	cmp	r3, #11
 800131e:	d05a      	beq.n	80013d6 <continuaInstruccion+0xfe>
 8001320:	2b0d      	cmp	r3, #13
 8001322:	f000 80a1 	beq.w	8001468 <continuaInstruccion+0x190>
 8001326:	2b09      	cmp	r3, #9
 8001328:	d000      	beq.n	800132c <continuaInstruccion+0x54>
				default:
				break;
			} //end switch cmdEsperado
		break;
		default:
		break;
 800132a:	e0e9      	b.n	8001500 <continuaInstruccion+0x228>
			switch (cmdSecuencia){
 800132c:	4b78      	ldr	r3, [pc, #480]	; (8001510 <continuaInstruccion+0x238>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d026      	beq.n	8001382 <continuaInstruccion+0xaa>
 8001334:	2b02      	cmp	r3, #2
 8001336:	d002      	beq.n	800133e <continuaInstruccion+0x66>
 8001338:	2b00      	cmp	r3, #0
 800133a:	d044      	beq.n	80013c6 <continuaInstruccion+0xee>
		break;
 800133c:	e0e0      	b.n	8001500 <continuaInstruccion+0x228>
					tx[0] = COORD_Y;
 800133e:	4b75      	ldr	r3, [pc, #468]	; (8001514 <continuaInstruccion+0x23c>)
 8001340:	2207      	movs	r2, #7
 8001342:	701a      	strb	r2, [r3, #0]
					tx[1] = posY_i16 >> 8;
 8001344:	4b75      	ldr	r3, [pc, #468]	; (800151c <continuaInstruccion+0x244>)
 8001346:	f9b3 3000 	ldrsh.w	r3, [r3]
 800134a:	121b      	asrs	r3, r3, #8
 800134c:	b21b      	sxth	r3, r3
 800134e:	b2da      	uxtb	r2, r3
 8001350:	4b70      	ldr	r3, [pc, #448]	; (8001514 <continuaInstruccion+0x23c>)
 8001352:	705a      	strb	r2, [r3, #1]
					tx[2] = posY_i16 & 0xFF;
 8001354:	4b71      	ldr	r3, [pc, #452]	; (800151c <continuaInstruccion+0x244>)
 8001356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b6d      	ldr	r3, [pc, #436]	; (8001514 <continuaInstruccion+0x23c>)
 800135e:	709a      	strb	r2, [r3, #2]
					tx[7] = '\0';
 8001360:	4b6c      	ldr	r3, [pc, #432]	; (8001514 <continuaInstruccion+0x23c>)
 8001362:	2200      	movs	r2, #0
 8001364:	71da      	strb	r2, [r3, #7]
					cmdSecuencia--;
 8001366:	4b6a      	ldr	r3, [pc, #424]	; (8001510 <continuaInstruccion+0x238>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	3b01      	subs	r3, #1
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b68      	ldr	r3, [pc, #416]	; (8001510 <continuaInstruccion+0x238>)
 8001370:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001372:	4b69      	ldr	r3, [pc, #420]	; (8001518 <continuaInstruccion+0x240>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2208      	movs	r2, #8
 8001378:	4966      	ldr	r1, [pc, #408]	; (8001514 <continuaInstruccion+0x23c>)
 800137a:	4618      	mov	r0, r3
 800137c:	f005 ff2f 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 8001380:	e028      	b.n	80013d4 <continuaInstruccion+0xfc>
					tx[0] = COORD_ANG;
 8001382:	4b64      	ldr	r3, [pc, #400]	; (8001514 <continuaInstruccion+0x23c>)
 8001384:	2208      	movs	r2, #8
 8001386:	701a      	strb	r2, [r3, #0]
					tx[1] = direccionMag_grad_i16 >>8;
 8001388:	4b65      	ldr	r3, [pc, #404]	; (8001520 <continuaInstruccion+0x248>)
 800138a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138e:	121b      	asrs	r3, r3, #8
 8001390:	b21b      	sxth	r3, r3
 8001392:	b2da      	uxtb	r2, r3
 8001394:	4b5f      	ldr	r3, [pc, #380]	; (8001514 <continuaInstruccion+0x23c>)
 8001396:	705a      	strb	r2, [r3, #1]
					tx[2] = direccionMag_grad_i16 & 0xFF;
 8001398:	4b61      	ldr	r3, [pc, #388]	; (8001520 <continuaInstruccion+0x248>)
 800139a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139e:	b2da      	uxtb	r2, r3
 80013a0:	4b5c      	ldr	r3, [pc, #368]	; (8001514 <continuaInstruccion+0x23c>)
 80013a2:	709a      	strb	r2, [r3, #2]
					tx[7] = '\0';
 80013a4:	4b5b      	ldr	r3, [pc, #364]	; (8001514 <continuaInstruccion+0x23c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	71da      	strb	r2, [r3, #7]
					cmdSecuencia--;
 80013aa:	4b59      	ldr	r3, [pc, #356]	; (8001510 <continuaInstruccion+0x238>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b57      	ldr	r3, [pc, #348]	; (8001510 <continuaInstruccion+0x238>)
 80013b4:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80013b6:	4b58      	ldr	r3, [pc, #352]	; (8001518 <continuaInstruccion+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2208      	movs	r2, #8
 80013bc:	4955      	ldr	r1, [pc, #340]	; (8001514 <continuaInstruccion+0x23c>)
 80013be:	4618      	mov	r0, r3
 80013c0:	f005 ff0d 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 80013c4:	e006      	b.n	80013d4 <continuaInstruccion+0xfc>
					cmdActual = NO_CMD;
 80013c6:	4b51      	ldr	r3, [pc, #324]	; (800150c <continuaInstruccion+0x234>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
					cmdEsperado = NO_CMD;
 80013cc:	4b4e      	ldr	r3, [pc, #312]	; (8001508 <continuaInstruccion+0x230>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
				break;
 80013d2:	bf00      	nop
		break;
 80013d4:	e094      	b.n	8001500 <continuaInstruccion+0x228>
			switch (cmdSecuencia){
 80013d6:	4b4e      	ldr	r3, [pc, #312]	; (8001510 <continuaInstruccion+0x238>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d021      	beq.n	8001422 <continuaInstruccion+0x14a>
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d002      	beq.n	80013e8 <continuaInstruccion+0x110>
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d038      	beq.n	8001458 <continuaInstruccion+0x180>
		break;
 80013e6:	e08b      	b.n	8001500 <continuaInstruccion+0x228>
					tx[0] = COORD_Y;
 80013e8:	4b4a      	ldr	r3, [pc, #296]	; (8001514 <continuaInstruccion+0x23c>)
 80013ea:	2207      	movs	r2, #7
 80013ec:	701a      	strb	r2, [r3, #0]
					tx[1] = 0x0;
 80013ee:	4b49      	ldr	r3, [pc, #292]	; (8001514 <continuaInstruccion+0x23c>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	705a      	strb	r2, [r3, #1]
					tx[2] = posY_i16 & 0xFF;
 80013f4:	4b49      	ldr	r3, [pc, #292]	; (800151c <continuaInstruccion+0x244>)
 80013f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	4b45      	ldr	r3, [pc, #276]	; (8001514 <continuaInstruccion+0x23c>)
 80013fe:	709a      	strb	r2, [r3, #2]
					tx[7] = '\0';
 8001400:	4b44      	ldr	r3, [pc, #272]	; (8001514 <continuaInstruccion+0x23c>)
 8001402:	2200      	movs	r2, #0
 8001404:	71da      	strb	r2, [r3, #7]
					cmdSecuencia--;
 8001406:	4b42      	ldr	r3, [pc, #264]	; (8001510 <continuaInstruccion+0x238>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	3b01      	subs	r3, #1
 800140c:	b2da      	uxtb	r2, r3
 800140e:	4b40      	ldr	r3, [pc, #256]	; (8001510 <continuaInstruccion+0x238>)
 8001410:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001412:	4b41      	ldr	r3, [pc, #260]	; (8001518 <continuaInstruccion+0x240>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2208      	movs	r2, #8
 8001418:	493e      	ldr	r1, [pc, #248]	; (8001514 <continuaInstruccion+0x23c>)
 800141a:	4618      	mov	r0, r3
 800141c:	f005 fedf 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 8001420:	e021      	b.n	8001466 <continuaInstruccion+0x18e>
					tx[0] = COORD_ANG;
 8001422:	4b3c      	ldr	r3, [pc, #240]	; (8001514 <continuaInstruccion+0x23c>)
 8001424:	2208      	movs	r2, #8
 8001426:	701a      	strb	r2, [r3, #0]
					tx[1] = 0x0;
 8001428:	4b3a      	ldr	r3, [pc, #232]	; (8001514 <continuaInstruccion+0x23c>)
 800142a:	2200      	movs	r2, #0
 800142c:	705a      	strb	r2, [r3, #1]
					tx[2] = pos_ang;
 800142e:	4b3d      	ldr	r3, [pc, #244]	; (8001524 <continuaInstruccion+0x24c>)
 8001430:	781a      	ldrb	r2, [r3, #0]
 8001432:	4b38      	ldr	r3, [pc, #224]	; (8001514 <continuaInstruccion+0x23c>)
 8001434:	709a      	strb	r2, [r3, #2]
					tx[7] = '\0';
 8001436:	4b37      	ldr	r3, [pc, #220]	; (8001514 <continuaInstruccion+0x23c>)
 8001438:	2200      	movs	r2, #0
 800143a:	71da      	strb	r2, [r3, #7]
					cmdSecuencia--;
 800143c:	4b34      	ldr	r3, [pc, #208]	; (8001510 <continuaInstruccion+0x238>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	3b01      	subs	r3, #1
 8001442:	b2da      	uxtb	r2, r3
 8001444:	4b32      	ldr	r3, [pc, #200]	; (8001510 <continuaInstruccion+0x238>)
 8001446:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001448:	4b33      	ldr	r3, [pc, #204]	; (8001518 <continuaInstruccion+0x240>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2208      	movs	r2, #8
 800144e:	4931      	ldr	r1, [pc, #196]	; (8001514 <continuaInstruccion+0x23c>)
 8001450:	4618      	mov	r0, r3
 8001452:	f005 fec4 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 8001456:	e006      	b.n	8001466 <continuaInstruccion+0x18e>
					cmdActual = NO_CMD;
 8001458:	4b2c      	ldr	r3, [pc, #176]	; (800150c <continuaInstruccion+0x234>)
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
					cmdEsperado = NO_CMD;
 800145e:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <continuaInstruccion+0x230>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
				break;
 8001464:	bf00      	nop
		break;
 8001466:	e04b      	b.n	8001500 <continuaInstruccion+0x228>
			switch (cmdEsperado){
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <continuaInstruccion+0x230>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b07      	cmp	r3, #7
 800146e:	d01a      	beq.n	80014a6 <continuaInstruccion+0x1ce>
 8001470:	2b08      	cmp	r3, #8
 8001472:	d02e      	beq.n	80014d2 <continuaInstruccion+0x1fa>
 8001474:	2b06      	cmp	r3, #6
 8001476:	d000      	beq.n	800147a <continuaInstruccion+0x1a2>
				break;
 8001478:	e041      	b.n	80014fe <continuaInstruccion+0x226>
					pos_x = p_rx[1];//recibi la coordenada X
 800147a:	4b22      	ldr	r3, [pc, #136]	; (8001504 <continuaInstruccion+0x22c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	785a      	ldrb	r2, [r3, #1]
 8001480:	4b29      	ldr	r3, [pc, #164]	; (8001528 <continuaInstruccion+0x250>)
 8001482:	701a      	strb	r2, [r3, #0]
					cmdEsperado = COORD_Y;
 8001484:	4b20      	ldr	r3, [pc, #128]	; (8001508 <continuaInstruccion+0x230>)
 8001486:	2207      	movs	r2, #7
 8001488:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 800148a:	4b22      	ldr	r3, [pc, #136]	; (8001514 <continuaInstruccion+0x23c>)
 800148c:	2202      	movs	r2, #2
 800148e:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <continuaInstruccion+0x23c>)
 8001492:	2200      	movs	r2, #0
 8001494:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 8001496:	4b20      	ldr	r3, [pc, #128]	; (8001518 <continuaInstruccion+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2208      	movs	r2, #8
 800149c:	491d      	ldr	r1, [pc, #116]	; (8001514 <continuaInstruccion+0x23c>)
 800149e:	4618      	mov	r0, r3
 80014a0:	f005 fe9d 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 80014a4:	e02b      	b.n	80014fe <continuaInstruccion+0x226>
					pos_y = p_rx[1];//recibi la coordenada Y
 80014a6:	4b17      	ldr	r3, [pc, #92]	; (8001504 <continuaInstruccion+0x22c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	785a      	ldrb	r2, [r3, #1]
 80014ac:	4b1f      	ldr	r3, [pc, #124]	; (800152c <continuaInstruccion+0x254>)
 80014ae:	701a      	strb	r2, [r3, #0]
					cmdEsperado = COORD_ANG;
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <continuaInstruccion+0x230>)
 80014b2:	2208      	movs	r2, #8
 80014b4:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 80014b6:	4b17      	ldr	r3, [pc, #92]	; (8001514 <continuaInstruccion+0x23c>)
 80014b8:	2202      	movs	r2, #2
 80014ba:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 80014bc:	4b15      	ldr	r3, [pc, #84]	; (8001514 <continuaInstruccion+0x23c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80014c2:	4b15      	ldr	r3, [pc, #84]	; (8001518 <continuaInstruccion+0x240>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2208      	movs	r2, #8
 80014c8:	4912      	ldr	r1, [pc, #72]	; (8001514 <continuaInstruccion+0x23c>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f005 fe87 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 80014d0:	e015      	b.n	80014fe <continuaInstruccion+0x226>
					pos_ang = p_rx[1];//recibi el angulo
 80014d2:	4b0c      	ldr	r3, [pc, #48]	; (8001504 <continuaInstruccion+0x22c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	785a      	ldrb	r2, [r3, #1]
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <continuaInstruccion+0x24c>)
 80014da:	701a      	strb	r2, [r3, #0]
					cmdEsperado = NO_CMD;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <continuaInstruccion+0x230>)
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
					tx[0] = OK_;
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <continuaInstruccion+0x23c>)
 80014e4:	2202      	movs	r2, #2
 80014e6:	701a      	strb	r2, [r3, #0]
					tx[7] = '\0';
 80014e8:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <continuaInstruccion+0x23c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	71da      	strb	r2, [r3, #7]
					HAL_UART_Transmit_IT(uart_handler, tx, 8);
 80014ee:	4b0a      	ldr	r3, [pc, #40]	; (8001518 <continuaInstruccion+0x240>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2208      	movs	r2, #8
 80014f4:	4907      	ldr	r1, [pc, #28]	; (8001514 <continuaInstruccion+0x23c>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f005 fe71 	bl	80071de <HAL_UART_Transmit_IT>
				break;
 80014fc:	bf00      	nop
		break;
 80014fe:	bf00      	nop
	} //end switch cmdActual


} //end continuaInstruccion()
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000090 	.word	0x20000090
 8001508:	20000050 	.word	0x20000050
 800150c:	20000051 	.word	0x20000051
 8001510:	20000052 	.word	0x20000052
 8001514:	20000094 	.word	0x20000094
 8001518:	2000009c 	.word	0x2000009c
 800151c:	20000194 	.word	0x20000194
 8001520:	20000140 	.word	0x20000140
 8001524:	20000198 	.word	0x20000198
 8001528:	20000158 	.word	0x20000158
 800152c:	20000150 	.word	0x20000150

08001530 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8001536:	463b      	mov	r3, r7
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800153e:	4b14      	ldr	r3, [pc, #80]	; (8001590 <MX_DAC_Init+0x60>)
 8001540:	4a14      	ldr	r2, [pc, #80]	; (8001594 <MX_DAC_Init+0x64>)
 8001542:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001544:	4812      	ldr	r0, [pc, #72]	; (8001590 <MX_DAC_Init+0x60>)
 8001546:	f002 fd22 	bl	8003f8e <HAL_DAC_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001550:	f001 fd44 	bl	8002fdc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	2200      	movs	r2, #0
 8001560:	4619      	mov	r1, r3
 8001562:	480b      	ldr	r0, [pc, #44]	; (8001590 <MX_DAC_Init+0x60>)
 8001564:	f002 fd35 	bl	8003fd2 <HAL_DAC_ConfigChannel>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800156e:	f001 fd35 	bl	8002fdc <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	2210      	movs	r2, #16
 8001576:	4619      	mov	r1, r3
 8001578:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_DAC_Init+0x60>)
 800157a:	f002 fd2a 	bl	8003fd2 <HAL_DAC_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8001584:	f001 fd2a 	bl	8002fdc <Error_Handler>
  }

}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	200000a0 	.word	0x200000a0
 8001594:	40007400 	.word	0x40007400

08001598 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	; 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_DAC_MspInit+0x7c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d127      	bne.n	800160a <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	4a15      	ldr	r2, [pc, #84]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015c8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <HAL_DAC_MspInit+0x80>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80015f2:	2330      	movs	r3, #48	; 0x30
 80015f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015f6:	2303      	movs	r3, #3
 80015f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <HAL_DAC_MspInit+0x84>)
 8001606:	f002 fd53 	bl	80040b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800160a:	bf00      	nop
 800160c:	3728      	adds	r7, #40	; 0x28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40007400 	.word	0x40007400
 8001618:	40023800 	.word	0x40023800
 800161c:	40020000 	.word	0x40020000

08001620 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	; 0x30
 8001624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
 8001634:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
 800163a:	4b45      	ldr	r3, [pc, #276]	; (8001750 <MX_GPIO_Init+0x130>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	4a44      	ldr	r2, [pc, #272]	; (8001750 <MX_GPIO_Init+0x130>)
 8001640:	f043 0320 	orr.w	r3, r3, #32
 8001644:	6313      	str	r3, [r2, #48]	; 0x30
 8001646:	4b42      	ldr	r3, [pc, #264]	; (8001750 <MX_GPIO_Init+0x130>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	f003 0320 	and.w	r3, r3, #32
 800164e:	61bb      	str	r3, [r7, #24]
 8001650:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	4b3e      	ldr	r3, [pc, #248]	; (8001750 <MX_GPIO_Init+0x130>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	4a3d      	ldr	r2, [pc, #244]	; (8001750 <MX_GPIO_Init+0x130>)
 800165c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001660:	6313      	str	r3, [r2, #48]	; 0x30
 8001662:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <MX_GPIO_Init+0x130>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b37      	ldr	r3, [pc, #220]	; (8001750 <MX_GPIO_Init+0x130>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	4a36      	ldr	r2, [pc, #216]	; (8001750 <MX_GPIO_Init+0x130>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6313      	str	r3, [r2, #48]	; 0x30
 800167e:	4b34      	ldr	r3, [pc, #208]	; (8001750 <MX_GPIO_Init+0x130>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b30      	ldr	r3, [pc, #192]	; (8001750 <MX_GPIO_Init+0x130>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	4a2f      	ldr	r2, [pc, #188]	; (8001750 <MX_GPIO_Init+0x130>)
 8001694:	f043 0308 	orr.w	r3, r3, #8
 8001698:	6313      	str	r3, [r2, #48]	; 0x30
 800169a:	4b2d      	ldr	r3, [pc, #180]	; (8001750 <MX_GPIO_Init+0x130>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	4b29      	ldr	r3, [pc, #164]	; (8001750 <MX_GPIO_Init+0x130>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a28      	ldr	r2, [pc, #160]	; (8001750 <MX_GPIO_Init+0x130>)
 80016b0:	f043 0304 	orr.w	r3, r3, #4
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b26      	ldr	r3, [pc, #152]	; (8001750 <MX_GPIO_Init+0x130>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0304 	and.w	r3, r3, #4
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b22      	ldr	r3, [pc, #136]	; (8001750 <MX_GPIO_Init+0x130>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a21      	ldr	r2, [pc, #132]	; (8001750 <MX_GPIO_Init+0x130>)
 80016cc:	f043 0302 	orr.w	r3, r3, #2
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b1f      	ldr	r3, [pc, #124]	; (8001750 <MX_GPIO_Init+0x130>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_in4_Pin|OUT_in3_Pin|OUT_in2_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80016e4:	481b      	ldr	r0, [pc, #108]	; (8001754 <MX_GPIO_Init+0x134>)
 80016e6:	f002 fea5 	bl	8004434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, GPIO_PIN_RESET);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2101      	movs	r1, #1
 80016ee:	481a      	ldr	r0, [pc, #104]	; (8001758 <MX_GPIO_Init+0x138>)
 80016f0:	f002 fea0 	bl	8004434 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OUT_in4_Pin|OUT_in3_Pin|OUT_in2_Pin;
 80016f4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	4619      	mov	r1, r3
 800170c:	4811      	ldr	r0, [pc, #68]	; (8001754 <MX_GPIO_Init+0x134>)
 800170e:	f002 fccf 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_in1_Pin;
 8001712:	2301      	movs	r3, #1
 8001714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001716:	2301      	movs	r3, #1
 8001718:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OUT_in1_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	480b      	ldr	r0, [pc, #44]	; (8001758 <MX_GPIO_Init+0x138>)
 800172a:	f002 fcc1 	bl	80040b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN_sensorL_Pin|IN_sensorR_Pin;
 800172e:	230a      	movs	r3, #10
 8001730:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001732:	2300      	movs	r3, #0
 8001734:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001736:	2301      	movs	r3, #1
 8001738:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	4805      	ldr	r0, [pc, #20]	; (8001758 <MX_GPIO_Init+0x138>)
 8001742:	f002 fcb5 	bl	80040b0 <HAL_GPIO_Init>

}
 8001746:	bf00      	nop
 8001748:	3730      	adds	r7, #48	; 0x30
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800
 8001754:	40020800 	.word	0x40020800
 8001758:	40020c00 	.word	0x40020c00

0800175c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001760:	4b1b      	ldr	r3, [pc, #108]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001762:	4a1c      	ldr	r2, [pc, #112]	; (80017d4 <MX_I2C1_Init+0x78>)
 8001764:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001766:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001768:	4a1b      	ldr	r2, [pc, #108]	; (80017d8 <MX_I2C1_Init+0x7c>)
 800176a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <MX_I2C1_Init+0x74>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001774:	2200      	movs	r2, #0
 8001776:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_I2C1_Init+0x74>)
 800177a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800177e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001780:	4b13      	ldr	r3, [pc, #76]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001782:	2200      	movs	r2, #0
 8001784:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800178c:	4b10      	ldr	r3, [pc, #64]	; (80017d0 <MX_I2C1_Init+0x74>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001792:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_I2C1_Init+0x74>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001798:	480d      	ldr	r0, [pc, #52]	; (80017d0 <MX_I2C1_Init+0x74>)
 800179a:	f002 fe65 	bl	8004468 <HAL_I2C_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017a4:	f001 fc1a 	bl	8002fdc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80017a8:	2100      	movs	r1, #0
 80017aa:	4809      	ldr	r0, [pc, #36]	; (80017d0 <MX_I2C1_Init+0x74>)
 80017ac:	f003 fe0f 	bl	80053ce <HAL_I2CEx_ConfigAnalogFilter>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80017b6:	f001 fc11 	bl	8002fdc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80017ba:	2100      	movs	r1, #0
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_I2C1_Init+0x74>)
 80017be:	f003 fe42 	bl	8005446 <HAL_I2CEx_ConfigDigitalFilter>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80017c8:	f001 fc08 	bl	8002fdc <Error_Handler>
  }

}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200000b4 	.word	0x200000b4
 80017d4:	40005400 	.word	0x40005400
 80017d8:	00061a80 	.word	0x00061a80

080017dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08a      	sub	sp, #40	; 0x28
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a19      	ldr	r2, [pc, #100]	; (8001860 <HAL_I2C_MspInit+0x84>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d12b      	bne.n	8001856 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	4b18      	ldr	r3, [pc, #96]	; (8001864 <HAL_I2C_MspInit+0x88>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a17      	ldr	r2, [pc, #92]	; (8001864 <HAL_I2C_MspInit+0x88>)
 8001808:	f043 0302 	orr.w	r3, r3, #2
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <HAL_I2C_MspInit+0x88>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0302 	and.w	r3, r3, #2
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800181a:	23c0      	movs	r3, #192	; 0xc0
 800181c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800181e:	2312      	movs	r3, #18
 8001820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001822:	2301      	movs	r3, #1
 8001824:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001826:	2303      	movs	r3, #3
 8001828:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800182a:	2304      	movs	r3, #4
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	480c      	ldr	r0, [pc, #48]	; (8001868 <HAL_I2C_MspInit+0x8c>)
 8001836:	f002 fc3b 	bl	80040b0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_I2C_MspInit+0x88>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a08      	ldr	r2, [pc, #32]	; (8001864 <HAL_I2C_MspInit+0x88>)
 8001844:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_I2C_MspInit+0x88>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001856:	bf00      	nop
 8001858:	3728      	adds	r7, #40	; 0x28
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40005400 	.word	0x40005400
 8001864:	40023800 	.word	0x40023800
 8001868:	40020400 	.word	0x40020400

0800186c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001870:	f002 f9e8 	bl	8003c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001874:	f000 f8e6 	bl	8001a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001878:	f7ff fed2 	bl	8001620 <MX_GPIO_Init>
  MX_DAC_Init();
 800187c:	f7ff fe58 	bl	8001530 <MX_DAC_Init>
  MX_TIM2_Init();
 8001880:	f001 fde2 	bl	8003448 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001884:	f001 fe32 	bl	80034ec <MX_TIM3_Init>
  MX_TIM4_Init();
 8001888:	f001 fe84 	bl	8003594 <MX_TIM4_Init>
  MX_TIM5_Init();
 800188c:	f001 ff02 	bl	8003694 <MX_TIM5_Init>
  MX_UART7_Init();
 8001890:	f002 f934 	bl	8003afc <MX_UART7_Init>
  MX_TIM7_Init();
 8001894:	f001 ffa8 	bl	80037e8 <MX_TIM7_Init>
  MX_I2C1_Init();
 8001898:	f7ff ff60 	bl	800175c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim7); //desborda cada 10 ms.
 800189c:	4855      	ldr	r0, [pc, #340]	; (80019f4 <main+0x188>)
 800189e:	f004 fb12 	bl	8005ec6 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start(&htim2); //encoder R.
 80018a2:	4855      	ldr	r0, [pc, #340]	; (80019f8 <main+0x18c>)
 80018a4:	f004 faeb 	bl	8005e7e <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3); //encoder L.
 80018a8:	4854      	ldr	r0, [pc, #336]	; (80019fc <main+0x190>)
 80018aa:	f004 fae8 	bl	8005e7e <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); //rueda izquierda.
 80018ae:	2100      	movs	r1, #0
 80018b0:	4853      	ldr	r0, [pc, #332]	; (8001a00 <main+0x194>)
 80018b2:	f004 fb61 	bl	8005f78 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //rueda derecha.
 80018b6:	2104      	movs	r1, #4
 80018b8:	4851      	ldr	r0, [pc, #324]	; (8001a00 <main+0x194>)
 80018ba:	f004 fb5d 	bl	8005f78 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim5); //control del SR-04.
 80018be:	4851      	ldr	r0, [pc, #324]	; (8001a04 <main+0x198>)
 80018c0:	f004 fadd 	bl	8005e7e <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); //para el pulso del trigger.
 80018c4:	2100      	movs	r1, #0
 80018c6:	484f      	ldr	r0, [pc, #316]	; (8001a04 <main+0x198>)
 80018c8:	f004 fb56 	bl	8005f78 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_3); //para capturar el eco (flanco ascendente).
 80018cc:	2108      	movs	r1, #8
 80018ce:	484d      	ldr	r0, [pc, #308]	; (8001a04 <main+0x198>)
 80018d0:	f004 fbc6 	bl	8006060 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_4); //para capturar el eco (flanco descendente).
 80018d4:	210c      	movs	r1, #12
 80018d6:	484b      	ldr	r0, [pc, #300]	; (8001a04 <main+0x198>)
 80018d8:	f004 fbc2 	bl	8006060 <HAL_TIM_IC_Start_IT>

  mpu9265_Init(&hi2c1);
 80018dc:	484a      	ldr	r0, [pc, #296]	; (8001a08 <main+0x19c>)
 80018de:	f001 fb85 	bl	8002fec <mpu9265_Init>

  init_controlRxTx (&huart7);
 80018e2:	484a      	ldr	r0, [pc, #296]	; (8001a0c <main+0x1a0>)
 80018e4:	f7ff fa22 	bl	8000d2c <init_controlRxTx>

  HAL_UART_Receive_IT(&huart7, rxUart, 8);
 80018e8:	2208      	movs	r2, #8
 80018ea:	4949      	ldr	r1, [pc, #292]	; (8001a10 <main+0x1a4>)
 80018ec:	4847      	ldr	r0, [pc, #284]	; (8001a0c <main+0x1a0>)
 80018ee:	f005 fcbb 	bl	8007268 <HAL_UART_Receive_IT>

  if (!esp01Presente) {
 80018f2:	4b48      	ldr	r3, [pc, #288]	; (8001a14 <main+0x1a8>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d103      	bne.n	8001902 <main+0x96>
	  modoFuncionamiento = AUTOMATICO;
 80018fa:	4b47      	ldr	r3, [pc, #284]	; (8001a18 <main+0x1ac>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]
 8001900:	e002      	b.n	8001908 <main+0x9c>
  }else{
	  modoFuncionamiento = MANUAL;
 8001902:	4b45      	ldr	r3, [pc, #276]	; (8001a18 <main+0x1ac>)
 8001904:	2201      	movs	r2, #1
 8001906:	701a      	strb	r2, [r3, #0]
  }

  //para pruebas (comentar cuando no se requiera):
  modoFuncionamiento = CALIBRA_MAG;
 8001908:	4b43      	ldr	r3, [pc, #268]	; (8001a18 <main+0x1ac>)
 800190a:	2202      	movs	r2, #2
 800190c:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (flag_cmd != 0){
 800190e:	4b43      	ldr	r3, [pc, #268]	; (8001a1c <main+0x1b0>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <main+0xb6>
		  controlRxTxUART(rxUart);
 8001916:	483e      	ldr	r0, [pc, #248]	; (8001a10 <main+0x1a4>)
 8001918:	f7ff fa18 	bl	8000d4c <controlRxTxUART>
		  flag_cmd = 0;
 800191c:	4b3f      	ldr	r3, [pc, #252]	; (8001a1c <main+0x1b0>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
	  }

	  SR_04();
 8001922:	f000 f959 	bl	8001bd8 <SR_04>
	  sensores();
 8001926:	f000 f99d 	bl	8001c64 <sensores>
	  modo_funcionamiento();
 800192a:	f001 fb35 	bl	8002f98 <modo_funcionamiento>
	  encoders();
 800192e:	f001 f893 	bl	8002a58 <encoders>
	  velocidades(velL, velR);
 8001932:	4b3b      	ldr	r3, [pc, #236]	; (8001a20 <main+0x1b4>)
 8001934:	f993 2000 	ldrsb.w	r2, [r3]
 8001938:	4b3a      	ldr	r3, [pc, #232]	; (8001a24 <main+0x1b8>)
 800193a:	f993 3000 	ldrsb.w	r3, [r3]
 800193e:	4619      	mov	r1, r3
 8001940:	4610      	mov	r0, r2
 8001942:	f001 f80b 	bl	800295c <velocidades>


	  if (desbordeTIM7 != 0){
 8001946:	4b38      	ldr	r3, [pc, #224]	; (8001a28 <main+0x1bc>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0df      	beq.n	800190e <main+0xa2>
		  periodo_Encoder += desbordeTIM7;
 800194e:	4b37      	ldr	r3, [pc, #220]	; (8001a2c <main+0x1c0>)
 8001950:	781a      	ldrb	r2, [r3, #0]
 8001952:	4b35      	ldr	r3, [pc, #212]	; (8001a28 <main+0x1bc>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <main+0x1c0>)
 800195c:	701a      	strb	r2, [r3, #0]
		  periodo_SR04 += desbordeTIM7;
 800195e:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <main+0x1c4>)
 8001960:	781a      	ldrb	r2, [r3, #0]
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <main+0x1bc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4b31      	ldr	r3, [pc, #196]	; (8001a30 <main+0x1c4>)
 800196c:	701a      	strb	r2, [r3, #0]
		  periodo_pos += desbordeTIM7;
 800196e:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <main+0x1c8>)
 8001970:	781a      	ldrb	r2, [r3, #0]
 8001972:	4b2d      	ldr	r3, [pc, #180]	; (8001a28 <main+0x1bc>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4b2e      	ldr	r3, [pc, #184]	; (8001a34 <main+0x1c8>)
 800197c:	701a      	strb	r2, [r3, #0]
		  desbordeTIM7 = 0;
 800197e:	4b2a      	ldr	r3, [pc, #168]	; (8001a28 <main+0x1bc>)
 8001980:	2200      	movs	r2, #0
 8001982:	701a      	strb	r2, [r3, #0]
		  if (periodo_Encoder > 21){ // en 10 * ms
 8001984:	4b29      	ldr	r3, [pc, #164]	; (8001a2c <main+0x1c0>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b15      	cmp	r3, #21
 800198a:	d905      	bls.n	8001998 <main+0x12c>
			  flag_encoders = 1;
 800198c:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <main+0x1cc>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
			  periodo_Encoder = 0;
 8001992:	4b26      	ldr	r3, [pc, #152]	; (8001a2c <main+0x1c0>)
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
		  }
		  if (periodo_SR04 > 21){
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <main+0x1c4>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b15      	cmp	r3, #21
 800199e:	d907      	bls.n	80019b0 <main+0x144>
			  TRIG_SR04;
 80019a0:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <main+0x198>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f06f 020a 	mvn.w	r2, #10
 80019a8:	625a      	str	r2, [r3, #36]	; 0x24
			  periodo_SR04 = 0;
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <main+0x1c4>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	701a      	strb	r2, [r3, #0]
		  }
		  if (periodo_pos > 21){
 80019b0:	4b20      	ldr	r3, [pc, #128]	; (8001a34 <main+0x1c8>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b15      	cmp	r3, #21
 80019b6:	d904      	bls.n	80019c2 <main+0x156>
			  posicionamiento();
 80019b8:	f001 f96e 	bl	8002c98 <posicionamiento>
			  periodo_pos = 0;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <main+0x1c8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
		  }

		  //para la funcion orientando (comentar cuando no se requiera):
		  if (ticks_orientando != 0) ticks_orientando--;
 80019c2:	4b1e      	ldr	r3, [pc, #120]	; (8001a3c <main+0x1d0>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <main+0x16e>
 80019cc:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <main+0x1d0>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	3b01      	subs	r3, #1
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	4b19      	ldr	r3, [pc, #100]	; (8001a3c <main+0x1d0>)
 80019d8:	801a      	strh	r2, [r3, #0]
		  if (ticks_PuntoAPunto != 0) ticks_PuntoAPunto--;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <main+0x1d4>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d094      	beq.n	800190e <main+0xa2>
 80019e4:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <main+0x1d4>)
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	3b01      	subs	r3, #1
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <main+0x1d4>)
 80019f0:	801a      	strh	r2, [r3, #0]
	  if (flag_cmd != 0){
 80019f2:	e78c      	b.n	800190e <main+0xa2>
 80019f4:	200002ac 	.word	0x200002ac
 80019f8:	2000026c 	.word	0x2000026c
 80019fc:	2000022c 	.word	0x2000022c
 8001a00:	200001ac 	.word	0x200001ac
 8001a04:	200001ec 	.word	0x200001ec
 8001a08:	200000b4 	.word	0x200000b4
 8001a0c:	200002ec 	.word	0x200002ec
 8001a10:	20000134 	.word	0x20000134
 8001a14:	20000057 	.word	0x20000057
 8001a18:	20000004 	.word	0x20000004
 8001a1c:	20000056 	.word	0x20000056
 8001a20:	20000022 	.word	0x20000022
 8001a24:	20000023 	.word	0x20000023
 8001a28:	2000006d 	.word	0x2000006d
 8001a2c:	20000020 	.word	0x20000020
 8001a30:	2000006e 	.word	0x2000006e
 8001a34:	20000021 	.word	0x20000021
 8001a38:	20000082 	.word	0x20000082
 8001a3c:	20000000 	.word	0x20000000
 8001a40:	20000002 	.word	0x20000002

08001a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b094      	sub	sp, #80	; 0x50
 8001a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	2230      	movs	r2, #48	; 0x30
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f006 fa34 	bl	8007ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a58:	f107 030c 	add.w	r3, r7, #12
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60bb      	str	r3, [r7, #8]
 8001a6c:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <SystemClock_Config+0xdc>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a70:	4a2b      	ldr	r2, [pc, #172]	; (8001b20 <SystemClock_Config+0xdc>)
 8001a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a76:	6413      	str	r3, [r2, #64]	; 0x40
 8001a78:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <SystemClock_Config+0xdc>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	4b26      	ldr	r3, [pc, #152]	; (8001b24 <SystemClock_Config+0xe0>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a25      	ldr	r2, [pc, #148]	; (8001b24 <SystemClock_Config+0xe0>)
 8001a8e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a92:	6013      	str	r3, [r2, #0]
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <SystemClock_Config+0xe0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001aa0:	2309      	movs	r3, #9
 8001aa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ab2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ab8:	2304      	movs	r3, #4
 8001aba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001abc:	23b4      	movs	r3, #180	; 0xb4
 8001abe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ac8:	f107 0320 	add.w	r3, r7, #32
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 fd49 	bl	8005564 <HAL_RCC_OscConfig>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ad8:	f001 fa80 	bl	8002fdc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001adc:	f003 fcf2 	bl	80054c4 <HAL_PWREx_EnableOverDrive>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001ae6:	f001 fa79 	bl	8002fdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aea:	230f      	movs	r3, #15
 8001aec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aee:	2302      	movs	r3, #2
 8001af0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001af6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001afa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	2105      	movs	r1, #5
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 ff9b 	bl	8005a44 <HAL_RCC_ClockConfig>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001b14:	f001 fa62 	bl	8002fdc <Error_Handler>
  }
}
 8001b18:	bf00      	nop
 8001b1a:	3750      	adds	r7, #80	; 0x50
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40007000 	.word	0x40007000

08001b28 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM7){
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a07      	ldr	r2, [pc, #28]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d105      	bne.n	8001b46 <HAL_TIM_PeriodElapsedCallback+0x1e>
		desbordeTIM7++;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001b44:	701a      	strb	r2, [r3, #0]
	}
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40001400 	.word	0x40001400
 8001b58:	2000006d 	.word	0x2000006d

08001b5c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7f1b      	ldrb	r3, [r3, #28]
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d10a      	bne.n	8001b82 <HAL_TIM_IC_CaptureCallback+0x26>
		ic1 = htim->Instance->CCR3;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b72:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <HAL_TIM_IC_CaptureCallback+0x50>)
 8001b74:	6013      	str	r3, [r2, #0]
		flancoEco++;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4b0c      	ldr	r3, [pc, #48]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001b80:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4){
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7f1b      	ldrb	r3, [r3, #28]
 8001b86:	2b08      	cmp	r3, #8
 8001b88:	d10a      	bne.n	8001ba0 <HAL_TIM_IC_CaptureCallback+0x44>
		ic2 = htim->Instance->CCR4;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b90:	4a08      	ldr	r2, [pc, #32]	; (8001bb4 <HAL_TIM_IC_CaptureCallback+0x58>)
 8001b92:	6013      	str	r3, [r2, #0]
		flancoEco++;
 8001b94:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	3301      	adds	r3, #1
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	4b04      	ldr	r3, [pc, #16]	; (8001bb0 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001b9e:	701a      	strb	r2, [r3, #0]
	}
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	20000070 	.word	0x20000070
 8001bb0:	20000078 	.word	0x20000078
 8001bb4:	20000074 	.word	0x20000074

08001bb8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	flag_cmd = 1;
 8001bc0:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <HAL_UART_RxCpltCallback+0x1c>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	20000056 	.word	0x20000056

08001bd8 <SR_04>:


void SR_04 (void){
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

	switch (flancoEco){
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <SR_04+0x74>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	db29      	blt.n	8001c38 <SR_04+0x60>
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	dd2c      	ble.n	8001c42 <SR_04+0x6a>
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d125      	bne.n	8001c38 <SR_04+0x60>
		case 0:
		case 1:
			return;
		case 2:
			cuentaPulsos = (int32_t)(ic2 - ic1);
 8001bec:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <SR_04+0x78>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <SR_04+0x7c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4b17      	ldr	r3, [pc, #92]	; (8001c58 <SR_04+0x80>)
 8001bfa:	601a      	str	r2, [r3, #0]
			if (cuentaPulsos < 23310){
 8001bfc:	4b16      	ldr	r3, [pc, #88]	; (8001c58 <SR_04+0x80>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f645 320d 	movw	r2, #23309	; 0x5b0d
 8001c04:	4293      	cmp	r3, r2
 8001c06:	dc0f      	bgt.n	8001c28 <SR_04+0x50>
				distanciaSR04 = cuentaPulsos * 34 / 2000;
 8001c08:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <SR_04+0x80>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	011b      	lsls	r3, r3, #4
 8001c10:	4413      	add	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4a11      	ldr	r2, [pc, #68]	; (8001c5c <SR_04+0x84>)
 8001c16:	fb82 1203 	smull	r1, r2, r2, r3
 8001c1a:	11d2      	asrs	r2, r2, #7
 8001c1c:	17db      	asrs	r3, r3, #31
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	b29a      	uxth	r2, r3
 8001c22:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <SR_04+0x88>)
 8001c24:	801a      	strh	r2, [r3, #0]
 8001c26:	e003      	b.n	8001c30 <SR_04+0x58>
			}else{
				distanciaSR04 = 400;
 8001c28:	4b0d      	ldr	r3, [pc, #52]	; (8001c60 <SR_04+0x88>)
 8001c2a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001c2e:	801a      	strh	r2, [r3, #0]
			}
			flancoEco = 0;
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <SR_04+0x74>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]
		break;
 8001c36:	e005      	b.n	8001c44 <SR_04+0x6c>
		default:
			flancoEco = 0;
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <SR_04+0x74>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
		break;
 8001c3e:	bf00      	nop
 8001c40:	e000      	b.n	8001c44 <SR_04+0x6c>
			return;
 8001c42:	bf00      	nop
	} //end switch flancoEco

} //end SR_04()
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	20000078 	.word	0x20000078
 8001c50:	20000074 	.word	0x20000074
 8001c54:	20000070 	.word	0x20000070
 8001c58:	2000007c 	.word	0x2000007c
 8001c5c:	10624dd3 	.word	0x10624dd3
 8001c60:	20000080 	.word	0x20000080

08001c64 <sensores>:

void sensores (void){
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	//sensores_dist = SI << 2 | SF << 1 | SD (logica negativa)
	SI = (HAL_GPIO_ReadPin(IN_sensorL_GPIO_Port, IN_sensorL_Pin)) ;
 8001c68:	2102      	movs	r1, #2
 8001c6a:	4817      	ldr	r0, [pc, #92]	; (8001cc8 <sensores+0x64>)
 8001c6c:	f002 fbca 	bl	8004404 <HAL_GPIO_ReadPin>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <sensores+0x68>)
 8001c76:	701a      	strb	r2, [r3, #0]
	SD = HAL_GPIO_ReadPin(IN_sensorR_GPIO_Port, IN_sensorR_Pin);
 8001c78:	2108      	movs	r1, #8
 8001c7a:	4813      	ldr	r0, [pc, #76]	; (8001cc8 <sensores+0x64>)
 8001c7c:	f002 fbc2 	bl	8004404 <HAL_GPIO_ReadPin>
 8001c80:	4603      	mov	r3, r0
 8001c82:	461a      	mov	r2, r3
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <sensores+0x6c>)
 8001c86:	701a      	strb	r2, [r3, #0]
	if (distanciaSR04 < 25) SF = 0; else SF = 1;
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <sensores+0x70>)
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	2b18      	cmp	r3, #24
 8001c8e:	d803      	bhi.n	8001c98 <sensores+0x34>
 8001c90:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <sensores+0x74>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
 8001c96:	e002      	b.n	8001c9e <sensores+0x3a>
 8001c98:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <sensores+0x74>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]

	sensores_dist = SI << 2 | SF << 1 | SD;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <sensores+0x68>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	b25a      	sxtb	r2, r3
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <sensores+0x74>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	b25b      	sxtb	r3, r3
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b25a      	sxtb	r2, r3
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <sensores+0x6c>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	b25b      	sxtb	r3, r3
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	b25b      	sxtb	r3, r3
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <sensores+0x78>)
 8001cc0:	701a      	strb	r2, [r3, #0]
} //end sensores()
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40020c00 	.word	0x40020c00
 8001ccc:	20000162 	.word	0x20000162
 8001cd0:	2000015e 	.word	0x2000015e
 8001cd4:	20000080 	.word	0x20000080
 8001cd8:	20000118 	.word	0x20000118
 8001cdc:	2000006c 	.word	0x2000006c

08001ce0 <movimientoLibre>:
void aceleracion (void){
	if (velL < velLFinal) velL++;

} //end aceleracion()

void movimientoLibre (void){
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

	if (avance_cant != 0) avance_cant = 0;
 8001ce4:	4b8c      	ldr	r3, [pc, #560]	; (8001f18 <movimientoLibre+0x238>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d002      	beq.n	8001cf2 <movimientoLibre+0x12>
 8001cec:	4b8a      	ldr	r3, [pc, #552]	; (8001f18 <movimientoLibre+0x238>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	801a      	strh	r2, [r3, #0]
	if (retroceso_cant != 0) retroceso_cant = 0;
 8001cf2:	4b8a      	ldr	r3, [pc, #552]	; (8001f1c <movimientoLibre+0x23c>)
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d002      	beq.n	8001d00 <movimientoLibre+0x20>
 8001cfa:	4b88      	ldr	r3, [pc, #544]	; (8001f1c <movimientoLibre+0x23c>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	801a      	strh	r2, [r3, #0]
	if (giroIzq_cant != 0) giroIzq_cant = 0;
 8001d00:	4b87      	ldr	r3, [pc, #540]	; (8001f20 <movimientoLibre+0x240>)
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <movimientoLibre+0x2e>
 8001d08:	4b85      	ldr	r3, [pc, #532]	; (8001f20 <movimientoLibre+0x240>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	801a      	strh	r2, [r3, #0]
	if (giroDer_cant != 0) giroDer_cant = 0;
 8001d0e:	4b85      	ldr	r3, [pc, #532]	; (8001f24 <movimientoLibre+0x244>)
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <movimientoLibre+0x3c>
 8001d16:	4b83      	ldr	r3, [pc, #524]	; (8001f24 <movimientoLibre+0x244>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	801a      	strh	r2, [r3, #0]

	switch (status_movimiento) {
 8001d1c:	4b82      	ldr	r3, [pc, #520]	; (8001f28 <movimientoLibre+0x248>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b06      	cmp	r3, #6
 8001d22:	f200 817d 	bhi.w	8002020 <movimientoLibre+0x340>
 8001d26:	a201      	add	r2, pc, #4	; (adr r2, 8001d2c <movimientoLibre+0x4c>)
 8001d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2c:	08001d49 	.word	0x08001d49
 8001d30:	08001d5d 	.word	0x08001d5d
 8001d34:	08001f9f 	.word	0x08001f9f
 8001d38:	08001e41 	.word	0x08001e41
 8001d3c:	08001ed3 	.word	0x08001ed3
 8001d40:	08001fb3 	.word	0x08001fb3
 8001d44:	08001feb 	.word	0x08001feb
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 0;
 8001d48:	4b78      	ldr	r3, [pc, #480]	; (8001f2c <movimientoLibre+0x24c>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
			velR = 0;
 8001d4e:	4b78      	ldr	r3, [pc, #480]	; (8001f30 <movimientoLibre+0x250>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
			//periodo_Encoder = 0;

			status_movimiento = AVANZANDO;
 8001d54:	4b74      	ldr	r3, [pc, #464]	; (8001f28 <movimientoLibre+0x248>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
		break;
 8001d5a:	e162      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 5;
 8001d5c:	4b73      	ldr	r3, [pc, #460]	; (8001f2c <movimientoLibre+0x24c>)
 8001d5e:	2205      	movs	r2, #5
 8001d60:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001d62:	4b73      	ldr	r3, [pc, #460]	; (8001f30 <movimientoLibre+0x250>)
 8001d64:	2205      	movs	r2, #5
 8001d66:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist) {
 8001d68:	4b72      	ldr	r3, [pc, #456]	; (8001f34 <movimientoLibre+0x254>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b06      	cmp	r3, #6
 8001d6e:	d865      	bhi.n	8001e3c <movimientoLibre+0x15c>
 8001d70:	a201      	add	r2, pc, #4	; (adr r2, 8001d78 <movimientoLibre+0x98>)
 8001d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d76:	bf00      	nop
 8001d78:	08001dbf 	.word	0x08001dbf
 8001d7c:	08001e13 	.word	0x08001e13
 8001d80:	08001e3d 	.word	0x08001e3d
 8001d84:	08001de9 	.word	0x08001de9
 8001d88:	08001dbf 	.word	0x08001dbf
 8001d8c:	08001dbf 	.word	0x08001dbf
 8001d90:	08001d95 	.word	0x08001d95
				case 0b110:
					//agregado para prueba
					//status_movimiento = PIVOTE_IZQ_AVAN;
					status_movimiento = ROTANDO_IZQ;
 8001d94:	4b64      	ldr	r3, [pc, #400]	; (8001f28 <movimientoLibre+0x248>)
 8001d96:	2203      	movs	r2, #3
 8001d98:	701a      	strb	r2, [r3, #0]

					encoderL_memPositivo += __HAL_TIM_GET_COUNTER(&htim3);
 8001d9a:	4b67      	ldr	r3, [pc, #412]	; (8001f38 <movimientoLibre+0x258>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	4b66      	ldr	r3, [pc, #408]	; (8001f3c <movimientoLibre+0x25c>)
 8001da4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	b21a      	sxth	r2, r3
 8001db0:	4b62      	ldr	r3, [pc, #392]	; (8001f3c <movimientoLibre+0x25c>)
 8001db2:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001db4:	4b60      	ldr	r3, [pc, #384]	; (8001f38 <movimientoLibre+0x258>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2200      	movs	r2, #0
 8001dba:	625a      	str	r2, [r3, #36]	; 0x24

				break;
 8001dbc:	e03f      	b.n	8001e3e <movimientoLibre+0x15e>
				case 0b101:
				case 0b100:
				case 0b000:
					status_movimiento = ROTANDO_IZQ;
 8001dbe:	4b5a      	ldr	r3, [pc, #360]	; (8001f28 <movimientoLibre+0x248>)
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	701a      	strb	r2, [r3, #0]

					encoderL_memPositivo += __HAL_TIM_GET_COUNTER(&htim3);
 8001dc4:	4b5c      	ldr	r3, [pc, #368]	; (8001f38 <movimientoLibre+0x258>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	4b5b      	ldr	r3, [pc, #364]	; (8001f3c <movimientoLibre+0x25c>)
 8001dce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	4413      	add	r3, r2
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	4b58      	ldr	r3, [pc, #352]	; (8001f3c <movimientoLibre+0x25c>)
 8001ddc:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001dde:	4b56      	ldr	r3, [pc, #344]	; (8001f38 <movimientoLibre+0x258>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2200      	movs	r2, #0
 8001de4:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001de6:	e02a      	b.n	8001e3e <movimientoLibre+0x15e>
				case 0b011:
					//agregado para prueba
					//status_movimiento = PIVOTE_DER_AVAN;
					status_movimiento = ROTANDO_DER;
 8001de8:	4b4f      	ldr	r3, [pc, #316]	; (8001f28 <movimientoLibre+0x248>)
 8001dea:	2204      	movs	r2, #4
 8001dec:	701a      	strb	r2, [r3, #0]

					encoderR_memPositivo += __HAL_TIM_GET_COUNTER(&htim2);
 8001dee:	4b54      	ldr	r3, [pc, #336]	; (8001f40 <movimientoLibre+0x260>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <movimientoLibre+0x264>)
 8001df8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	4b4f      	ldr	r3, [pc, #316]	; (8001f44 <movimientoLibre+0x264>)
 8001e06:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001e08:	4b4d      	ldr	r3, [pc, #308]	; (8001f40 <movimientoLibre+0x260>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	625a      	str	r2, [r3, #36]	; 0x24

				break;
 8001e10:	e015      	b.n	8001e3e <movimientoLibre+0x15e>
				case 0b001:
					status_movimiento = ROTANDO_DER;
 8001e12:	4b45      	ldr	r3, [pc, #276]	; (8001f28 <movimientoLibre+0x248>)
 8001e14:	2204      	movs	r2, #4
 8001e16:	701a      	strb	r2, [r3, #0]

					encoderR_memPositivo += __HAL_TIM_GET_COUNTER(&htim2);
 8001e18:	4b49      	ldr	r3, [pc, #292]	; (8001f40 <movimientoLibre+0x260>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	4b48      	ldr	r3, [pc, #288]	; (8001f44 <movimientoLibre+0x264>)
 8001e22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	4413      	add	r3, r2
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	b21a      	sxth	r2, r3
 8001e2e:	4b45      	ldr	r3, [pc, #276]	; (8001f44 <movimientoLibre+0x264>)
 8001e30:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001e32:	4b43      	ldr	r3, [pc, #268]	; (8001f40 <movimientoLibre+0x260>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2200      	movs	r2, #0
 8001e38:	625a      	str	r2, [r3, #36]	; 0x24

				break;
 8001e3a:	e000      	b.n	8001e3e <movimientoLibre+0x15e>
				default:
				break;
 8001e3c:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001e3e:	e0f0      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = -5;
 8001e40:	4b3a      	ldr	r3, [pc, #232]	; (8001f2c <movimientoLibre+0x24c>)
 8001e42:	22fb      	movs	r2, #251	; 0xfb
 8001e44:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001e46:	4b3a      	ldr	r3, [pc, #232]	; (8001f30 <movimientoLibre+0x250>)
 8001e48:	2205      	movs	r2, #5
 8001e4a:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001e4c:	4b39      	ldr	r3, [pc, #228]	; (8001f34 <movimientoLibre+0x254>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b03      	cmp	r3, #3
 8001e52:	d017      	beq.n	8001e84 <movimientoLibre+0x1a4>
 8001e54:	2b07      	cmp	r3, #7
 8001e56:	d000      	beq.n	8001e5a <movimientoLibre+0x17a>
					__HAL_TIM_SET_COUNTER(&htim3, 0);
					encoderR_memPositivo += __HAL_TIM_GET_COUNTER(&htim2);
					__HAL_TIM_SET_COUNTER(&htim2, 0);

				default:
					break;
 8001e58:	e039      	b.n	8001ece <movimientoLibre+0x1ee>
					status_movimiento = AVANZANDO;
 8001e5a:	4b33      	ldr	r3, [pc, #204]	; (8001f28 <movimientoLibre+0x248>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	701a      	strb	r2, [r3, #0]
					encoderL_memNegativo += __HAL_TIM_GET_COUNTER(&htim3);
 8001e60:	4b35      	ldr	r3, [pc, #212]	; (8001f38 <movimientoLibre+0x258>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	4b37      	ldr	r3, [pc, #220]	; (8001f48 <movimientoLibre+0x268>)
 8001e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	4413      	add	r3, r2
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	b21a      	sxth	r2, r3
 8001e76:	4b34      	ldr	r3, [pc, #208]	; (8001f48 <movimientoLibre+0x268>)
 8001e78:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <movimientoLibre+0x258>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8001e82:	e025      	b.n	8001ed0 <movimientoLibre+0x1f0>
					status_movimiento = ROTANDO_DER;
 8001e84:	4b28      	ldr	r3, [pc, #160]	; (8001f28 <movimientoLibre+0x248>)
 8001e86:	2204      	movs	r2, #4
 8001e88:	701a      	strb	r2, [r3, #0]
					encoderL_memNegativo += __HAL_TIM_GET_COUNTER(&htim3);
 8001e8a:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <movimientoLibre+0x258>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <movimientoLibre+0x268>)
 8001e94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b21a      	sxth	r2, r3
 8001ea0:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <movimientoLibre+0x268>)
 8001ea2:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001ea4:	4b24      	ldr	r3, [pc, #144]	; (8001f38 <movimientoLibre+0x258>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24
					encoderR_memPositivo += __HAL_TIM_GET_COUNTER(&htim2);
 8001eac:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <movimientoLibre+0x260>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b23      	ldr	r3, [pc, #140]	; (8001f44 <movimientoLibre+0x264>)
 8001eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	4413      	add	r3, r2
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b21a      	sxth	r2, r3
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <movimientoLibre+0x264>)
 8001ec4:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001ec6:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <movimientoLibre+0x260>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8001ece:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001ed0:	e0a7      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);

			velL = 5;
 8001ed2:	4b16      	ldr	r3, [pc, #88]	; (8001f2c <movimientoLibre+0x24c>)
 8001ed4:	2205      	movs	r2, #5
 8001ed6:	701a      	strb	r2, [r3, #0]
			velR = -5;
 8001ed8:	4b15      	ldr	r3, [pc, #84]	; (8001f30 <movimientoLibre+0x250>)
 8001eda:	22fb      	movs	r2, #251	; 0xfb
 8001edc:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <movimientoLibre+0x254>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b06      	cmp	r3, #6
 8001ee4:	d034      	beq.n	8001f50 <movimientoLibre+0x270>
 8001ee6:	2b07      	cmp	r3, #7
 8001ee8:	d000      	beq.n	8001eec <movimientoLibre+0x20c>
					__HAL_TIM_SET_COUNTER(&htim3, 0);
					encoderR_memNegativo += __HAL_TIM_GET_COUNTER(&htim2);
					__HAL_TIM_SET_COUNTER(&htim2, 0);

				default:
					break;
 8001eea:	e056      	b.n	8001f9a <movimientoLibre+0x2ba>
					status_movimiento = AVANZANDO;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <movimientoLibre+0x248>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	701a      	strb	r2, [r3, #0]
					encoderR_memNegativo += __HAL_TIM_GET_COUNTER(&htim2);
 8001ef2:	4b13      	ldr	r3, [pc, #76]	; (8001f40 <movimientoLibre+0x260>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <movimientoLibre+0x26c>)
 8001efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	4413      	add	r3, r2
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	b21a      	sxth	r2, r3
 8001f08:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <movimientoLibre+0x26c>)
 8001f0a:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <movimientoLibre+0x260>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2200      	movs	r2, #0
 8001f12:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8001f14:	e042      	b.n	8001f9c <movimientoLibre+0x2bc>
 8001f16:	bf00      	nop
 8001f18:	2000005c 	.word	0x2000005c
 8001f1c:	2000005e 	.word	0x2000005e
 8001f20:	20000060 	.word	0x20000060
 8001f24:	20000062 	.word	0x20000062
 8001f28:	20000058 	.word	0x20000058
 8001f2c:	20000022 	.word	0x20000022
 8001f30:	20000023 	.word	0x20000023
 8001f34:	2000006c 	.word	0x2000006c
 8001f38:	2000022c 	.word	0x2000022c
 8001f3c:	20000088 	.word	0x20000088
 8001f40:	2000026c 	.word	0x2000026c
 8001f44:	2000008a 	.word	0x2000008a
 8001f48:	2000008c 	.word	0x2000008c
 8001f4c:	2000008e 	.word	0x2000008e
					status_movimiento = ROTANDO_IZQ;
 8001f50:	4b36      	ldr	r3, [pc, #216]	; (800202c <movimientoLibre+0x34c>)
 8001f52:	2203      	movs	r2, #3
 8001f54:	701a      	strb	r2, [r3, #0]
					encoderL_memPositivo += __HAL_TIM_GET_COUNTER(&htim3);
 8001f56:	4b36      	ldr	r3, [pc, #216]	; (8002030 <movimientoLibre+0x350>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	4b35      	ldr	r3, [pc, #212]	; (8002034 <movimientoLibre+0x354>)
 8001f60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	4413      	add	r3, r2
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	4b31      	ldr	r3, [pc, #196]	; (8002034 <movimientoLibre+0x354>)
 8001f6e:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001f70:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <movimientoLibre+0x350>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	625a      	str	r2, [r3, #36]	; 0x24
					encoderR_memNegativo += __HAL_TIM_GET_COUNTER(&htim2);
 8001f78:	4b2f      	ldr	r3, [pc, #188]	; (8002038 <movimientoLibre+0x358>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	4b2e      	ldr	r3, [pc, #184]	; (800203c <movimientoLibre+0x35c>)
 8001f82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4413      	add	r3, r2
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	b21a      	sxth	r2, r3
 8001f8e:	4b2b      	ldr	r3, [pc, #172]	; (800203c <movimientoLibre+0x35c>)
 8001f90:	801a      	strh	r2, [r3, #0]
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001f92:	4b29      	ldr	r3, [pc, #164]	; (8002038 <movimientoLibre+0x358>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2200      	movs	r2, #0
 8001f98:	625a      	str	r2, [r3, #36]	; 0x24
					break;
 8001f9a:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001f9c:	e041      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);

			velL = -5;
 8001f9e:	4b28      	ldr	r3, [pc, #160]	; (8002040 <movimientoLibre+0x360>)
 8001fa0:	22fb      	movs	r2, #251	; 0xfb
 8001fa2:	701a      	strb	r2, [r3, #0]
			velR = -5;
 8001fa4:	4b27      	ldr	r3, [pc, #156]	; (8002044 <movimientoLibre+0x364>)
 8001fa6:	22fb      	movs	r2, #251	; 0xfb
 8001fa8:	701a      	strb	r2, [r3, #0]

			status_movimiento = AVANZANDO;
 8001faa:	4b20      	ldr	r3, [pc, #128]	; (800202c <movimientoLibre+0x34c>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	701a      	strb	r2, [r3, #0]
			break;
 8001fb0:	e037      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 0;
 8001fb2:	4b23      	ldr	r3, [pc, #140]	; (8002040 <movimientoLibre+0x360>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8001fb8:	4b22      	ldr	r3, [pc, #136]	; (8002044 <movimientoLibre+0x364>)
 8001fba:	2205      	movs	r2, #5
 8001fbc:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001fbe:	4b22      	ldr	r3, [pc, #136]	; (8002048 <movimientoLibre+0x368>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	d00c      	beq.n	8001fe0 <movimientoLibre+0x300>
 8001fc6:	2b07      	cmp	r3, #7
 8001fc8:	d002      	beq.n	8001fd0 <movimientoLibre+0x2f0>
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d004      	beq.n	8001fd8 <movimientoLibre+0x2f8>
					status_movimiento = ROTANDO_DER;
				break;
				case 0b100:
					status_movimiento = ROTANDO_IZQ;
				default:
				break;
 8001fce:	e00a      	b.n	8001fe6 <movimientoLibre+0x306>
					status_movimiento = AVANZANDO;
 8001fd0:	4b16      	ldr	r3, [pc, #88]	; (800202c <movimientoLibre+0x34c>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	701a      	strb	r2, [r3, #0]
				break;
 8001fd6:	e007      	b.n	8001fe8 <movimientoLibre+0x308>
					status_movimiento = ROTANDO_DER;
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <movimientoLibre+0x34c>)
 8001fda:	2204      	movs	r2, #4
 8001fdc:	701a      	strb	r2, [r3, #0]
				break;
 8001fde:	e003      	b.n	8001fe8 <movimientoLibre+0x308>
					status_movimiento = ROTANDO_IZQ;
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <movimientoLibre+0x34c>)
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	701a      	strb	r2, [r3, #0]
				break;
 8001fe6:	bf00      	nop
			} //end switch sensores_dist

		break;
 8001fe8:	e01b      	b.n	8002022 <movimientoLibre+0x342>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 5;
 8001fea:	4b15      	ldr	r3, [pc, #84]	; (8002040 <movimientoLibre+0x360>)
 8001fec:	2205      	movs	r2, #5
 8001fee:	701a      	strb	r2, [r3, #0]
			velR = 0;
 8001ff0:	4b14      	ldr	r3, [pc, #80]	; (8002044 <movimientoLibre+0x364>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	701a      	strb	r2, [r3, #0]

			switch (sensores_dist){
 8001ff6:	4b14      	ldr	r3, [pc, #80]	; (8002048 <movimientoLibre+0x368>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b06      	cmp	r3, #6
 8001ffc:	d008      	beq.n	8002010 <movimientoLibre+0x330>
 8001ffe:	2b07      	cmp	r3, #7
 8002000:	d002      	beq.n	8002008 <movimientoLibre+0x328>
 8002002:	2b01      	cmp	r3, #1
 8002004:	d008      	beq.n	8002018 <movimientoLibre+0x338>
					status_movimiento = ROTANDO_IZQ;
				break;
				case 0b001:
					status_movimiento = ROTANDO_DER;
				default:
				break;
 8002006:	e00a      	b.n	800201e <movimientoLibre+0x33e>
					status_movimiento = AVANZANDO;
 8002008:	4b08      	ldr	r3, [pc, #32]	; (800202c <movimientoLibre+0x34c>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
				break;
 800200e:	e007      	b.n	8002020 <movimientoLibre+0x340>
					status_movimiento = ROTANDO_IZQ;
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <movimientoLibre+0x34c>)
 8002012:	2203      	movs	r2, #3
 8002014:	701a      	strb	r2, [r3, #0]
				break;
 8002016:	e003      	b.n	8002020 <movimientoLibre+0x340>
					status_movimiento = ROTANDO_DER;
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <movimientoLibre+0x34c>)
 800201a:	2204      	movs	r2, #4
 800201c:	701a      	strb	r2, [r3, #0]
				break;
 800201e:	bf00      	nop
			} //end switch sensores_dist

		default:
		break;
 8002020:	bf00      	nop

	} //fin switch status_movimiento

} //fin movimientoLibre()
 8002022:	bf00      	nop
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	20000058 	.word	0x20000058
 8002030:	2000022c 	.word	0x2000022c
 8002034:	20000088 	.word	0x20000088
 8002038:	2000026c 	.word	0x2000026c
 800203c:	2000008e 	.word	0x2000008e
 8002040:	20000022 	.word	0x20000022
 8002044:	20000023 	.word	0x20000023
 8002048:	2000006c 	.word	0x2000006c

0800204c <movimientoRC>:

void movimientoRC (void){
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

	if (!avance_cant && !retroceso_cant && !giroIzq_cant && !giroDer_cant ){
 8002050:	4b9b      	ldr	r3, [pc, #620]	; (80022c0 <movimientoRC+0x274>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10e      	bne.n	8002076 <movimientoRC+0x2a>
 8002058:	4b9a      	ldr	r3, [pc, #616]	; (80022c4 <movimientoRC+0x278>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10a      	bne.n	8002076 <movimientoRC+0x2a>
 8002060:	4b99      	ldr	r3, [pc, #612]	; (80022c8 <movimientoRC+0x27c>)
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d106      	bne.n	8002076 <movimientoRC+0x2a>
 8002068:	4b98      	ldr	r3, [pc, #608]	; (80022cc <movimientoRC+0x280>)
 800206a:	881b      	ldrh	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d102      	bne.n	8002076 <movimientoRC+0x2a>
		status_movimiento = QUIETO;
 8002070:	4b97      	ldr	r3, [pc, #604]	; (80022d0 <movimientoRC+0x284>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
	}

	switch (status_movimiento) {
 8002076:	4b96      	ldr	r3, [pc, #600]	; (80022d0 <movimientoRC+0x284>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b05      	cmp	r3, #5
 800207c:	f200 8176 	bhi.w	800236c <movimientoRC+0x320>
 8002080:	a201      	add	r2, pc, #4	; (adr r2, 8002088 <movimientoRC+0x3c>)
 8002082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002086:	bf00      	nop
 8002088:	080020a1 	.word	0x080020a1
 800208c:	0800211f 	.word	0x0800211f
 8002090:	080022e5 	.word	0x080022e5
 8002094:	080021ab 	.word	0x080021ab
 8002098:	08002237 	.word	0x08002237
 800209c:	0800236d 	.word	0x0800236d
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 0;
 80020a0:	4b8c      	ldr	r3, [pc, #560]	; (80022d4 <movimientoRC+0x288>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
			velR = 0;
 80020a6:	4b8c      	ldr	r3, [pc, #560]	; (80022d8 <movimientoRC+0x28c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]

			//periodo_Encoder = 0;

			if (avance_cant != 0){
 80020ac:	4b84      	ldr	r3, [pc, #528]	; (80022c0 <movimientoRC+0x274>)
 80020ae:	881b      	ldrh	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d009      	beq.n	80020c8 <movimientoRC+0x7c>
				acum_encoderL = 0;
 80020b4:	4b89      	ldr	r3, [pc, #548]	; (80022dc <movimientoRC+0x290>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80020ba:	4b89      	ldr	r3, [pc, #548]	; (80022e0 <movimientoRC+0x294>)
 80020bc:	2200      	movs	r2, #0
 80020be:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 80020c0:	4b83      	ldr	r3, [pc, #524]	; (80022d0 <movimientoRC+0x284>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	701a      	strb	r2, [r3, #0]
				break;
 80020c6:	e164      	b.n	8002392 <movimientoRC+0x346>
			}

			if (retroceso_cant != 0){
 80020c8:	4b7e      	ldr	r3, [pc, #504]	; (80022c4 <movimientoRC+0x278>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d009      	beq.n	80020e4 <movimientoRC+0x98>
				acum_encoderL = 0;
 80020d0:	4b82      	ldr	r3, [pc, #520]	; (80022dc <movimientoRC+0x290>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80020d6:	4b82      	ldr	r3, [pc, #520]	; (80022e0 <movimientoRC+0x294>)
 80020d8:	2200      	movs	r2, #0
 80020da:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 80020dc:	4b7c      	ldr	r3, [pc, #496]	; (80022d0 <movimientoRC+0x284>)
 80020de:	2202      	movs	r2, #2
 80020e0:	701a      	strb	r2, [r3, #0]
				break;
 80020e2:	e156      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroIzq_cant != 0){
 80020e4:	4b78      	ldr	r3, [pc, #480]	; (80022c8 <movimientoRC+0x27c>)
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d009      	beq.n	8002100 <movimientoRC+0xb4>
				acum_encoderL = 0;
 80020ec:	4b7b      	ldr	r3, [pc, #492]	; (80022dc <movimientoRC+0x290>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80020f2:	4b7b      	ldr	r3, [pc, #492]	; (80022e0 <movimientoRC+0x294>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 80020f8:	4b75      	ldr	r3, [pc, #468]	; (80022d0 <movimientoRC+0x284>)
 80020fa:	2203      	movs	r2, #3
 80020fc:	701a      	strb	r2, [r3, #0]
				break;
 80020fe:	e148      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroDer_cant != 0){
 8002100:	4b72      	ldr	r3, [pc, #456]	; (80022cc <movimientoRC+0x280>)
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8133 	beq.w	8002370 <movimientoRC+0x324>
				acum_encoderL = 0;
 800210a:	4b74      	ldr	r3, [pc, #464]	; (80022dc <movimientoRC+0x290>)
 800210c:	2200      	movs	r2, #0
 800210e:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002110:	4b73      	ldr	r3, [pc, #460]	; (80022e0 <movimientoRC+0x294>)
 8002112:	2200      	movs	r2, #0
 8002114:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 8002116:	4b6e      	ldr	r3, [pc, #440]	; (80022d0 <movimientoRC+0x284>)
 8002118:	2204      	movs	r2, #4
 800211a:	701a      	strb	r2, [r3, #0]
				break;
 800211c:	e139      	b.n	8002392 <movimientoRC+0x346>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = 5;
 800211e:	4b6d      	ldr	r3, [pc, #436]	; (80022d4 <movimientoRC+0x288>)
 8002120:	2205      	movs	r2, #5
 8002122:	701a      	strb	r2, [r3, #0]
			velR = 5;
 8002124:	4b6c      	ldr	r3, [pc, #432]	; (80022d8 <movimientoRC+0x28c>)
 8002126:	2205      	movs	r2, #5
 8002128:	701a      	strb	r2, [r3, #0]

			if (avance_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 800212a:	4b65      	ldr	r3, [pc, #404]	; (80022c0 <movimientoRC+0x274>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	461a      	mov	r2, r3
 8002130:	4b6a      	ldr	r3, [pc, #424]	; (80022dc <movimientoRC+0x290>)
 8002132:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002136:	4619      	mov	r1, r3
 8002138:	4b69      	ldr	r3, [pc, #420]	; (80022e0 <movimientoRC+0x294>)
 800213a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800213e:	440b      	add	r3, r1
 8002140:	105b      	asrs	r3, r3, #1
 8002142:	429a      	cmp	r2, r3
 8002144:	f300 8116 	bgt.w	8002374 <movimientoRC+0x328>

			avance_cant = 0;
 8002148:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <movimientoRC+0x274>)
 800214a:	2200      	movs	r2, #0
 800214c:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 800214e:	4b60      	ldr	r3, [pc, #384]	; (80022d0 <movimientoRC+0x284>)
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]

			if (retroceso_cant != 0){
 8002154:	4b5b      	ldr	r3, [pc, #364]	; (80022c4 <movimientoRC+0x278>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d009      	beq.n	8002170 <movimientoRC+0x124>
				acum_encoderL = 0;
 800215c:	4b5f      	ldr	r3, [pc, #380]	; (80022dc <movimientoRC+0x290>)
 800215e:	2200      	movs	r2, #0
 8002160:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002162:	4b5f      	ldr	r3, [pc, #380]	; (80022e0 <movimientoRC+0x294>)
 8002164:	2200      	movs	r2, #0
 8002166:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8002168:	4b59      	ldr	r3, [pc, #356]	; (80022d0 <movimientoRC+0x284>)
 800216a:	2202      	movs	r2, #2
 800216c:	701a      	strb	r2, [r3, #0]
				break;
 800216e:	e110      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroIzq_cant != 0){
 8002170:	4b55      	ldr	r3, [pc, #340]	; (80022c8 <movimientoRC+0x27c>)
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d009      	beq.n	800218c <movimientoRC+0x140>
				acum_encoderL = 0;
 8002178:	4b58      	ldr	r3, [pc, #352]	; (80022dc <movimientoRC+0x290>)
 800217a:	2200      	movs	r2, #0
 800217c:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 800217e:	4b58      	ldr	r3, [pc, #352]	; (80022e0 <movimientoRC+0x294>)
 8002180:	2200      	movs	r2, #0
 8002182:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 8002184:	4b52      	ldr	r3, [pc, #328]	; (80022d0 <movimientoRC+0x284>)
 8002186:	2203      	movs	r2, #3
 8002188:	701a      	strb	r2, [r3, #0]
				break;
 800218a:	e102      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroDer_cant != 0){
 800218c:	4b4f      	ldr	r3, [pc, #316]	; (80022cc <movimientoRC+0x280>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80f1 	beq.w	8002378 <movimientoRC+0x32c>
				acum_encoderL = 0;
 8002196:	4b51      	ldr	r3, [pc, #324]	; (80022dc <movimientoRC+0x290>)
 8002198:	2200      	movs	r2, #0
 800219a:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 800219c:	4b50      	ldr	r3, [pc, #320]	; (80022e0 <movimientoRC+0x294>)
 800219e:	2200      	movs	r2, #0
 80021a0:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 80021a2:	4b4b      	ldr	r3, [pc, #300]	; (80022d0 <movimientoRC+0x284>)
 80021a4:	2204      	movs	r2, #4
 80021a6:	701a      	strb	r2, [r3, #0]
				break;
 80021a8:	e0f3      	b.n	8002392 <movimientoRC+0x346>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);

			velL = -5;
 80021aa:	4b4a      	ldr	r3, [pc, #296]	; (80022d4 <movimientoRC+0x288>)
 80021ac:	22fb      	movs	r2, #251	; 0xfb
 80021ae:	701a      	strb	r2, [r3, #0]
			velR = 5;
 80021b0:	4b49      	ldr	r3, [pc, #292]	; (80022d8 <movimientoRC+0x28c>)
 80021b2:	2205      	movs	r2, #5
 80021b4:	701a      	strb	r2, [r3, #0]


			if (giroIzq_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80021b6:	4b44      	ldr	r3, [pc, #272]	; (80022c8 <movimientoRC+0x27c>)
 80021b8:	881b      	ldrh	r3, [r3, #0]
 80021ba:	461a      	mov	r2, r3
 80021bc:	4b47      	ldr	r3, [pc, #284]	; (80022dc <movimientoRC+0x290>)
 80021be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021c2:	4619      	mov	r1, r3
 80021c4:	4b46      	ldr	r3, [pc, #280]	; (80022e0 <movimientoRC+0x294>)
 80021c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ca:	440b      	add	r3, r1
 80021cc:	105b      	asrs	r3, r3, #1
 80021ce:	429a      	cmp	r2, r3
 80021d0:	f300 80d4 	bgt.w	800237c <movimientoRC+0x330>

			giroIzq_cant = 0;
 80021d4:	4b3c      	ldr	r3, [pc, #240]	; (80022c8 <movimientoRC+0x27c>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 80021da:	4b3d      	ldr	r3, [pc, #244]	; (80022d0 <movimientoRC+0x284>)
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 80021e0:	4b37      	ldr	r3, [pc, #220]	; (80022c0 <movimientoRC+0x274>)
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d009      	beq.n	80021fc <movimientoRC+0x1b0>
				acum_encoderL = 0;
 80021e8:	4b3c      	ldr	r3, [pc, #240]	; (80022dc <movimientoRC+0x290>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80021ee:	4b3c      	ldr	r3, [pc, #240]	; (80022e0 <movimientoRC+0x294>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 80021f4:	4b36      	ldr	r3, [pc, #216]	; (80022d0 <movimientoRC+0x284>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	701a      	strb	r2, [r3, #0]
				break;
 80021fa:	e0ca      	b.n	8002392 <movimientoRC+0x346>
			}

			if (retroceso_cant != 0){
 80021fc:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <movimientoRC+0x278>)
 80021fe:	881b      	ldrh	r3, [r3, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d009      	beq.n	8002218 <movimientoRC+0x1cc>
				acum_encoderL = 0;
 8002204:	4b35      	ldr	r3, [pc, #212]	; (80022dc <movimientoRC+0x290>)
 8002206:	2200      	movs	r2, #0
 8002208:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 800220a:	4b35      	ldr	r3, [pc, #212]	; (80022e0 <movimientoRC+0x294>)
 800220c:	2200      	movs	r2, #0
 800220e:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 8002210:	4b2f      	ldr	r3, [pc, #188]	; (80022d0 <movimientoRC+0x284>)
 8002212:	2202      	movs	r2, #2
 8002214:	701a      	strb	r2, [r3, #0]
				break;
 8002216:	e0bc      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroDer_cant != 0){
 8002218:	4b2c      	ldr	r3, [pc, #176]	; (80022cc <movimientoRC+0x280>)
 800221a:	881b      	ldrh	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 80af 	beq.w	8002380 <movimientoRC+0x334>
				acum_encoderL = 0;
 8002222:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <movimientoRC+0x290>)
 8002224:	2200      	movs	r2, #0
 8002226:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002228:	4b2d      	ldr	r3, [pc, #180]	; (80022e0 <movimientoRC+0x294>)
 800222a:	2200      	movs	r2, #0
 800222c:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 800222e:	4b28      	ldr	r3, [pc, #160]	; (80022d0 <movimientoRC+0x284>)
 8002230:	2204      	movs	r2, #4
 8002232:	701a      	strb	r2, [r3, #0]
				break;
 8002234:	e0ad      	b.n	8002392 <movimientoRC+0x346>
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);

			velL = 5;
 8002236:	4b27      	ldr	r3, [pc, #156]	; (80022d4 <movimientoRC+0x288>)
 8002238:	2205      	movs	r2, #5
 800223a:	701a      	strb	r2, [r3, #0]
			velR = -5;
 800223c:	4b26      	ldr	r3, [pc, #152]	; (80022d8 <movimientoRC+0x28c>)
 800223e:	22fb      	movs	r2, #251	; 0xfb
 8002240:	701a      	strb	r2, [r3, #0]

			if (giroDer_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8002242:	4b22      	ldr	r3, [pc, #136]	; (80022cc <movimientoRC+0x280>)
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	4b24      	ldr	r3, [pc, #144]	; (80022dc <movimientoRC+0x290>)
 800224a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800224e:	4619      	mov	r1, r3
 8002250:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <movimientoRC+0x294>)
 8002252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002256:	440b      	add	r3, r1
 8002258:	105b      	asrs	r3, r3, #1
 800225a:	429a      	cmp	r2, r3
 800225c:	f300 8092 	bgt.w	8002384 <movimientoRC+0x338>

			giroDer_cant = 0;
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <movimientoRC+0x280>)
 8002262:	2200      	movs	r2, #0
 8002264:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8002266:	4b1a      	ldr	r3, [pc, #104]	; (80022d0 <movimientoRC+0x284>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 800226c:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <movimientoRC+0x274>)
 800226e:	881b      	ldrh	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d009      	beq.n	8002288 <movimientoRC+0x23c>
				acum_encoderL = 0;
 8002274:	4b19      	ldr	r3, [pc, #100]	; (80022dc <movimientoRC+0x290>)
 8002276:	2200      	movs	r2, #0
 8002278:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 800227a:	4b19      	ldr	r3, [pc, #100]	; (80022e0 <movimientoRC+0x294>)
 800227c:	2200      	movs	r2, #0
 800227e:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 8002280:	4b13      	ldr	r3, [pc, #76]	; (80022d0 <movimientoRC+0x284>)
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
				break;
 8002286:	e084      	b.n	8002392 <movimientoRC+0x346>
			}

			if (retroceso_cant != 0){
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <movimientoRC+0x278>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d009      	beq.n	80022a4 <movimientoRC+0x258>
				acum_encoderL = 0;
 8002290:	4b12      	ldr	r3, [pc, #72]	; (80022dc <movimientoRC+0x290>)
 8002292:	2200      	movs	r2, #0
 8002294:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002296:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <movimientoRC+0x294>)
 8002298:	2200      	movs	r2, #0
 800229a:	801a      	strh	r2, [r3, #0]
				status_movimiento = RETROCEDIENDO;
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <movimientoRC+0x284>)
 800229e:	2202      	movs	r2, #2
 80022a0:	701a      	strb	r2, [r3, #0]
				break;
 80022a2:	e076      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroIzq_cant != 0){
 80022a4:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <movimientoRC+0x27c>)
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d06d      	beq.n	8002388 <movimientoRC+0x33c>
				acum_encoderL = 0;
 80022ac:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <movimientoRC+0x290>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 80022b2:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <movimientoRC+0x294>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <movimientoRC+0x284>)
 80022ba:	2203      	movs	r2, #3
 80022bc:	701a      	strb	r2, [r3, #0]
				break;
 80022be:	e068      	b.n	8002392 <movimientoRC+0x346>
 80022c0:	2000005c 	.word	0x2000005c
 80022c4:	2000005e 	.word	0x2000005e
 80022c8:	20000060 	.word	0x20000060
 80022cc:	20000062 	.word	0x20000062
 80022d0:	20000058 	.word	0x20000058
 80022d4:	20000022 	.word	0x20000022
 80022d8:	20000023 	.word	0x20000023
 80022dc:	20000084 	.word	0x20000084
 80022e0:	20000086 	.word	0x20000086
//			HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
//
//			HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
//			HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);

			velL = -5;
 80022e4:	4b2d      	ldr	r3, [pc, #180]	; (800239c <movimientoRC+0x350>)
 80022e6:	22fb      	movs	r2, #251	; 0xfb
 80022e8:	701a      	strb	r2, [r3, #0]
			velR = -5;
 80022ea:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <movimientoRC+0x354>)
 80022ec:	22fb      	movs	r2, #251	; 0xfb
 80022ee:	701a      	strb	r2, [r3, #0]


			if (retroceso_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 80022f0:	4b2c      	ldr	r3, [pc, #176]	; (80023a4 <movimientoRC+0x358>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	4b2c      	ldr	r3, [pc, #176]	; (80023a8 <movimientoRC+0x35c>)
 80022f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022fc:	4619      	mov	r1, r3
 80022fe:	4b2b      	ldr	r3, [pc, #172]	; (80023ac <movimientoRC+0x360>)
 8002300:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002304:	440b      	add	r3, r1
 8002306:	105b      	asrs	r3, r3, #1
 8002308:	429a      	cmp	r2, r3
 800230a:	dc3f      	bgt.n	800238c <movimientoRC+0x340>

			retroceso_cant = 0;
 800230c:	4b25      	ldr	r3, [pc, #148]	; (80023a4 <movimientoRC+0x358>)
 800230e:	2200      	movs	r2, #0
 8002310:	801a      	strh	r2, [r3, #0]

			status_movimiento = QUIETO;
 8002312:	4b27      	ldr	r3, [pc, #156]	; (80023b0 <movimientoRC+0x364>)
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]

			if (avance_cant != 0){
 8002318:	4b26      	ldr	r3, [pc, #152]	; (80023b4 <movimientoRC+0x368>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d009      	beq.n	8002334 <movimientoRC+0x2e8>
				acum_encoderL = 0;
 8002320:	4b21      	ldr	r3, [pc, #132]	; (80023a8 <movimientoRC+0x35c>)
 8002322:	2200      	movs	r2, #0
 8002324:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002326:	4b21      	ldr	r3, [pc, #132]	; (80023ac <movimientoRC+0x360>)
 8002328:	2200      	movs	r2, #0
 800232a:	801a      	strh	r2, [r3, #0]
				status_movimiento = AVANZANDO;
 800232c:	4b20      	ldr	r3, [pc, #128]	; (80023b0 <movimientoRC+0x364>)
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
				break;
 8002332:	e02e      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroIzq_cant != 0){
 8002334:	4b20      	ldr	r3, [pc, #128]	; (80023b8 <movimientoRC+0x36c>)
 8002336:	881b      	ldrh	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d009      	beq.n	8002350 <movimientoRC+0x304>
				acum_encoderL = 0;
 800233c:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <movimientoRC+0x35c>)
 800233e:	2200      	movs	r2, #0
 8002340:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 8002342:	4b1a      	ldr	r3, [pc, #104]	; (80023ac <movimientoRC+0x360>)
 8002344:	2200      	movs	r2, #0
 8002346:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_IZQ;
 8002348:	4b19      	ldr	r3, [pc, #100]	; (80023b0 <movimientoRC+0x364>)
 800234a:	2203      	movs	r2, #3
 800234c:	701a      	strb	r2, [r3, #0]
				break;
 800234e:	e020      	b.n	8002392 <movimientoRC+0x346>
			}

			if (giroDer_cant != 0){
 8002350:	4b1a      	ldr	r3, [pc, #104]	; (80023bc <movimientoRC+0x370>)
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d01b      	beq.n	8002390 <movimientoRC+0x344>
				acum_encoderL = 0;
 8002358:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <movimientoRC+0x35c>)
 800235a:	2200      	movs	r2, #0
 800235c:	801a      	strh	r2, [r3, #0]
				acum_encoderR = 0;
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <movimientoRC+0x360>)
 8002360:	2200      	movs	r2, #0
 8002362:	801a      	strh	r2, [r3, #0]
				status_movimiento = ROTANDO_DER;
 8002364:	4b12      	ldr	r3, [pc, #72]	; (80023b0 <movimientoRC+0x364>)
 8002366:	2204      	movs	r2, #4
 8002368:	701a      	strb	r2, [r3, #0]
				break;
 800236a:	e012      	b.n	8002392 <movimientoRC+0x346>

		break;
		case PIVOTE_DER_AVAN:

		default:
		break;
 800236c:	bf00      	nop
 800236e:	e010      	b.n	8002392 <movimientoRC+0x346>
		break;
 8002370:	bf00      	nop
 8002372:	e00e      	b.n	8002392 <movimientoRC+0x346>
			if (avance_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8002374:	bf00      	nop
 8002376:	e00c      	b.n	8002392 <movimientoRC+0x346>
		break;
 8002378:	bf00      	nop
 800237a:	e00a      	b.n	8002392 <movimientoRC+0x346>
			if (giroIzq_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 800237c:	bf00      	nop
 800237e:	e008      	b.n	8002392 <movimientoRC+0x346>
		break;
 8002380:	bf00      	nop
 8002382:	e006      	b.n	8002392 <movimientoRC+0x346>
			if (giroDer_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 8002384:	bf00      	nop
 8002386:	e004      	b.n	8002392 <movimientoRC+0x346>
		break;
 8002388:	bf00      	nop
 800238a:	e002      	b.n	8002392 <movimientoRC+0x346>
			if (retroceso_cant > ((acum_encoderL + acum_encoderR) >> 1) ) break;
 800238c:	bf00      	nop
 800238e:	e000      	b.n	8002392 <movimientoRC+0x346>
		break;
 8002390:	bf00      	nop

	} //fin switch status_movimiento

} //fin movimientoRC()
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	20000022 	.word	0x20000022
 80023a0:	20000023 	.word	0x20000023
 80023a4:	2000005e 	.word	0x2000005e
 80023a8:	20000084 	.word	0x20000084
 80023ac:	20000086 	.word	0x20000086
 80023b0:	20000058 	.word	0x20000058
 80023b4:	2000005c 	.word	0x2000005c
 80023b8:	20000060 	.word	0x20000060
 80023bc:	20000062 	.word	0x20000062

080023c0 <orientando>:

void orientando (void){
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

	switch (estatusOrientando) {
 80023c4:	4b36      	ldr	r3, [pc, #216]	; (80024a0 <orientando+0xe0>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	d85e      	bhi.n	800248c <orientando+0xcc>
 80023ce:	a201      	add	r2, pc, #4	; (adr r2, 80023d4 <orientando+0x14>)
 80023d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d4:	080023e5 	.word	0x080023e5
 80023d8:	080023ff 	.word	0x080023ff
 80023dc:	0800243b 	.word	0x0800243b
 80023e0:	0800244d 	.word	0x0800244d
		case 0:
			velL = -4;
 80023e4:	4b2f      	ldr	r3, [pc, #188]	; (80024a4 <orientando+0xe4>)
 80023e6:	22fc      	movs	r2, #252	; 0xfc
 80023e8:	701a      	strb	r2, [r3, #0]
			velR = +4;
 80023ea:	4b2f      	ldr	r3, [pc, #188]	; (80024a8 <orientando+0xe8>)
 80023ec:	2204      	movs	r2, #4
 80023ee:	701a      	strb	r2, [r3, #0]
			giroIzq_cant = 170;
 80023f0:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <orientando+0xec>)
 80023f2:	22aa      	movs	r2, #170	; 0xaa
 80023f4:	801a      	strh	r2, [r3, #0]
			estatusOrientando = 1;
 80023f6:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <orientando+0xe0>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
		break;
 80023fc:	e04b      	b.n	8002496 <orientando+0xd6>
		case 1:
			if (giroIzq_cant < ((acum_encoderL + acum_encoderR) >> 1) ){
 80023fe:	4b2b      	ldr	r3, [pc, #172]	; (80024ac <orientando+0xec>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	4b2a      	ldr	r3, [pc, #168]	; (80024b0 <orientando+0xf0>)
 8002406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240a:	4619      	mov	r1, r3
 800240c:	4b29      	ldr	r3, [pc, #164]	; (80024b4 <orientando+0xf4>)
 800240e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002412:	440b      	add	r3, r1
 8002414:	105b      	asrs	r3, r3, #1
 8002416:	429a      	cmp	r2, r3
 8002418:	da3a      	bge.n	8002490 <orientando+0xd0>
				velL = 0;
 800241a:	4b22      	ldr	r3, [pc, #136]	; (80024a4 <orientando+0xe4>)
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
				velR = 0;
 8002420:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <orientando+0xe8>)
 8002422:	2200      	movs	r2, #0
 8002424:	701a      	strb	r2, [r3, #0]
				giroIzq_cant = 0;
 8002426:	4b21      	ldr	r3, [pc, #132]	; (80024ac <orientando+0xec>)
 8002428:	2200      	movs	r2, #0
 800242a:	801a      	strh	r2, [r3, #0]
				estatusOrientando = 2;
 800242c:	4b1c      	ldr	r3, [pc, #112]	; (80024a0 <orientando+0xe0>)
 800242e:	2202      	movs	r2, #2
 8002430:	701a      	strb	r2, [r3, #0]
				ticks_orientando = 200;
 8002432:	4b21      	ldr	r3, [pc, #132]	; (80024b8 <orientando+0xf8>)
 8002434:	22c8      	movs	r2, #200	; 0xc8
 8002436:	801a      	strh	r2, [r3, #0]
			}
		break;
 8002438:	e02a      	b.n	8002490 <orientando+0xd0>
		case 2:
			if (!ticks_orientando){
 800243a:	4b1f      	ldr	r3, [pc, #124]	; (80024b8 <orientando+0xf8>)
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	b29b      	uxth	r3, r3
 8002440:	2b00      	cmp	r3, #0
 8002442:	d127      	bne.n	8002494 <orientando+0xd4>
				estatusOrientando = 3;
 8002444:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <orientando+0xe0>)
 8002446:	2203      	movs	r2, #3
 8002448:	701a      	strb	r2, [r3, #0]
			}
		break;
 800244a:	e023      	b.n	8002494 <orientando+0xd4>
		case 3:
			if (direccionMag_grad_i16 > 17){
 800244c:	4b1b      	ldr	r3, [pc, #108]	; (80024bc <orientando+0xfc>)
 800244e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002452:	2b11      	cmp	r3, #17
 8002454:	dd06      	ble.n	8002464 <orientando+0xa4>
				velL = +4;
 8002456:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <orientando+0xe4>)
 8002458:	2204      	movs	r2, #4
 800245a:	701a      	strb	r2, [r3, #0]
				velR = -4;
 800245c:	4b12      	ldr	r3, [pc, #72]	; (80024a8 <orientando+0xe8>)
 800245e:	22fc      	movs	r2, #252	; 0xfc
 8002460:	701a      	strb	r2, [r3, #0]
			}else{
				velL = 0;
				velR = 0;
			}

		break;
 8002462:	e018      	b.n	8002496 <orientando+0xd6>
			}else if (direccionMag_grad_i16 < -17){
 8002464:	4b15      	ldr	r3, [pc, #84]	; (80024bc <orientando+0xfc>)
 8002466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800246a:	f113 0f11 	cmn.w	r3, #17
 800246e:	da06      	bge.n	800247e <orientando+0xbe>
				velL = -4;
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <orientando+0xe4>)
 8002472:	22fc      	movs	r2, #252	; 0xfc
 8002474:	701a      	strb	r2, [r3, #0]
				velR = +4;
 8002476:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <orientando+0xe8>)
 8002478:	2204      	movs	r2, #4
 800247a:	701a      	strb	r2, [r3, #0]
		break;
 800247c:	e00b      	b.n	8002496 <orientando+0xd6>
				velL = 0;
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <orientando+0xe4>)
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
				velR = 0;
 8002484:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <orientando+0xe8>)
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]
		break;
 800248a:	e004      	b.n	8002496 <orientando+0xd6>

		default:
		break;
 800248c:	bf00      	nop
 800248e:	e002      	b.n	8002496 <orientando+0xd6>
		break;
 8002490:	bf00      	nop
 8002492:	e000      	b.n	8002496 <orientando+0xd6>
		break;
 8002494:	bf00      	nop
	}

} //fin orientando ()
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	20000053 	.word	0x20000053
 80024a4:	20000022 	.word	0x20000022
 80024a8:	20000023 	.word	0x20000023
 80024ac:	20000060 	.word	0x20000060
 80024b0:	20000084 	.word	0x20000084
 80024b4:	20000086 	.word	0x20000086
 80024b8:	20000000 	.word	0x20000000
 80024bc:	20000140 	.word	0x20000140

080024c0 <mov_puntoAPunto>:


void mov_puntoAPunto (void){
 80024c0:	b598      	push	{r3, r4, r7, lr}
 80024c2:	af00      	add	r7, sp, #0

	switch (estatusPuntoAPunto) {
 80024c4:	4b88      	ldr	r3, [pc, #544]	; (80026e8 <mov_puntoAPunto+0x228>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	f200 8226 	bhi.w	800291c <mov_puntoAPunto+0x45c>
 80024d0:	a201      	add	r2, pc, #4	; (adr r2, 80024d8 <mov_puntoAPunto+0x18>)
 80024d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d6:	bf00      	nop
 80024d8:	080024ed 	.word	0x080024ed
 80024dc:	080024ff 	.word	0x080024ff
 80024e0:	08002667 	.word	0x08002667
 80024e4:	08002867 	.word	0x08002867
 80024e8:	08002905 	.word	0x08002905
		case 0: //espera destino
			if(flag_dest != 0){
 80024ec:	4b7f      	ldr	r3, [pc, #508]	; (80026ec <mov_puntoAPunto+0x22c>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 820e 	beq.w	8002912 <mov_puntoAPunto+0x452>
				estatusPuntoAPunto = 1;
 80024f6:	4b7c      	ldr	r3, [pc, #496]	; (80026e8 <mov_puntoAPunto+0x228>)
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
			}
		break;
 80024fc:	e209      	b.n	8002912 <mov_puntoAPunto+0x452>
		case 1: //gira al destino
			deltaX_dest = posX_dest - posX_i16;
 80024fe:	4b7c      	ldr	r3, [pc, #496]	; (80026f0 <mov_puntoAPunto+0x230>)
 8002500:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002504:	b29a      	uxth	r2, r3
 8002506:	4b7b      	ldr	r3, [pc, #492]	; (80026f4 <mov_puntoAPunto+0x234>)
 8002508:	f9b3 3000 	ldrsh.w	r3, [r3]
 800250c:	b29b      	uxth	r3, r3
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	b29b      	uxth	r3, r3
 8002512:	b21a      	sxth	r2, r3
 8002514:	4b78      	ldr	r3, [pc, #480]	; (80026f8 <mov_puntoAPunto+0x238>)
 8002516:	801a      	strh	r2, [r3, #0]
			deltaY_dest = posY_dest - posY_i16;
 8002518:	4b78      	ldr	r3, [pc, #480]	; (80026fc <mov_puntoAPunto+0x23c>)
 800251a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800251e:	b29a      	uxth	r2, r3
 8002520:	4b77      	ldr	r3, [pc, #476]	; (8002700 <mov_puntoAPunto+0x240>)
 8002522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002526:	b29b      	uxth	r3, r3
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	b29b      	uxth	r3, r3
 800252c:	b21a      	sxth	r2, r3
 800252e:	4b75      	ldr	r3, [pc, #468]	; (8002704 <mov_puntoAPunto+0x244>)
 8002530:	801a      	strh	r2, [r3, #0]
			anguloDest_rad_f32 = atan2f(deltaY_dest, deltaX_dest);
 8002532:	4b74      	ldr	r3, [pc, #464]	; (8002704 <mov_puntoAPunto+0x244>)
 8002534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002538:	ee07 3a90 	vmov	s15, r3
 800253c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002540:	4b6d      	ldr	r3, [pc, #436]	; (80026f8 <mov_puntoAPunto+0x238>)
 8002542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002546:	ee07 3a10 	vmov	s14, r3
 800254a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800254e:	eef0 0a47 	vmov.f32	s1, s14
 8002552:	eeb0 0a67 	vmov.f32	s0, s15
 8002556:	f005 fd3d 	bl	8007fd4 <atan2f>
 800255a:	eef0 7a40 	vmov.f32	s15, s0
 800255e:	4b6a      	ldr	r3, [pc, #424]	; (8002708 <mov_puntoAPunto+0x248>)
 8002560:	edc3 7a00 	vstr	s15, [r3]
			anguloDest_grad_f32 = anguloDest_rad_f32 * 180.0 / M_PI; //grados en float
 8002564:	4b68      	ldr	r3, [pc, #416]	; (8002708 <mov_puntoAPunto+0x248>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fd ffa5 	bl	80004b8 <__aeabi_f2d>
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	4b66      	ldr	r3, [pc, #408]	; (800270c <mov_puntoAPunto+0x24c>)
 8002574:	f7fd fff8 	bl	8000568 <__aeabi_dmul>
 8002578:	4603      	mov	r3, r0
 800257a:	460c      	mov	r4, r1
 800257c:	4618      	mov	r0, r3
 800257e:	4621      	mov	r1, r4
 8002580:	a357      	add	r3, pc, #348	; (adr r3, 80026e0 <mov_puntoAPunto+0x220>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fe f919 	bl	80007bc <__aeabi_ddiv>
 800258a:	4603      	mov	r3, r0
 800258c:	460c      	mov	r4, r1
 800258e:	4618      	mov	r0, r3
 8002590:	4621      	mov	r1, r4
 8002592:	f7fe f9fb 	bl	800098c <__aeabi_d2f>
 8002596:	4602      	mov	r2, r0
 8002598:	4b5d      	ldr	r3, [pc, #372]	; (8002710 <mov_puntoAPunto+0x250>)
 800259a:	601a      	str	r2, [r3, #0]
			anguloDest_grad_i16 = anguloDest_grad_f32; //grados en int16
 800259c:	4b5c      	ldr	r3, [pc, #368]	; (8002710 <mov_puntoAPunto+0x250>)
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025a6:	ee17 3a90 	vmov	r3, s15
 80025aa:	b21a      	sxth	r2, r3
 80025ac:	4b59      	ldr	r3, [pc, #356]	; (8002714 <mov_puntoAPunto+0x254>)
 80025ae:	801a      	strh	r2, [r3, #0]

			deltaAng_dest = anguloDest_grad_i16 - direccionMag_grad_i16;
 80025b0:	4b58      	ldr	r3, [pc, #352]	; (8002714 <mov_puntoAPunto+0x254>)
 80025b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025b6:	b29a      	uxth	r2, r3
 80025b8:	4b57      	ldr	r3, [pc, #348]	; (8002718 <mov_puntoAPunto+0x258>)
 80025ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	b21a      	sxth	r2, r3
 80025c6:	4b55      	ldr	r3, [pc, #340]	; (800271c <mov_puntoAPunto+0x25c>)
 80025c8:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest > 180) deltaAng_dest -= 360;
 80025ca:	4b54      	ldr	r3, [pc, #336]	; (800271c <mov_puntoAPunto+0x25c>)
 80025cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d0:	2bb4      	cmp	r3, #180	; 0xb4
 80025d2:	dd09      	ble.n	80025e8 <mov_puntoAPunto+0x128>
 80025d4:	4b51      	ldr	r3, [pc, #324]	; (800271c <mov_puntoAPunto+0x25c>)
 80025d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	4b4d      	ldr	r3, [pc, #308]	; (800271c <mov_puntoAPunto+0x25c>)
 80025e6:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest < -180) deltaAng_dest += 360;
 80025e8:	4b4c      	ldr	r3, [pc, #304]	; (800271c <mov_puntoAPunto+0x25c>)
 80025ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025ee:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 80025f2:	da09      	bge.n	8002608 <mov_puntoAPunto+0x148>
 80025f4:	4b49      	ldr	r3, [pc, #292]	; (800271c <mov_puntoAPunto+0x25c>)
 80025f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002600:	b29b      	uxth	r3, r3
 8002602:	b21a      	sxth	r2, r3
 8002604:	4b45      	ldr	r3, [pc, #276]	; (800271c <mov_puntoAPunto+0x25c>)
 8002606:	801a      	strh	r2, [r3, #0]

			if (deltaAng_dest > 17){
 8002608:	4b44      	ldr	r3, [pc, #272]	; (800271c <mov_puntoAPunto+0x25c>)
 800260a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800260e:	2b11      	cmp	r3, #17
 8002610:	dd09      	ble.n	8002626 <mov_puntoAPunto+0x166>
				velL = -4;
 8002612:	4b43      	ldr	r3, [pc, #268]	; (8002720 <mov_puntoAPunto+0x260>)
 8002614:	22fc      	movs	r2, #252	; 0xfc
 8002616:	701a      	strb	r2, [r3, #0]
				velR = +4;
 8002618:	4b42      	ldr	r3, [pc, #264]	; (8002724 <mov_puntoAPunto+0x264>)
 800261a:	2204      	movs	r2, #4
 800261c:	701a      	strb	r2, [r3, #0]
				ticks_PuntoAPunto = 20;
 800261e:	4b42      	ldr	r3, [pc, #264]	; (8002728 <mov_puntoAPunto+0x268>)
 8002620:	2214      	movs	r2, #20
 8002622:	801a      	strh	r2, [r3, #0]
				velL = 0;
				velR = 0;
				if (!ticks_PuntoAPunto)	estatusPuntoAPunto = 2;
			}

		break;
 8002624:	e177      	b.n	8002916 <mov_puntoAPunto+0x456>
			}else if (deltaAng_dest < -17){
 8002626:	4b3d      	ldr	r3, [pc, #244]	; (800271c <mov_puntoAPunto+0x25c>)
 8002628:	f9b3 3000 	ldrsh.w	r3, [r3]
 800262c:	f113 0f11 	cmn.w	r3, #17
 8002630:	da09      	bge.n	8002646 <mov_puntoAPunto+0x186>
				velL = +4;
 8002632:	4b3b      	ldr	r3, [pc, #236]	; (8002720 <mov_puntoAPunto+0x260>)
 8002634:	2204      	movs	r2, #4
 8002636:	701a      	strb	r2, [r3, #0]
				velR = -4;
 8002638:	4b3a      	ldr	r3, [pc, #232]	; (8002724 <mov_puntoAPunto+0x264>)
 800263a:	22fc      	movs	r2, #252	; 0xfc
 800263c:	701a      	strb	r2, [r3, #0]
				ticks_PuntoAPunto = 20;
 800263e:	4b3a      	ldr	r3, [pc, #232]	; (8002728 <mov_puntoAPunto+0x268>)
 8002640:	2214      	movs	r2, #20
 8002642:	801a      	strh	r2, [r3, #0]
		break;
 8002644:	e167      	b.n	8002916 <mov_puntoAPunto+0x456>
				velL = 0;
 8002646:	4b36      	ldr	r3, [pc, #216]	; (8002720 <mov_puntoAPunto+0x260>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
				velR = 0;
 800264c:	4b35      	ldr	r3, [pc, #212]	; (8002724 <mov_puntoAPunto+0x264>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
				if (!ticks_PuntoAPunto)	estatusPuntoAPunto = 2;
 8002652:	4b35      	ldr	r3, [pc, #212]	; (8002728 <mov_puntoAPunto+0x268>)
 8002654:	881b      	ldrh	r3, [r3, #0]
 8002656:	b29b      	uxth	r3, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	f040 815c 	bne.w	8002916 <mov_puntoAPunto+0x456>
 800265e:	4b22      	ldr	r3, [pc, #136]	; (80026e8 <mov_puntoAPunto+0x228>)
 8002660:	2202      	movs	r2, #2
 8002662:	701a      	strb	r2, [r3, #0]
		break;
 8002664:	e157      	b.n	8002916 <mov_puntoAPunto+0x456>
		case 2: //avanza al destino
			deltaX_dest = posX_dest - posX_i16;
 8002666:	4b22      	ldr	r3, [pc, #136]	; (80026f0 <mov_puntoAPunto+0x230>)
 8002668:	f9b3 3000 	ldrsh.w	r3, [r3]
 800266c:	b29a      	uxth	r2, r3
 800266e:	4b21      	ldr	r3, [pc, #132]	; (80026f4 <mov_puntoAPunto+0x234>)
 8002670:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002674:	b29b      	uxth	r3, r3
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	b29b      	uxth	r3, r3
 800267a:	b21a      	sxth	r2, r3
 800267c:	4b1e      	ldr	r3, [pc, #120]	; (80026f8 <mov_puntoAPunto+0x238>)
 800267e:	801a      	strh	r2, [r3, #0]
			deltaY_dest = posY_dest - posY_i16;
 8002680:	4b1e      	ldr	r3, [pc, #120]	; (80026fc <mov_puntoAPunto+0x23c>)
 8002682:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002686:	b29a      	uxth	r2, r3
 8002688:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <mov_puntoAPunto+0x240>)
 800268a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800268e:	b29b      	uxth	r3, r3
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	b29b      	uxth	r3, r3
 8002694:	b21a      	sxth	r2, r3
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <mov_puntoAPunto+0x244>)
 8002698:	801a      	strh	r2, [r3, #0]

			if (  abs(deltaX_dest) < 2 && abs(deltaY_dest) < 2){
 800269a:	4b17      	ldr	r3, [pc, #92]	; (80026f8 <mov_puntoAPunto+0x238>)
 800269c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026a4:	db42      	blt.n	800272c <mov_puntoAPunto+0x26c>
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <mov_puntoAPunto+0x238>)
 80026a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	dc3d      	bgt.n	800272c <mov_puntoAPunto+0x26c>
 80026b0:	4b14      	ldr	r3, [pc, #80]	; (8002704 <mov_puntoAPunto+0x244>)
 80026b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ba:	db37      	blt.n	800272c <mov_puntoAPunto+0x26c>
 80026bc:	4b11      	ldr	r3, [pc, #68]	; (8002704 <mov_puntoAPunto+0x244>)
 80026be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	dc32      	bgt.n	800272c <mov_puntoAPunto+0x26c>
				estatusPuntoAPunto = 3;
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <mov_puntoAPunto+0x228>)
 80026c8:	2203      	movs	r2, #3
 80026ca:	701a      	strb	r2, [r3, #0]
				velL = 0;
 80026cc:	4b14      	ldr	r3, [pc, #80]	; (8002720 <mov_puntoAPunto+0x260>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
				velR = 0;
 80026d2:	4b14      	ldr	r3, [pc, #80]	; (8002724 <mov_puntoAPunto+0x264>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	701a      	strb	r2, [r3, #0]
				break;
 80026d8:	e120      	b.n	800291c <mov_puntoAPunto+0x45c>
 80026da:	bf00      	nop
 80026dc:	f3af 8000 	nop.w
 80026e0:	54442d18 	.word	0x54442d18
 80026e4:	400921fb 	.word	0x400921fb
 80026e8:	20000054 	.word	0x20000054
 80026ec:	20000055 	.word	0x20000055
 80026f0:	20000114 	.word	0x20000114
 80026f4:	20000164 	.word	0x20000164
 80026f8:	20000124 	.word	0x20000124
 80026fc:	20000160 	.word	0x20000160
 8002700:	20000194 	.word	0x20000194
 8002704:	2000019a 	.word	0x2000019a
 8002708:	20000168 	.word	0x20000168
 800270c:	40668000 	.word	0x40668000
 8002710:	20000154 	.word	0x20000154
 8002714:	2000012c 	.word	0x2000012c
 8002718:	20000140 	.word	0x20000140
 800271c:	20000116 	.word	0x20000116
 8002720:	20000022 	.word	0x20000022
 8002724:	20000023 	.word	0x20000023
 8002728:	20000002 	.word	0x20000002
			}

			anguloDest_rad_f32 = atan2f(deltaY_dest, deltaX_dest);
 800272c:	4b7e      	ldr	r3, [pc, #504]	; (8002928 <mov_puntoAPunto+0x468>)
 800272e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002732:	ee07 3a90 	vmov	s15, r3
 8002736:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800273a:	4b7c      	ldr	r3, [pc, #496]	; (800292c <mov_puntoAPunto+0x46c>)
 800273c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002740:	ee07 3a10 	vmov	s14, r3
 8002744:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002748:	eef0 0a47 	vmov.f32	s1, s14
 800274c:	eeb0 0a67 	vmov.f32	s0, s15
 8002750:	f005 fc40 	bl	8007fd4 <atan2f>
 8002754:	eef0 7a40 	vmov.f32	s15, s0
 8002758:	4b75      	ldr	r3, [pc, #468]	; (8002930 <mov_puntoAPunto+0x470>)
 800275a:	edc3 7a00 	vstr	s15, [r3]
			anguloDest_grad_f32 = anguloDest_rad_f32 * 180.0 / M_PI; //grados en float
 800275e:	4b74      	ldr	r3, [pc, #464]	; (8002930 <mov_puntoAPunto+0x470>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd fea8 	bl	80004b8 <__aeabi_f2d>
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	4b71      	ldr	r3, [pc, #452]	; (8002934 <mov_puntoAPunto+0x474>)
 800276e:	f7fd fefb 	bl	8000568 <__aeabi_dmul>
 8002772:	4603      	mov	r3, r0
 8002774:	460c      	mov	r4, r1
 8002776:	4618      	mov	r0, r3
 8002778:	4621      	mov	r1, r4
 800277a:	a369      	add	r3, pc, #420	; (adr r3, 8002920 <mov_puntoAPunto+0x460>)
 800277c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002780:	f7fe f81c 	bl	80007bc <__aeabi_ddiv>
 8002784:	4603      	mov	r3, r0
 8002786:	460c      	mov	r4, r1
 8002788:	4618      	mov	r0, r3
 800278a:	4621      	mov	r1, r4
 800278c:	f7fe f8fe 	bl	800098c <__aeabi_d2f>
 8002790:	4602      	mov	r2, r0
 8002792:	4b69      	ldr	r3, [pc, #420]	; (8002938 <mov_puntoAPunto+0x478>)
 8002794:	601a      	str	r2, [r3, #0]
			anguloDest_grad_i16 = anguloDest_grad_f32; //grados en int16
 8002796:	4b68      	ldr	r3, [pc, #416]	; (8002938 <mov_puntoAPunto+0x478>)
 8002798:	edd3 7a00 	vldr	s15, [r3]
 800279c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027a0:	ee17 3a90 	vmov	r3, s15
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	4b65      	ldr	r3, [pc, #404]	; (800293c <mov_puntoAPunto+0x47c>)
 80027a8:	801a      	strh	r2, [r3, #0]
			deltaAng_dest = anguloDest_grad_i16 - direccionMag_grad_i16;
 80027aa:	4b64      	ldr	r3, [pc, #400]	; (800293c <mov_puntoAPunto+0x47c>)
 80027ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	4b63      	ldr	r3, [pc, #396]	; (8002940 <mov_puntoAPunto+0x480>)
 80027b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	b29b      	uxth	r3, r3
 80027be:	b21a      	sxth	r2, r3
 80027c0:	4b60      	ldr	r3, [pc, #384]	; (8002944 <mov_puntoAPunto+0x484>)
 80027c2:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest > 180) deltaAng_dest -= 360;
 80027c4:	4b5f      	ldr	r3, [pc, #380]	; (8002944 <mov_puntoAPunto+0x484>)
 80027c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027ca:	2bb4      	cmp	r3, #180	; 0xb4
 80027cc:	dd09      	ble.n	80027e2 <mov_puntoAPunto+0x322>
 80027ce:	4b5d      	ldr	r3, [pc, #372]	; (8002944 <mov_puntoAPunto+0x484>)
 80027d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80027da:	b29b      	uxth	r3, r3
 80027dc:	b21a      	sxth	r2, r3
 80027de:	4b59      	ldr	r3, [pc, #356]	; (8002944 <mov_puntoAPunto+0x484>)
 80027e0:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest < -180) deltaAng_dest += 360;
 80027e2:	4b58      	ldr	r3, [pc, #352]	; (8002944 <mov_puntoAPunto+0x484>)
 80027e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027e8:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 80027ec:	da09      	bge.n	8002802 <mov_puntoAPunto+0x342>
 80027ee:	4b55      	ldr	r3, [pc, #340]	; (8002944 <mov_puntoAPunto+0x484>)
 80027f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	b21a      	sxth	r2, r3
 80027fe:	4b51      	ldr	r3, [pc, #324]	; (8002944 <mov_puntoAPunto+0x484>)
 8002800:	801a      	strh	r2, [r3, #0]

			if (deltaAng_dest > 17){
 8002802:	4b50      	ldr	r3, [pc, #320]	; (8002944 <mov_puntoAPunto+0x484>)
 8002804:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002808:	2b11      	cmp	r3, #17
 800280a:	dd12      	ble.n	8002832 <mov_puntoAPunto+0x372>
				if (deltaAng_dest > 45){
 800280c:	4b4d      	ldr	r3, [pc, #308]	; (8002944 <mov_puntoAPunto+0x484>)
 800280e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002812:	2b2d      	cmp	r3, #45	; 0x2d
 8002814:	dd06      	ble.n	8002824 <mov_puntoAPunto+0x364>
					velL = -4;
 8002816:	4b4c      	ldr	r3, [pc, #304]	; (8002948 <mov_puntoAPunto+0x488>)
 8002818:	22fc      	movs	r2, #252	; 0xfc
 800281a:	701a      	strb	r2, [r3, #0]
					velR = +4;
 800281c:	4b4b      	ldr	r3, [pc, #300]	; (800294c <mov_puntoAPunto+0x48c>)
 800281e:	2204      	movs	r2, #4
 8002820:	701a      	strb	r2, [r3, #0]
					velL = +5;
					velR = +4;
				}
			}

		break;
 8002822:	e07a      	b.n	800291a <mov_puntoAPunto+0x45a>
					velL = +4;
 8002824:	4b48      	ldr	r3, [pc, #288]	; (8002948 <mov_puntoAPunto+0x488>)
 8002826:	2204      	movs	r2, #4
 8002828:	701a      	strb	r2, [r3, #0]
					velR = +5;
 800282a:	4b48      	ldr	r3, [pc, #288]	; (800294c <mov_puntoAPunto+0x48c>)
 800282c:	2205      	movs	r2, #5
 800282e:	701a      	strb	r2, [r3, #0]
		break;
 8002830:	e073      	b.n	800291a <mov_puntoAPunto+0x45a>
			}else if (deltaAng_dest < -17){
 8002832:	4b44      	ldr	r3, [pc, #272]	; (8002944 <mov_puntoAPunto+0x484>)
 8002834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002838:	f113 0f11 	cmn.w	r3, #17
 800283c:	da6d      	bge.n	800291a <mov_puntoAPunto+0x45a>
				if (deltaAng_dest < -45){
 800283e:	4b41      	ldr	r3, [pc, #260]	; (8002944 <mov_puntoAPunto+0x484>)
 8002840:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002844:	f113 0f2d 	cmn.w	r3, #45	; 0x2d
 8002848:	da06      	bge.n	8002858 <mov_puntoAPunto+0x398>
					velL = +4;
 800284a:	4b3f      	ldr	r3, [pc, #252]	; (8002948 <mov_puntoAPunto+0x488>)
 800284c:	2204      	movs	r2, #4
 800284e:	701a      	strb	r2, [r3, #0]
					velR = -4;
 8002850:	4b3e      	ldr	r3, [pc, #248]	; (800294c <mov_puntoAPunto+0x48c>)
 8002852:	22fc      	movs	r2, #252	; 0xfc
 8002854:	701a      	strb	r2, [r3, #0]
		break;
 8002856:	e060      	b.n	800291a <mov_puntoAPunto+0x45a>
					velL = +5;
 8002858:	4b3b      	ldr	r3, [pc, #236]	; (8002948 <mov_puntoAPunto+0x488>)
 800285a:	2205      	movs	r2, #5
 800285c:	701a      	strb	r2, [r3, #0]
					velR = +4;
 800285e:	4b3b      	ldr	r3, [pc, #236]	; (800294c <mov_puntoAPunto+0x48c>)
 8002860:	2204      	movs	r2, #4
 8002862:	701a      	strb	r2, [r3, #0]
		break;
 8002864:	e059      	b.n	800291a <mov_puntoAPunto+0x45a>
		case 3: // orienta en la coordenada angulo del destino
			deltaAng_dest = direccion_dest - direccionMag_grad_i16;
 8002866:	4b3a      	ldr	r3, [pc, #232]	; (8002950 <mov_puntoAPunto+0x490>)
 8002868:	f9b3 3000 	ldrsh.w	r3, [r3]
 800286c:	b29a      	uxth	r2, r3
 800286e:	4b34      	ldr	r3, [pc, #208]	; (8002940 <mov_puntoAPunto+0x480>)
 8002870:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002874:	b29b      	uxth	r3, r3
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	b29b      	uxth	r3, r3
 800287a:	b21a      	sxth	r2, r3
 800287c:	4b31      	ldr	r3, [pc, #196]	; (8002944 <mov_puntoAPunto+0x484>)
 800287e:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest > 180) deltaAng_dest -= 360;
 8002880:	4b30      	ldr	r3, [pc, #192]	; (8002944 <mov_puntoAPunto+0x484>)
 8002882:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002886:	2bb4      	cmp	r3, #180	; 0xb4
 8002888:	dd09      	ble.n	800289e <mov_puntoAPunto+0x3de>
 800288a:	4b2e      	ldr	r3, [pc, #184]	; (8002944 <mov_puntoAPunto+0x484>)
 800288c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002890:	b29b      	uxth	r3, r3
 8002892:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002896:	b29b      	uxth	r3, r3
 8002898:	b21a      	sxth	r2, r3
 800289a:	4b2a      	ldr	r3, [pc, #168]	; (8002944 <mov_puntoAPunto+0x484>)
 800289c:	801a      	strh	r2, [r3, #0]
			if (deltaAng_dest < -180) deltaAng_dest += 360;
 800289e:	4b29      	ldr	r3, [pc, #164]	; (8002944 <mov_puntoAPunto+0x484>)
 80028a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028a4:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 80028a8:	da09      	bge.n	80028be <mov_puntoAPunto+0x3fe>
 80028aa:	4b26      	ldr	r3, [pc, #152]	; (8002944 <mov_puntoAPunto+0x484>)
 80028ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	b21a      	sxth	r2, r3
 80028ba:	4b22      	ldr	r3, [pc, #136]	; (8002944 <mov_puntoAPunto+0x484>)
 80028bc:	801a      	strh	r2, [r3, #0]

			if (deltaAng_dest > 17){
 80028be:	4b21      	ldr	r3, [pc, #132]	; (8002944 <mov_puntoAPunto+0x484>)
 80028c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028c4:	2b11      	cmp	r3, #17
 80028c6:	dd06      	ble.n	80028d6 <mov_puntoAPunto+0x416>
				velL = -4;
 80028c8:	4b1f      	ldr	r3, [pc, #124]	; (8002948 <mov_puntoAPunto+0x488>)
 80028ca:	22fc      	movs	r2, #252	; 0xfc
 80028cc:	701a      	strb	r2, [r3, #0]
				velR = +4;
 80028ce:	4b1f      	ldr	r3, [pc, #124]	; (800294c <mov_puntoAPunto+0x48c>)
 80028d0:	2204      	movs	r2, #4
 80028d2:	701a      	strb	r2, [r3, #0]
			}else{
				velL = 0;
				velR = 0;
				estatusPuntoAPunto = 4;
			}
		break;
 80028d4:	e022      	b.n	800291c <mov_puntoAPunto+0x45c>
			}else if (deltaAng_dest < -17){
 80028d6:	4b1b      	ldr	r3, [pc, #108]	; (8002944 <mov_puntoAPunto+0x484>)
 80028d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028dc:	f113 0f11 	cmn.w	r3, #17
 80028e0:	da06      	bge.n	80028f0 <mov_puntoAPunto+0x430>
				velL = +4;
 80028e2:	4b19      	ldr	r3, [pc, #100]	; (8002948 <mov_puntoAPunto+0x488>)
 80028e4:	2204      	movs	r2, #4
 80028e6:	701a      	strb	r2, [r3, #0]
				velR = -4;
 80028e8:	4b18      	ldr	r3, [pc, #96]	; (800294c <mov_puntoAPunto+0x48c>)
 80028ea:	22fc      	movs	r2, #252	; 0xfc
 80028ec:	701a      	strb	r2, [r3, #0]
		break;
 80028ee:	e015      	b.n	800291c <mov_puntoAPunto+0x45c>
				velL = 0;
 80028f0:	4b15      	ldr	r3, [pc, #84]	; (8002948 <mov_puntoAPunto+0x488>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
				velR = 0;
 80028f6:	4b15      	ldr	r3, [pc, #84]	; (800294c <mov_puntoAPunto+0x48c>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
				estatusPuntoAPunto = 4;
 80028fc:	4b15      	ldr	r3, [pc, #84]	; (8002954 <mov_puntoAPunto+0x494>)
 80028fe:	2204      	movs	r2, #4
 8002900:	701a      	strb	r2, [r3, #0]
		break;
 8002902:	e00b      	b.n	800291c <mov_puntoAPunto+0x45c>
		case 4: // finaliza la secuencia
			flag_dest = 0;
 8002904:	4b14      	ldr	r3, [pc, #80]	; (8002958 <mov_puntoAPunto+0x498>)
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]
			estatusPuntoAPunto = 0;
 800290a:	4b12      	ldr	r3, [pc, #72]	; (8002954 <mov_puntoAPunto+0x494>)
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
		break;
 8002910:	e004      	b.n	800291c <mov_puntoAPunto+0x45c>
		break;
 8002912:	bf00      	nop
 8002914:	e002      	b.n	800291c <mov_puntoAPunto+0x45c>
		break;
 8002916:	bf00      	nop
 8002918:	e000      	b.n	800291c <mov_puntoAPunto+0x45c>
		break;
 800291a:	bf00      	nop
	}

} //fin mov_puntoAPunto ()
 800291c:	bf00      	nop
 800291e:	bd98      	pop	{r3, r4, r7, pc}
 8002920:	54442d18 	.word	0x54442d18
 8002924:	400921fb 	.word	0x400921fb
 8002928:	2000019a 	.word	0x2000019a
 800292c:	20000124 	.word	0x20000124
 8002930:	20000168 	.word	0x20000168
 8002934:	40668000 	.word	0x40668000
 8002938:	20000154 	.word	0x20000154
 800293c:	2000012c 	.word	0x2000012c
 8002940:	20000140 	.word	0x20000140
 8002944:	20000116 	.word	0x20000116
 8002948:	20000022 	.word	0x20000022
 800294c:	20000023 	.word	0x20000023
 8002950:	20000188 	.word	0x20000188
 8002954:	20000054 	.word	0x20000054
 8002958:	20000055 	.word	0x20000055

0800295c <velocidades>:





void velocidades (int8_t vl, int8_t vr){
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	460a      	mov	r2, r1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	4613      	mov	r3, r2
 800296a:	71bb      	strb	r3, [r7, #6]

	if (vl < 0){
 800296c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002970:	2b00      	cmp	r3, #0
 8002972:	da0b      	bge.n	800298c <velocidades+0x30>
		HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 8002974:	2200      	movs	r2, #0
 8002976:	2101      	movs	r1, #1
 8002978:	4833      	ldr	r0, [pc, #204]	; (8002a48 <velocidades+0xec>)
 800297a:	f001 fd5b 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 1);
 800297e:	2201      	movs	r2, #1
 8002980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002984:	4831      	ldr	r0, [pc, #196]	; (8002a4c <velocidades+0xf0>)
 8002986:	f001 fd55 	bl	8004434 <HAL_GPIO_WritePin>
 800298a:	e01a      	b.n	80029c2 <velocidades+0x66>
	} else if (vl > 0){
 800298c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002990:	2b00      	cmp	r3, #0
 8002992:	dd0b      	ble.n	80029ac <velocidades+0x50>
		HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 1);
 8002994:	2201      	movs	r2, #1
 8002996:	2101      	movs	r1, #1
 8002998:	482b      	ldr	r0, [pc, #172]	; (8002a48 <velocidades+0xec>)
 800299a:	f001 fd4b 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 800299e:	2200      	movs	r2, #0
 80029a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029a4:	4829      	ldr	r0, [pc, #164]	; (8002a4c <velocidades+0xf0>)
 80029a6:	f001 fd45 	bl	8004434 <HAL_GPIO_WritePin>
 80029aa:	e00a      	b.n	80029c2 <velocidades+0x66>
	} else {
		HAL_GPIO_WritePin(OUT_in1_GPIO_Port, OUT_in1_Pin, 0);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2101      	movs	r1, #1
 80029b0:	4825      	ldr	r0, [pc, #148]	; (8002a48 <velocidades+0xec>)
 80029b2:	f001 fd3f 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in2_GPIO_Port, OUT_in2_Pin, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029bc:	4823      	ldr	r0, [pc, #140]	; (8002a4c <velocidades+0xf0>)
 80029be:	f001 fd39 	bl	8004434 <HAL_GPIO_WritePin>
	}

	if (vr < 0){
 80029c2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	da0c      	bge.n	80029e4 <velocidades+0x88>
		HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029d0:	481e      	ldr	r0, [pc, #120]	; (8002a4c <velocidades+0xf0>)
 80029d2:	f001 fd2f 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 1);
 80029d6:	2201      	movs	r2, #1
 80029d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029dc:	481b      	ldr	r0, [pc, #108]	; (8002a4c <velocidades+0xf0>)
 80029de:	f001 fd29 	bl	8004434 <HAL_GPIO_WritePin>
 80029e2:	e01c      	b.n	8002a1e <velocidades+0xc2>
	} else if (vr > 0){
 80029e4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	dd0c      	ble.n	8002a06 <velocidades+0xaa>
		HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 1);
 80029ec:	2201      	movs	r2, #1
 80029ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029f2:	4816      	ldr	r0, [pc, #88]	; (8002a4c <velocidades+0xf0>)
 80029f4:	f001 fd1e 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 80029f8:	2200      	movs	r2, #0
 80029fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029fe:	4813      	ldr	r0, [pc, #76]	; (8002a4c <velocidades+0xf0>)
 8002a00:	f001 fd18 	bl	8004434 <HAL_GPIO_WritePin>
 8002a04:	e00b      	b.n	8002a1e <velocidades+0xc2>
	} else {
		HAL_GPIO_WritePin(OUT_in4_GPIO_Port, OUT_in4_Pin, 0);
 8002a06:	2200      	movs	r2, #0
 8002a08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a0c:	480f      	ldr	r0, [pc, #60]	; (8002a4c <velocidades+0xf0>)
 8002a0e:	f001 fd11 	bl	8004434 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUT_in3_GPIO_Port, OUT_in3_Pin, 0);
 8002a12:	2200      	movs	r2, #0
 8002a14:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a18:	480c      	ldr	r0, [pc, #48]	; (8002a4c <velocidades+0xf0>)
 8002a1a:	f001 fd0b 	bl	8004434 <HAL_GPIO_WritePin>
	}

	velLFinal = abs(vl);
 8002a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	bfb8      	it	lt
 8002a26:	425b      	neglt	r3, r3
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <velocidades+0xf4>)
 8002a2c:	701a      	strb	r2, [r3, #0]
	velRFinal = abs(vr);
 8002a2e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bfb8      	it	lt
 8002a36:	425b      	neglt	r3, r3
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <velocidades+0xf8>)
 8002a3c:	701a      	strb	r2, [r3, #0]

} //end velocidades()
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40020c00 	.word	0x40020c00
 8002a4c:	40020800 	.word	0x40020800
 8002a50:	20000024 	.word	0x20000024
 8002a54:	20000025 	.word	0x20000025

08002a58 <encoders>:

void encoders (void){
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

	if (!flag_encoders) return;
 8002a5c:	4b79      	ldr	r3, [pc, #484]	; (8002c44 <encoders+0x1ec>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80e9 	beq.w	8002c38 <encoders+0x1e0>

	encoderL = __HAL_TIM_GET_COUNTER(&htim3);
 8002a66:	4b78      	ldr	r3, [pc, #480]	; (8002c48 <encoders+0x1f0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6c:	b21a      	sxth	r2, r3
 8002a6e:	4b77      	ldr	r3, [pc, #476]	; (8002c4c <encoders+0x1f4>)
 8002a70:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002a72:	4b75      	ldr	r3, [pc, #468]	; (8002c48 <encoders+0x1f0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2200      	movs	r2, #0
 8002a78:	625a      	str	r2, [r3, #36]	; 0x24
	encoderR = __HAL_TIM_GET_COUNTER(&htim2);
 8002a7a:	4b75      	ldr	r3, [pc, #468]	; (8002c50 <encoders+0x1f8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a80:	b21a      	sxth	r2, r3
 8002a82:	4b74      	ldr	r3, [pc, #464]	; (8002c54 <encoders+0x1fc>)
 8002a84:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002a86:	4b72      	ldr	r3, [pc, #456]	; (8002c50 <encoders+0x1f8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	625a      	str	r2, [r3, #36]	; 0x24

	encoderL_delta = encoderL + encoderL_memPositivo + encoderL_memNegativo;
 8002a8e:	4b6f      	ldr	r3, [pc, #444]	; (8002c4c <encoders+0x1f4>)
 8002a90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	4b70      	ldr	r3, [pc, #448]	; (8002c58 <encoders+0x200>)
 8002a98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	4b6e      	ldr	r3, [pc, #440]	; (8002c5c <encoders+0x204>)
 8002aa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	4413      	add	r3, r2
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	b21a      	sxth	r2, r3
 8002ab0:	4b6b      	ldr	r3, [pc, #428]	; (8002c60 <encoders+0x208>)
 8002ab2:	801a      	strh	r2, [r3, #0]
	encoderR_delta = encoderR + encoderR_memPositivo + encoderR_memNegativo;
 8002ab4:	4b67      	ldr	r3, [pc, #412]	; (8002c54 <encoders+0x1fc>)
 8002ab6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	4b69      	ldr	r3, [pc, #420]	; (8002c64 <encoders+0x20c>)
 8002abe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	4b67      	ldr	r3, [pc, #412]	; (8002c68 <encoders+0x210>)
 8002aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	b21a      	sxth	r2, r3
 8002ad6:	4b65      	ldr	r3, [pc, #404]	; (8002c6c <encoders+0x214>)
 8002ad8:	801a      	strh	r2, [r3, #0]

	TIM4->CCR1 += velLFinal - encoderL_delta;
 8002ada:	4b65      	ldr	r3, [pc, #404]	; (8002c70 <encoders+0x218>)
 8002adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ade:	4a65      	ldr	r2, [pc, #404]	; (8002c74 <encoders+0x21c>)
 8002ae0:	7812      	ldrb	r2, [r2, #0]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4a5e      	ldr	r2, [pc, #376]	; (8002c60 <encoders+0x208>)
 8002ae6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002aea:	1a8a      	subs	r2, r1, r2
 8002aec:	4611      	mov	r1, r2
 8002aee:	4a60      	ldr	r2, [pc, #384]	; (8002c70 <encoders+0x218>)
 8002af0:	440b      	add	r3, r1
 8002af2:	6353      	str	r3, [r2, #52]	; 0x34
//	if (TIM4->CCR1 < 62) TIM4->CCR1 = 62;
//	if (TIM4->CCR1 > 82) TIM4->CCR1 = 82;

	TIM4->CCR2 += velRFinal - encoderR_delta;
 8002af4:	4b5e      	ldr	r3, [pc, #376]	; (8002c70 <encoders+0x218>)
 8002af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af8:	4a5f      	ldr	r2, [pc, #380]	; (8002c78 <encoders+0x220>)
 8002afa:	7812      	ldrb	r2, [r2, #0]
 8002afc:	4611      	mov	r1, r2
 8002afe:	4a5b      	ldr	r2, [pc, #364]	; (8002c6c <encoders+0x214>)
 8002b00:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002b04:	1a8a      	subs	r2, r1, r2
 8002b06:	4611      	mov	r1, r2
 8002b08:	4a59      	ldr	r2, [pc, #356]	; (8002c70 <encoders+0x218>)
 8002b0a:	440b      	add	r3, r1
 8002b0c:	6393      	str	r3, [r2, #56]	; 0x38
//	if (TIM4->CCR2 < 62) TIM4->CCR2 = 62;
//	if (TIM4->CCR2 > 82) TIM4->CCR2 = 82;

	//avance del centro de masa
	if (velL > 0)
 8002b0e:	4b5b      	ldr	r3, [pc, #364]	; (8002c7c <encoders+0x224>)
 8002b10:	f993 3000 	ldrsb.w	r3, [r3]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	dd13      	ble.n	8002b40 <encoders+0xe8>
		distL = encoderL + encoderL_memPositivo - encoderL_memNegativo;
 8002b18:	4b4c      	ldr	r3, [pc, #304]	; (8002c4c <encoders+0x1f4>)
 8002b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	4b4d      	ldr	r3, [pc, #308]	; (8002c58 <encoders+0x200>)
 8002b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	4413      	add	r3, r2
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	4b4b      	ldr	r3, [pc, #300]	; (8002c5c <encoders+0x204>)
 8002b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	b21a      	sxth	r2, r3
 8002b3a:	4b51      	ldr	r3, [pc, #324]	; (8002c80 <encoders+0x228>)
 8002b3c:	801a      	strh	r2, [r3, #0]
 8002b3e:	e012      	b.n	8002b66 <encoders+0x10e>
	else
		distL = -encoderL + encoderL_memPositivo - encoderL_memNegativo;
 8002b40:	4b45      	ldr	r3, [pc, #276]	; (8002c58 <encoders+0x200>)
 8002b42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	4b40      	ldr	r3, [pc, #256]	; (8002c4c <encoders+0x1f4>)
 8002b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <encoders+0x204>)
 8002b56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	b21a      	sxth	r2, r3
 8002b62:	4b47      	ldr	r3, [pc, #284]	; (8002c80 <encoders+0x228>)
 8002b64:	801a      	strh	r2, [r3, #0]

	if (velR > 0)
 8002b66:	4b47      	ldr	r3, [pc, #284]	; (8002c84 <encoders+0x22c>)
 8002b68:	f993 3000 	ldrsb.w	r3, [r3]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	dd13      	ble.n	8002b98 <encoders+0x140>
		distR = encoderR + encoderR_memPositivo - encoderR_memNegativo;
 8002b70:	4b38      	ldr	r3, [pc, #224]	; (8002c54 <encoders+0x1fc>)
 8002b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	4b3a      	ldr	r3, [pc, #232]	; (8002c64 <encoders+0x20c>)
 8002b7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4413      	add	r3, r2
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	4b38      	ldr	r3, [pc, #224]	; (8002c68 <encoders+0x210>)
 8002b86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	b21a      	sxth	r2, r3
 8002b92:	4b3d      	ldr	r3, [pc, #244]	; (8002c88 <encoders+0x230>)
 8002b94:	801a      	strh	r2, [r3, #0]
 8002b96:	e012      	b.n	8002bbe <encoders+0x166>
	else
		distR = -encoderR + encoderR_memPositivo - encoderR_memNegativo;
 8002b98:	4b32      	ldr	r3, [pc, #200]	; (8002c64 <encoders+0x20c>)
 8002b9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	4b2c      	ldr	r3, [pc, #176]	; (8002c54 <encoders+0x1fc>)
 8002ba2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	4b2e      	ldr	r3, [pc, #184]	; (8002c68 <encoders+0x210>)
 8002bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	b21a      	sxth	r2, r3
 8002bba:	4b33      	ldr	r3, [pc, #204]	; (8002c88 <encoders+0x230>)
 8002bbc:	801a      	strh	r2, [r3, #0]

	distC += (distL + distR) >> 1;
 8002bbe:	4b30      	ldr	r3, [pc, #192]	; (8002c80 <encoders+0x228>)
 8002bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	4b30      	ldr	r3, [pc, #192]	; (8002c88 <encoders+0x230>)
 8002bc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bcc:	4413      	add	r3, r2
 8002bce:	105b      	asrs	r3, r3, #1
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	4b2e      	ldr	r3, [pc, #184]	; (8002c8c <encoders+0x234>)
 8002bd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	b21a      	sxth	r2, r3
 8002be0:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <encoders+0x234>)
 8002be2:	801a      	strh	r2, [r3, #0]

	//acumula encoders
//	acum_encoderL += encoderL + encoderL_memPositivo - encoderL_memNegativo;
//	acum_encoderR += encoderR + encoderR_memPositivo - encoderR_memNegativo;
	acum_encoderL += encoderL_delta;
 8002be4:	4b2a      	ldr	r3, [pc, #168]	; (8002c90 <encoders+0x238>)
 8002be6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	4b1c      	ldr	r3, [pc, #112]	; (8002c60 <encoders+0x208>)
 8002bee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	b21a      	sxth	r2, r3
 8002bfa:	4b25      	ldr	r3, [pc, #148]	; (8002c90 <encoders+0x238>)
 8002bfc:	801a      	strh	r2, [r3, #0]
	acum_encoderR += encoderR_delta;
 8002bfe:	4b25      	ldr	r3, [pc, #148]	; (8002c94 <encoders+0x23c>)
 8002c00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c04:	b29a      	uxth	r2, r3
 8002c06:	4b19      	ldr	r3, [pc, #100]	; (8002c6c <encoders+0x214>)
 8002c08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	4413      	add	r3, r2
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	b21a      	sxth	r2, r3
 8002c14:	4b1f      	ldr	r3, [pc, #124]	; (8002c94 <encoders+0x23c>)
 8002c16:	801a      	strh	r2, [r3, #0]

	encoderL_memNegativo = 0;
 8002c18:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <encoders+0x204>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	801a      	strh	r2, [r3, #0]
	encoderL_memPositivo = 0;
 8002c1e:	4b0e      	ldr	r3, [pc, #56]	; (8002c58 <encoders+0x200>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	801a      	strh	r2, [r3, #0]
	encoderR_memNegativo = 0;
 8002c24:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <encoders+0x210>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	801a      	strh	r2, [r3, #0]
	encoderR_memPositivo = 0;
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <encoders+0x20c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	801a      	strh	r2, [r3, #0]
	flag_encoders = 0;
 8002c30:	4b04      	ldr	r3, [pc, #16]	; (8002c44 <encoders+0x1ec>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
 8002c36:	e000      	b.n	8002c3a <encoders+0x1e2>
	if (!flag_encoders) return;
 8002c38:	bf00      	nop

} //fin encoders()
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20000082 	.word	0x20000082
 8002c48:	2000022c 	.word	0x2000022c
 8002c4c:	2000016e 	.word	0x2000016e
 8002c50:	2000026c 	.word	0x2000026c
 8002c54:	20000196 	.word	0x20000196
 8002c58:	20000088 	.word	0x20000088
 8002c5c:	2000008c 	.word	0x2000008c
 8002c60:	2000015a 	.word	0x2000015a
 8002c64:	2000008a 	.word	0x2000008a
 8002c68:	2000008e 	.word	0x2000008e
 8002c6c:	2000015c 	.word	0x2000015c
 8002c70:	40000800 	.word	0x40000800
 8002c74:	20000024 	.word	0x20000024
 8002c78:	20000025 	.word	0x20000025
 8002c7c:	20000022 	.word	0x20000022
 8002c80:	2000010c 	.word	0x2000010c
 8002c84:	20000023 	.word	0x20000023
 8002c88:	2000012a 	.word	0x2000012a
 8002c8c:	2000005a 	.word	0x2000005a
 8002c90:	20000084 	.word	0x20000084
 8002c94:	20000086 	.word	0x20000086

08002c98 <posicionamiento>:

void posicionamiento (void){
 8002c98:	b5b0      	push	{r4, r5, r7, lr}
 8002c9a:	af00      	add	r7, sp, #0

	//saco el angulo...


	//por magnetometro
	mpu9265_Read_Magnet(&mpu9265);
 8002c9c:	48ac      	ldr	r0, [pc, #688]	; (8002f50 <posicionamiento+0x2b8>)
 8002c9e:	f000 fafd 	bl	800329c <mpu9265_Read_Magnet>
	magX = (float) (mpu9265.Magnet_X_RAW); //media empirica +359.0
 8002ca2:	4bab      	ldr	r3, [pc, #684]	; (8002f50 <posicionamiento+0x2b8>)
 8002ca4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002ca8:	ee07 3a90 	vmov	s15, r3
 8002cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb0:	4ba8      	ldr	r3, [pc, #672]	; (8002f54 <posicionamiento+0x2bc>)
 8002cb2:	edc3 7a00 	vstr	s15, [r3]
	magY = (float) (mpu9265.Magnet_Y_RAW); //media empirica -159.0
 8002cb6:	4ba6      	ldr	r3, [pc, #664]	; (8002f50 <posicionamiento+0x2b8>)
 8002cb8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002cbc:	ee07 3a90 	vmov	s15, r3
 8002cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cc4:	4ba4      	ldr	r3, [pc, #656]	; (8002f58 <posicionamiento+0x2c0>)
 8002cc6:	edc3 7a00 	vstr	s15, [r3]

	if (magX < magX_min) magX_min = magX;
 8002cca:	4ba2      	ldr	r3, [pc, #648]	; (8002f54 <posicionamiento+0x2bc>)
 8002ccc:	ed93 7a00 	vldr	s14, [r3]
 8002cd0:	4ba2      	ldr	r3, [pc, #648]	; (8002f5c <posicionamiento+0x2c4>)
 8002cd2:	edd3 7a00 	vldr	s15, [r3]
 8002cd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cde:	d503      	bpl.n	8002ce8 <posicionamiento+0x50>
 8002ce0:	4b9c      	ldr	r3, [pc, #624]	; (8002f54 <posicionamiento+0x2bc>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a9d      	ldr	r2, [pc, #628]	; (8002f5c <posicionamiento+0x2c4>)
 8002ce6:	6013      	str	r3, [r2, #0]
	if (magX > magX_max) magX_max = magX;
 8002ce8:	4b9a      	ldr	r3, [pc, #616]	; (8002f54 <posicionamiento+0x2bc>)
 8002cea:	ed93 7a00 	vldr	s14, [r3]
 8002cee:	4b9c      	ldr	r3, [pc, #624]	; (8002f60 <posicionamiento+0x2c8>)
 8002cf0:	edd3 7a00 	vldr	s15, [r3]
 8002cf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cfc:	dd03      	ble.n	8002d06 <posicionamiento+0x6e>
 8002cfe:	4b95      	ldr	r3, [pc, #596]	; (8002f54 <posicionamiento+0x2bc>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a97      	ldr	r2, [pc, #604]	; (8002f60 <posicionamiento+0x2c8>)
 8002d04:	6013      	str	r3, [r2, #0]
	if (magY < magY_min) magY_min = magY;
 8002d06:	4b94      	ldr	r3, [pc, #592]	; (8002f58 <posicionamiento+0x2c0>)
 8002d08:	ed93 7a00 	vldr	s14, [r3]
 8002d0c:	4b95      	ldr	r3, [pc, #596]	; (8002f64 <posicionamiento+0x2cc>)
 8002d0e:	edd3 7a00 	vldr	s15, [r3]
 8002d12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1a:	d503      	bpl.n	8002d24 <posicionamiento+0x8c>
 8002d1c:	4b8e      	ldr	r3, [pc, #568]	; (8002f58 <posicionamiento+0x2c0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a90      	ldr	r2, [pc, #576]	; (8002f64 <posicionamiento+0x2cc>)
 8002d22:	6013      	str	r3, [r2, #0]
	if (magY > magY_max) magY_max = magY;
 8002d24:	4b8c      	ldr	r3, [pc, #560]	; (8002f58 <posicionamiento+0x2c0>)
 8002d26:	ed93 7a00 	vldr	s14, [r3]
 8002d2a:	4b8f      	ldr	r3, [pc, #572]	; (8002f68 <posicionamiento+0x2d0>)
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d38:	dd03      	ble.n	8002d42 <posicionamiento+0xaa>
 8002d3a:	4b87      	ldr	r3, [pc, #540]	; (8002f58 <posicionamiento+0x2c0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a8a      	ldr	r2, [pc, #552]	; (8002f68 <posicionamiento+0x2d0>)
 8002d40:	6013      	str	r3, [r2, #0]
	magX_media = (magX_min + magX_max) / 2.0;
 8002d42:	4b86      	ldr	r3, [pc, #536]	; (8002f5c <posicionamiento+0x2c4>)
 8002d44:	ed93 7a00 	vldr	s14, [r3]
 8002d48:	4b85      	ldr	r3, [pc, #532]	; (8002f60 <posicionamiento+0x2c8>)
 8002d4a:	edd3 7a00 	vldr	s15, [r3]
 8002d4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d52:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002d56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d5a:	4b84      	ldr	r3, [pc, #528]	; (8002f6c <posicionamiento+0x2d4>)
 8002d5c:	edc3 7a00 	vstr	s15, [r3]
	magY_media = (magY_min + magY_max) / 2.0;
 8002d60:	4b80      	ldr	r3, [pc, #512]	; (8002f64 <posicionamiento+0x2cc>)
 8002d62:	ed93 7a00 	vldr	s14, [r3]
 8002d66:	4b80      	ldr	r3, [pc, #512]	; (8002f68 <posicionamiento+0x2d0>)
 8002d68:	edd3 7a00 	vldr	s15, [r3]
 8002d6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d70:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002d74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d78:	4b7d      	ldr	r3, [pc, #500]	; (8002f70 <posicionamiento+0x2d8>)
 8002d7a:	edc3 7a00 	vstr	s15, [r3]

	magX -= magX_media;
 8002d7e:	4b75      	ldr	r3, [pc, #468]	; (8002f54 <posicionamiento+0x2bc>)
 8002d80:	ed93 7a00 	vldr	s14, [r3]
 8002d84:	4b79      	ldr	r3, [pc, #484]	; (8002f6c <posicionamiento+0x2d4>)
 8002d86:	edd3 7a00 	vldr	s15, [r3]
 8002d8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8e:	4b71      	ldr	r3, [pc, #452]	; (8002f54 <posicionamiento+0x2bc>)
 8002d90:	edc3 7a00 	vstr	s15, [r3]
	magY -= magY_media;
 8002d94:	4b70      	ldr	r3, [pc, #448]	; (8002f58 <posicionamiento+0x2c0>)
 8002d96:	ed93 7a00 	vldr	s14, [r3]
 8002d9a:	4b75      	ldr	r3, [pc, #468]	; (8002f70 <posicionamiento+0x2d8>)
 8002d9c:	edd3 7a00 	vldr	s15, [r3]
 8002da0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002da4:	4b6c      	ldr	r3, [pc, #432]	; (8002f58 <posicionamiento+0x2c0>)
 8002da6:	edc3 7a00 	vstr	s15, [r3]
	magX /= magX_media;
 8002daa:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <posicionamiento+0x2bc>)
 8002dac:	edd3 6a00 	vldr	s13, [r3]
 8002db0:	4b6e      	ldr	r3, [pc, #440]	; (8002f6c <posicionamiento+0x2d4>)
 8002db2:	ed93 7a00 	vldr	s14, [r3]
 8002db6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dba:	4b66      	ldr	r3, [pc, #408]	; (8002f54 <posicionamiento+0x2bc>)
 8002dbc:	edc3 7a00 	vstr	s15, [r3]
	magY /= magX_media;
 8002dc0:	4b65      	ldr	r3, [pc, #404]	; (8002f58 <posicionamiento+0x2c0>)
 8002dc2:	edd3 6a00 	vldr	s13, [r3]
 8002dc6:	4b69      	ldr	r3, [pc, #420]	; (8002f6c <posicionamiento+0x2d4>)
 8002dc8:	ed93 7a00 	vldr	s14, [r3]
 8002dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dd0:	4b61      	ldr	r3, [pc, #388]	; (8002f58 <posicionamiento+0x2c0>)
 8002dd2:	edc3 7a00 	vstr	s15, [r3]

	direccionMag_rad_f32 = atan2f(magY, magX); //radianes en float
 8002dd6:	4b60      	ldr	r3, [pc, #384]	; (8002f58 <posicionamiento+0x2c0>)
 8002dd8:	edd3 7a00 	vldr	s15, [r3]
 8002ddc:	4b5d      	ldr	r3, [pc, #372]	; (8002f54 <posicionamiento+0x2bc>)
 8002dde:	ed93 7a00 	vldr	s14, [r3]
 8002de2:	eef0 0a47 	vmov.f32	s1, s14
 8002de6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dea:	f005 f8f3 	bl	8007fd4 <atan2f>
 8002dee:	eef0 7a40 	vmov.f32	s15, s0
 8002df2:	4b60      	ldr	r3, [pc, #384]	; (8002f74 <posicionamiento+0x2dc>)
 8002df4:	edc3 7a00 	vstr	s15, [r3]
	posX_f32 += (float) (distC * 0.1 * cosf(direccionMag_rad_f32)); //posicion X en float
 8002df8:	4b5f      	ldr	r3, [pc, #380]	; (8002f78 <posicionamiento+0x2e0>)
 8002dfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fd fb48 	bl	8000494 <__aeabi_i2d>
 8002e04:	a34e      	add	r3, pc, #312	; (adr r3, 8002f40 <posicionamiento+0x2a8>)
 8002e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0a:	f7fd fbad 	bl	8000568 <__aeabi_dmul>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	460c      	mov	r4, r1
 8002e12:	4625      	mov	r5, r4
 8002e14:	461c      	mov	r4, r3
 8002e16:	4b57      	ldr	r3, [pc, #348]	; (8002f74 <posicionamiento+0x2dc>)
 8002e18:	edd3 7a00 	vldr	s15, [r3]
 8002e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e20:	f005 f856 	bl	8007ed0 <cosf>
 8002e24:	ee10 3a10 	vmov	r3, s0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fd fb45 	bl	80004b8 <__aeabi_f2d>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4620      	mov	r0, r4
 8002e34:	4629      	mov	r1, r5
 8002e36:	f7fd fb97 	bl	8000568 <__aeabi_dmul>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	460c      	mov	r4, r1
 8002e3e:	4618      	mov	r0, r3
 8002e40:	4621      	mov	r1, r4
 8002e42:	f7fd fda3 	bl	800098c <__aeabi_d2f>
 8002e46:	ee07 0a10 	vmov	s14, r0
 8002e4a:	4b4c      	ldr	r3, [pc, #304]	; (8002f7c <posicionamiento+0x2e4>)
 8002e4c:	edd3 7a00 	vldr	s15, [r3]
 8002e50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e54:	4b49      	ldr	r3, [pc, #292]	; (8002f7c <posicionamiento+0x2e4>)
 8002e56:	edc3 7a00 	vstr	s15, [r3]
	posY_f32 += (float) (distC * 0.1 * sinf(direccionMag_rad_f32)); //posicion Y en float
 8002e5a:	4b47      	ldr	r3, [pc, #284]	; (8002f78 <posicionamiento+0x2e0>)
 8002e5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb17 	bl	8000494 <__aeabi_i2d>
 8002e66:	a336      	add	r3, pc, #216	; (adr r3, 8002f40 <posicionamiento+0x2a8>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	f7fd fb7c 	bl	8000568 <__aeabi_dmul>
 8002e70:	4603      	mov	r3, r0
 8002e72:	460c      	mov	r4, r1
 8002e74:	4625      	mov	r5, r4
 8002e76:	461c      	mov	r4, r3
 8002e78:	4b3e      	ldr	r3, [pc, #248]	; (8002f74 <posicionamiento+0x2dc>)
 8002e7a:	edd3 7a00 	vldr	s15, [r3]
 8002e7e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e82:	f005 f865 	bl	8007f50 <sinf>
 8002e86:	ee10 3a10 	vmov	r3, s0
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fb14 	bl	80004b8 <__aeabi_f2d>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4620      	mov	r0, r4
 8002e96:	4629      	mov	r1, r5
 8002e98:	f7fd fb66 	bl	8000568 <__aeabi_dmul>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	460c      	mov	r4, r1
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	f7fd fd72 	bl	800098c <__aeabi_d2f>
 8002ea8:	ee07 0a10 	vmov	s14, r0
 8002eac:	4b34      	ldr	r3, [pc, #208]	; (8002f80 <posicionamiento+0x2e8>)
 8002eae:	edd3 7a00 	vldr	s15, [r3]
 8002eb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eb6:	4b32      	ldr	r3, [pc, #200]	; (8002f80 <posicionamiento+0x2e8>)
 8002eb8:	edc3 7a00 	vstr	s15, [r3]
	distC = 0;
 8002ebc:	4b2e      	ldr	r3, [pc, #184]	; (8002f78 <posicionamiento+0x2e0>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	801a      	strh	r2, [r3, #0]
	direccionMag_grad_f32 = direccionMag_rad_f32 * 180.0 / M_PI; //grados en float
 8002ec2:	4b2c      	ldr	r3, [pc, #176]	; (8002f74 <posicionamiento+0x2dc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fd faf6 	bl	80004b8 <__aeabi_f2d>
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	4b2c      	ldr	r3, [pc, #176]	; (8002f84 <posicionamiento+0x2ec>)
 8002ed2:	f7fd fb49 	bl	8000568 <__aeabi_dmul>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	460c      	mov	r4, r1
 8002eda:	4618      	mov	r0, r3
 8002edc:	4621      	mov	r1, r4
 8002ede:	a31a      	add	r3, pc, #104	; (adr r3, 8002f48 <posicionamiento+0x2b0>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd fc6a 	bl	80007bc <__aeabi_ddiv>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	460c      	mov	r4, r1
 8002eec:	4618      	mov	r0, r3
 8002eee:	4621      	mov	r1, r4
 8002ef0:	f7fd fd4c 	bl	800098c <__aeabi_d2f>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	4b24      	ldr	r3, [pc, #144]	; (8002f88 <posicionamiento+0x2f0>)
 8002ef8:	601a      	str	r2, [r3, #0]
	direccionMag_grad_i16 = direccionMag_grad_f32; //grados en int16
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <posicionamiento+0x2f0>)
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f04:	ee17 3a90 	vmov	r3, s15
 8002f08:	b21a      	sxth	r2, r3
 8002f0a:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <posicionamiento+0x2f4>)
 8002f0c:	801a      	strh	r2, [r3, #0]
	posX_i16 = posX_f32; //posicion X en int16
 8002f0e:	4b1b      	ldr	r3, [pc, #108]	; (8002f7c <posicionamiento+0x2e4>)
 8002f10:	edd3 7a00 	vldr	s15, [r3]
 8002f14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f18:	ee17 3a90 	vmov	r3, s15
 8002f1c:	b21a      	sxth	r2, r3
 8002f1e:	4b1c      	ldr	r3, [pc, #112]	; (8002f90 <posicionamiento+0x2f8>)
 8002f20:	801a      	strh	r2, [r3, #0]
	posY_i16 = posY_f32; //posicion Y en int16
 8002f22:	4b17      	ldr	r3, [pc, #92]	; (8002f80 <posicionamiento+0x2e8>)
 8002f24:	edd3 7a00 	vldr	s15, [r3]
 8002f28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f2c:	ee17 3a90 	vmov	r3, s15
 8002f30:	b21a      	sxth	r2, r3
 8002f32:	4b18      	ldr	r3, [pc, #96]	; (8002f94 <posicionamiento+0x2fc>)
 8002f34:	801a      	strh	r2, [r3, #0]
	direccion_i16 = direccion_f32; //grados en int16
	posX_i16 = posX_f32; //posicion X en int16
	posY_i16 = posY_f32; //posicion Y en int16
*/

} //fin posicionamiento ()
 8002f36:	bf00      	nop
 8002f38:	bdb0      	pop	{r4, r5, r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	f3af 8000 	nop.w
 8002f40:	9999999a 	.word	0x9999999a
 8002f44:	3fb99999 	.word	0x3fb99999
 8002f48:	54442d18 	.word	0x54442d18
 8002f4c:	400921fb 	.word	0x400921fb
 8002f50:	20000170 	.word	0x20000170
 8002f54:	20000184 	.word	0x20000184
 8002f58:	20000108 	.word	0x20000108
 8002f5c:	20000008 	.word	0x20000008
 8002f60:	2000000c 	.word	0x2000000c
 8002f64:	20000010 	.word	0x20000010
 8002f68:	20000014 	.word	0x20000014
 8002f6c:	20000018 	.word	0x20000018
 8002f70:	2000001c 	.word	0x2000001c
 8002f74:	2000018c 	.word	0x2000018c
 8002f78:	2000005a 	.word	0x2000005a
 8002f7c:	20000064 	.word	0x20000064
 8002f80:	20000068 	.word	0x20000068
 8002f84:	40668000 	.word	0x40668000
 8002f88:	20000144 	.word	0x20000144
 8002f8c:	20000140 	.word	0x20000140
 8002f90:	20000164 	.word	0x20000164
 8002f94:	20000194 	.word	0x20000194

08002f98 <modo_funcionamiento>:

	HAL_UART_Receive_IT(&huart7, rxUart, 4);

} //end check_rxUart ()

void modo_funcionamiento (void){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0

	switch (modoFuncionamiento) {
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	; (8002fd8 <modo_funcionamiento+0x40>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b03      	cmp	r3, #3
 8002fa2:	d815      	bhi.n	8002fd0 <modo_funcionamiento+0x38>
 8002fa4:	a201      	add	r2, pc, #4	; (adr r2, 8002fac <modo_funcionamiento+0x14>)
 8002fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002faa:	bf00      	nop
 8002fac:	08002fbd 	.word	0x08002fbd
 8002fb0:	08002fc3 	.word	0x08002fc3
 8002fb4:	08002fc9 	.word	0x08002fc9
 8002fb8:	08002fcd 	.word	0x08002fcd
		case AUTOMATICO:
			movimientoLibre();
 8002fbc:	f7fe fe90 	bl	8001ce0 <movimientoLibre>
		break;
 8002fc0:	e007      	b.n	8002fd2 <modo_funcionamiento+0x3a>
		case MANUAL:
			movimientoRC();
 8002fc2:	f7ff f843 	bl	800204c <movimientoRC>
		break;
 8002fc6:	e004      	b.n	8002fd2 <modo_funcionamiento+0x3a>
		case CALIBRA_MAG:
			orientando();
 8002fc8:	f7ff f9fa 	bl	80023c0 <orientando>
		case PUNTO_A_PUNTO:
			mov_puntoAPunto();
 8002fcc:	f7ff fa78 	bl	80024c0 <mov_puntoAPunto>
		default:
		break;
 8002fd0:	bf00      	nop
	} //end switch modoFuncionamiento

} //end modo_funcionamiento ()
 8002fd2:	bf00      	nop
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	20000004 	.word	0x20000004

08002fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <mpu9265_Init>:





void mpu9265_Init(I2C_HandleTypeDef* i2c_handler){
 8002fec:	b590      	push	{r4, r7, lr}
 8002fee:	b089      	sub	sp, #36	; 0x24
 8002ff0:	af04      	add	r7, sp, #16
 8002ff2:	6078      	str	r0, [r7, #4]
	uint8_t check, data;

	hi2c_mpu = i2c_handler;
 8002ff4:	4aa3      	ldr	r2, [pc, #652]	; (8003284 <mpu9265_Init+0x298>)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6013      	str	r3, [r2, #0]

	HAL_I2C_Mem_Read(hi2c_mpu, MPU9250_ADDRESS << 1, WHO_AM_I_MPU9250, 1, &check, 1, 1000);
 8002ffa:	4ba2      	ldr	r3, [pc, #648]	; (8003284 <mpu9265_Init+0x298>)
 8002ffc:	6818      	ldr	r0, [r3, #0]
 8002ffe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003002:	9302      	str	r3, [sp, #8]
 8003004:	2301      	movs	r3, #1
 8003006:	9301      	str	r3, [sp, #4]
 8003008:	f107 030f 	add.w	r3, r7, #15
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	2301      	movs	r3, #1
 8003010:	2275      	movs	r2, #117	; 0x75
 8003012:	21d0      	movs	r1, #208	; 0xd0
 8003014:	f001 fc5a 	bl	80048cc <HAL_I2C_Mem_Read>

	if (check == 0X73){ //successfull respond
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b73      	cmp	r3, #115	; 0x73
 800301c:	d141      	bne.n	80030a2 <mpu9265_Init+0xb6>
		data = 0;
 800301e:	2300      	movs	r3, #0
 8003020:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, PWR_MGMT_1, 1, &data, 1, 1000); //writing 0 in PWR_MGMT_1 reg to wake it up.
 8003022:	4b98      	ldr	r3, [pc, #608]	; (8003284 <mpu9265_Init+0x298>)
 8003024:	6818      	ldr	r0, [r3, #0]
 8003026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800302a:	9302      	str	r3, [sp, #8]
 800302c:	2301      	movs	r3, #1
 800302e:	9301      	str	r3, [sp, #4]
 8003030:	f107 030e 	add.w	r3, r7, #14
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2301      	movs	r3, #1
 8003038:	226b      	movs	r2, #107	; 0x6b
 800303a:	21d0      	movs	r1, #208	; 0xd0
 800303c:	f001 fb4c 	bl	80046d8 <HAL_I2C_Mem_Write>

		data = 0X07;
 8003040:	2307      	movs	r3, #7
 8003042:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, SMPLRT_DIV, 1, &data, 1, 1000); //seting data rate in 1kHz by writing 0x07 in SMPLRT_DIV reg.
 8003044:	4b8f      	ldr	r3, [pc, #572]	; (8003284 <mpu9265_Init+0x298>)
 8003046:	6818      	ldr	r0, [r3, #0]
 8003048:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	2301      	movs	r3, #1
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	f107 030e 	add.w	r3, r7, #14
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	2301      	movs	r3, #1
 800305a:	2219      	movs	r2, #25
 800305c:	21d0      	movs	r1, #208	; 0xd0
 800305e:	f001 fb3b 	bl	80046d8 <HAL_I2C_Mem_Write>

		data = 0;
 8003062:	2300      	movs	r3, #0
 8003064:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, GYRO_CONFIG, 1, &data, 1, 1000); //SET GYROSCOPIC CONFIGURATION: XG_ST=0; YG_ST=0; ZG_ST=0; FS_SEL=0 -> +/- 250 /s.
 8003066:	4b87      	ldr	r3, [pc, #540]	; (8003284 <mpu9265_Init+0x298>)
 8003068:	6818      	ldr	r0, [r3, #0]
 800306a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800306e:	9302      	str	r3, [sp, #8]
 8003070:	2301      	movs	r3, #1
 8003072:	9301      	str	r3, [sp, #4]
 8003074:	f107 030e 	add.w	r3, r7, #14
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	2301      	movs	r3, #1
 800307c:	221b      	movs	r2, #27
 800307e:	21d0      	movs	r1, #208	; 0xd0
 8003080:	f001 fb2a 	bl	80046d8 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, ACCEL_CONFIG, 1, &data, 1, 1000); //SET accelerometer CONFIGURATION: XA_ST=0; YA_ST=0; ZA_ST=0; FS_SEL=0 -> +/- 2g.
 8003084:	4b7f      	ldr	r3, [pc, #508]	; (8003284 <mpu9265_Init+0x298>)
 8003086:	6818      	ldr	r0, [r3, #0]
 8003088:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800308c:	9302      	str	r3, [sp, #8]
 800308e:	2301      	movs	r3, #1
 8003090:	9301      	str	r3, [sp, #4]
 8003092:	f107 030e 	add.w	r3, r7, #14
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	2301      	movs	r3, #1
 800309a:	221c      	movs	r2, #28
 800309c:	21d0      	movs	r1, #208	; 0xd0
 800309e:	f001 fb1b 	bl	80046d8 <HAL_I2C_Mem_Write>
	}else{
		//Error_Handler();
	}

	//magnetometer//
	data = 0b10; //i2c bypass bit, in INT_PIN_CFG reg. (made to reach the magnetometer)
 80030a2:	2302      	movs	r3, #2
 80030a4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(hi2c_mpu, MPU9250_ADDRESS << 1, INT_PIN_CFG, 1, &data, 1, 1000);
 80030a6:	4b77      	ldr	r3, [pc, #476]	; (8003284 <mpu9265_Init+0x298>)
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030ae:	9302      	str	r3, [sp, #8]
 80030b0:	2301      	movs	r3, #1
 80030b2:	9301      	str	r3, [sp, #4]
 80030b4:	f107 030e 	add.w	r3, r7, #14
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	2301      	movs	r3, #1
 80030bc:	2237      	movs	r2, #55	; 0x37
 80030be:	21d0      	movs	r1, #208	; 0xd0
 80030c0:	f001 fb0a 	bl	80046d8 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, WHO_AM_I_AK8963, 1, &check, 1, 1000);
 80030c4:	4b6f      	ldr	r3, [pc, #444]	; (8003284 <mpu9265_Init+0x298>)
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030cc:	9302      	str	r3, [sp, #8]
 80030ce:	2301      	movs	r3, #1
 80030d0:	9301      	str	r3, [sp, #4]
 80030d2:	f107 030f 	add.w	r3, r7, #15
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	2301      	movs	r3, #1
 80030da:	2200      	movs	r2, #0
 80030dc:	2118      	movs	r1, #24
 80030de:	f001 fbf5 	bl	80048cc <HAL_I2C_Mem_Read>
	HAL_Delay(1);
 80030e2:	2001      	movs	r0, #1
 80030e4:	f000 fe20 	bl	8003d28 <HAL_Delay>
	if (check == 0X48){ //successfull respond
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	2b48      	cmp	r3, #72	; 0x48
 80030ec:	f040 80c5 	bne.w	800327a <mpu9265_Init+0x28e>

		//Power down magnetometer
		data = 0x00;
 80030f0:	2300      	movs	r3, #0
 80030f2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 80030f4:	4b63      	ldr	r3, [pc, #396]	; (8003284 <mpu9265_Init+0x298>)
 80030f6:	6818      	ldr	r0, [r3, #0]
 80030f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030fc:	9302      	str	r3, [sp, #8]
 80030fe:	2301      	movs	r3, #1
 8003100:	9301      	str	r3, [sp, #4]
 8003102:	f107 030e 	add.w	r3, r7, #14
 8003106:	9300      	str	r3, [sp, #0]
 8003108:	2301      	movs	r3, #1
 800310a:	220a      	movs	r2, #10
 800310c:	2118      	movs	r1, #24
 800310e:	f001 fae3 	bl	80046d8 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8003112:	2064      	movs	r0, #100	; 0x64
 8003114:	f000 fe08 	bl	8003d28 <HAL_Delay>

		//Enter Fuse ROM access mode
		data = 0x0F; //Fuse ROM access mode
 8003118:	230f      	movs	r3, #15
 800311a:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000); //Control 1 register
 800311c:	4b59      	ldr	r3, [pc, #356]	; (8003284 <mpu9265_Init+0x298>)
 800311e:	6818      	ldr	r0, [r3, #0]
 8003120:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003124:	9302      	str	r3, [sp, #8]
 8003126:	2301      	movs	r3, #1
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	f107 030e 	add.w	r3, r7, #14
 800312e:	9300      	str	r3, [sp, #0]
 8003130:	2301      	movs	r3, #1
 8003132:	220a      	movs	r2, #10
 8003134:	2118      	movs	r1, #24
 8003136:	f001 facf 	bl	80046d8 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 800313a:	2064      	movs	r0, #100	; 0x64
 800313c:	f000 fdf4 	bl	8003d28 <HAL_Delay>

		//Read the x-, y-, and z-axis calibration values
		uint8_t rawMagCalData[3];
		HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_ASAX, 1, &rawMagCalData[0], 3, 1000); //Sensitivity Adjustment values registers (read-only)
 8003140:	4b50      	ldr	r3, [pc, #320]	; (8003284 <mpu9265_Init+0x298>)
 8003142:	6818      	ldr	r0, [r3, #0]
 8003144:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003148:	9302      	str	r3, [sp, #8]
 800314a:	2303      	movs	r3, #3
 800314c:	9301      	str	r3, [sp, #4]
 800314e:	f107 0308 	add.w	r3, r7, #8
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2301      	movs	r3, #1
 8003156:	2210      	movs	r2, #16
 8003158:	2118      	movs	r1, #24
 800315a:	f001 fbb7 	bl	80048cc <HAL_I2C_Mem_Read>
		calMagX =  (float)(rawMagCalData[0] - 128)/256. + 1.;   // Return x-axis sensitivity adjustment values, etc.
 800315e:	7a3b      	ldrb	r3, [r7, #8]
 8003160:	3b80      	subs	r3, #128	; 0x80
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800316a:	ee17 0a90 	vmov	r0, s15
 800316e:	f7fd f9a3 	bl	80004b8 <__aeabi_f2d>
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	4b44      	ldr	r3, [pc, #272]	; (8003288 <mpu9265_Init+0x29c>)
 8003178:	f7fd fb20 	bl	80007bc <__aeabi_ddiv>
 800317c:	4603      	mov	r3, r0
 800317e:	460c      	mov	r4, r1
 8003180:	4618      	mov	r0, r3
 8003182:	4621      	mov	r1, r4
 8003184:	f04f 0200 	mov.w	r2, #0
 8003188:	4b40      	ldr	r3, [pc, #256]	; (800328c <mpu9265_Init+0x2a0>)
 800318a:	f7fd f837 	bl	80001fc <__adddf3>
 800318e:	4603      	mov	r3, r0
 8003190:	460c      	mov	r4, r1
 8003192:	4618      	mov	r0, r3
 8003194:	4621      	mov	r1, r4
 8003196:	f7fd fbf9 	bl	800098c <__aeabi_d2f>
 800319a:	4602      	mov	r2, r0
 800319c:	4b3c      	ldr	r3, [pc, #240]	; (8003290 <mpu9265_Init+0x2a4>)
 800319e:	601a      	str	r2, [r3, #0]
		calMagY =  (float)(rawMagCalData[1] - 128)/256. + 1.;
 80031a0:	7a7b      	ldrb	r3, [r7, #9]
 80031a2:	3b80      	subs	r3, #128	; 0x80
 80031a4:	ee07 3a90 	vmov	s15, r3
 80031a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ac:	ee17 0a90 	vmov	r0, s15
 80031b0:	f7fd f982 	bl	80004b8 <__aeabi_f2d>
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	4b33      	ldr	r3, [pc, #204]	; (8003288 <mpu9265_Init+0x29c>)
 80031ba:	f7fd faff 	bl	80007bc <__aeabi_ddiv>
 80031be:	4603      	mov	r3, r0
 80031c0:	460c      	mov	r4, r1
 80031c2:	4618      	mov	r0, r3
 80031c4:	4621      	mov	r1, r4
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	4b30      	ldr	r3, [pc, #192]	; (800328c <mpu9265_Init+0x2a0>)
 80031cc:	f7fd f816 	bl	80001fc <__adddf3>
 80031d0:	4603      	mov	r3, r0
 80031d2:	460c      	mov	r4, r1
 80031d4:	4618      	mov	r0, r3
 80031d6:	4621      	mov	r1, r4
 80031d8:	f7fd fbd8 	bl	800098c <__aeabi_d2f>
 80031dc:	4602      	mov	r2, r0
 80031de:	4b2d      	ldr	r3, [pc, #180]	; (8003294 <mpu9265_Init+0x2a8>)
 80031e0:	601a      	str	r2, [r3, #0]
		calMagZ =  (float)(rawMagCalData[2] - 128)/256. + 1.;
 80031e2:	7abb      	ldrb	r3, [r7, #10]
 80031e4:	3b80      	subs	r3, #128	; 0x80
 80031e6:	ee07 3a90 	vmov	s15, r3
 80031ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ee:	ee17 0a90 	vmov	r0, s15
 80031f2:	f7fd f961 	bl	80004b8 <__aeabi_f2d>
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	4b23      	ldr	r3, [pc, #140]	; (8003288 <mpu9265_Init+0x29c>)
 80031fc:	f7fd fade 	bl	80007bc <__aeabi_ddiv>
 8003200:	4603      	mov	r3, r0
 8003202:	460c      	mov	r4, r1
 8003204:	4618      	mov	r0, r3
 8003206:	4621      	mov	r1, r4
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	4b1f      	ldr	r3, [pc, #124]	; (800328c <mpu9265_Init+0x2a0>)
 800320e:	f7fc fff5 	bl	80001fc <__adddf3>
 8003212:	4603      	mov	r3, r0
 8003214:	460c      	mov	r4, r1
 8003216:	4618      	mov	r0, r3
 8003218:	4621      	mov	r1, r4
 800321a:	f7fd fbb7 	bl	800098c <__aeabi_d2f>
 800321e:	4602      	mov	r2, r0
 8003220:	4b1d      	ldr	r3, [pc, #116]	; (8003298 <mpu9265_Init+0x2ac>)
 8003222:	601a      	str	r2, [r3, #0]
		HAL_Delay(100);
 8003224:	2064      	movs	r0, #100	; 0x64
 8003226:	f000 fd7f 	bl	8003d28 <HAL_Delay>

		//Power down magnetometer
		data = 0x00;
 800322a:	2300      	movs	r3, #0
 800322c:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 800322e:	4b15      	ldr	r3, [pc, #84]	; (8003284 <mpu9265_Init+0x298>)
 8003230:	6818      	ldr	r0, [r3, #0]
 8003232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003236:	9302      	str	r3, [sp, #8]
 8003238:	2301      	movs	r3, #1
 800323a:	9301      	str	r3, [sp, #4]
 800323c:	f107 030e 	add.w	r3, r7, #14
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	2301      	movs	r3, #1
 8003244:	220a      	movs	r2, #10
 8003246:	2118      	movs	r1, #24
 8003248:	f001 fa46 	bl	80046d8 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 800324c:	2064      	movs	r0, #100	; 0x64
 800324e:	f000 fd6b 	bl	8003d28 <HAL_Delay>

		//Set magnetometer data resolution and sample ODR
		data = 0b10010; // 0b10110: 0001 (MSB, 16 bit resolution) 0010 (LSB, 8Hz sample rate (Continuous measurement mode 1) ).
 8003252:	2312      	movs	r3, #18
 8003254:	73bb      	strb	r3, [r7, #14]
//		data = 0B10110; // 0b10110: 0001 (MSB, 16 bit resolution) 0110 (LSB, 100Hz sample rate (Continuous measurement mode 2) ).
		HAL_I2C_Mem_Write(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_CNTL, 1, &data, 1, 1000);
 8003256:	4b0b      	ldr	r3, [pc, #44]	; (8003284 <mpu9265_Init+0x298>)
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800325e:	9302      	str	r3, [sp, #8]
 8003260:	2301      	movs	r3, #1
 8003262:	9301      	str	r3, [sp, #4]
 8003264:	f107 030e 	add.w	r3, r7, #14
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	2301      	movs	r3, #1
 800326c:	220a      	movs	r2, #10
 800326e:	2118      	movs	r1, #24
 8003270:	f001 fa32 	bl	80046d8 <HAL_I2C_Mem_Write>
		HAL_Delay(100);
 8003274:	2064      	movs	r0, #100	; 0x64
 8003276:	f000 fd57 	bl	8003d28 <HAL_Delay>
		//Error_Handler();
	}



}
 800327a:	bf00      	nop
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	bd90      	pop	{r4, r7, pc}
 8003282:	bf00      	nop
 8003284:	200001a8 	.word	0x200001a8
 8003288:	40700000 	.word	0x40700000
 800328c:	3ff00000 	.word	0x3ff00000
 8003290:	200001a0 	.word	0x200001a0
 8003294:	2000019c 	.word	0x2000019c
 8003298:	200001a4 	.word	0x200001a4

0800329c <mpu9265_Read_Magnet>:
	mpuData->Gyro_X_RAW = (uint16_t) ( data[0]<<8 | data[1] );
	mpuData->Gyro_Y_RAW = (uint16_t) ( data[2]<<8 | data[3] );
	mpuData->Gyro_Z_RAW = (uint16_t) ( data[4]<<8 | data[5] );
}

void mpu9265_Read_Magnet(mpuData_t* mpuData){
 800329c:	b580      	push	{r7, lr}
 800329e:	b088      	sub	sp, #32
 80032a0:	af04      	add	r7, sp, #16
 80032a2:	6078      	str	r0, [r7, #4]

	uint8_t ready, data[7];

	HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_ST1, 1, &ready, 1, 1000); //bit 0 in "1".
 80032a4:	4b22      	ldr	r3, [pc, #136]	; (8003330 <mpu9265_Read_Magnet+0x94>)
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032ac:	9302      	str	r3, [sp, #8]
 80032ae:	2301      	movs	r3, #1
 80032b0:	9301      	str	r3, [sp, #4]
 80032b2:	f107 030f 	add.w	r3, r7, #15
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	2301      	movs	r3, #1
 80032ba:	2202      	movs	r2, #2
 80032bc:	2118      	movs	r1, #24
 80032be:	f001 fb05 	bl	80048cc <HAL_I2C_Mem_Read>

	if (ready){ //bit 0 from Status 1 register in "1".
 80032c2:	7bfb      	ldrb	r3, [r7, #15]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d02e      	beq.n	8003326 <mpu9265_Read_Magnet+0x8a>
		HAL_I2C_Mem_Read(hi2c_mpu, AK8963_ADDRESS << 1, AK8963_XOUT_L, 1, data, 7, 1000);
 80032c8:	4b19      	ldr	r3, [pc, #100]	; (8003330 <mpu9265_Read_Magnet+0x94>)
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032d0:	9302      	str	r3, [sp, #8]
 80032d2:	2307      	movs	r3, #7
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	f107 0308 	add.w	r3, r7, #8
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	2301      	movs	r3, #1
 80032de:	2203      	movs	r2, #3
 80032e0:	2118      	movs	r1, #24
 80032e2:	f001 faf3 	bl	80048cc <HAL_I2C_Mem_Read>
		if (!(data[6] & 0x08)){// Check if magnetic sensor overflow set, if not then report data
 80032e6:	7bbb      	ldrb	r3, [r7, #14]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d11a      	bne.n	8003326 <mpu9265_Read_Magnet+0x8a>
			mpuData->Magnet_X_RAW = (uint16_t) ( data[1]<<8 | data[0] );
 80032f0:	7a7b      	ldrb	r3, [r7, #9]
 80032f2:	021b      	lsls	r3, r3, #8
 80032f4:	b21a      	sxth	r2, r3
 80032f6:	7a3b      	ldrb	r3, [r7, #8]
 80032f8:	b21b      	sxth	r3, r3
 80032fa:	4313      	orrs	r3, r2
 80032fc:	b21a      	sxth	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	819a      	strh	r2, [r3, #12]
			mpuData->Magnet_Y_RAW = (uint16_t) ( data[3]<<8 | data[2] );
 8003302:	7afb      	ldrb	r3, [r7, #11]
 8003304:	021b      	lsls	r3, r3, #8
 8003306:	b21a      	sxth	r2, r3
 8003308:	7abb      	ldrb	r3, [r7, #10]
 800330a:	b21b      	sxth	r3, r3
 800330c:	4313      	orrs	r3, r2
 800330e:	b21a      	sxth	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	81da      	strh	r2, [r3, #14]
			mpuData->Magnet_Z_RAW = (uint16_t) ( data[5]<<8 | data[4] );
 8003314:	7b7b      	ldrb	r3, [r7, #13]
 8003316:	021b      	lsls	r3, r3, #8
 8003318:	b21a      	sxth	r2, r3
 800331a:	7b3b      	ldrb	r3, [r7, #12]
 800331c:	b21b      	sxth	r3, r3
 800331e:	4313      	orrs	r3, r2
 8003320:	b21a      	sxth	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	821a      	strh	r2, [r3, #16]
		}
	}
}
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	200001a8 	.word	0x200001a8

08003334 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	607b      	str	r3, [r7, #4]
 800333e:	4b10      	ldr	r3, [pc, #64]	; (8003380 <HAL_MspInit+0x4c>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	4a0f      	ldr	r2, [pc, #60]	; (8003380 <HAL_MspInit+0x4c>)
 8003344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003348:	6453      	str	r3, [r2, #68]	; 0x44
 800334a:	4b0d      	ldr	r3, [pc, #52]	; (8003380 <HAL_MspInit+0x4c>)
 800334c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003352:	607b      	str	r3, [r7, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	603b      	str	r3, [r7, #0]
 800335a:	4b09      	ldr	r3, [pc, #36]	; (8003380 <HAL_MspInit+0x4c>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	4a08      	ldr	r2, [pc, #32]	; (8003380 <HAL_MspInit+0x4c>)
 8003360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003364:	6413      	str	r3, [r2, #64]	; 0x40
 8003366:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_MspInit+0x4c>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800336e:	603b      	str	r3, [r7, #0]
 8003370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003372:	bf00      	nop
 8003374:	370c      	adds	r7, #12
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40023800 	.word	0x40023800

08003384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003392:	b480      	push	{r7}
 8003394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003396:	e7fe      	b.n	8003396 <HardFault_Handler+0x4>

08003398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800339c:	e7fe      	b.n	800339c <MemManage_Handler+0x4>

0800339e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800339e:	b480      	push	{r7}
 80033a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033a2:	e7fe      	b.n	80033a2 <BusFault_Handler+0x4>

080033a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a8:	e7fe      	b.n	80033a8 <UsageFault_Handler+0x4>

080033aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033aa:	b480      	push	{r7}
 80033ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ae:	bf00      	nop
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033bc:	bf00      	nop
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c6:	b480      	push	{r7}
 80033c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d8:	f000 fc86 	bl	8003ce8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033dc:	bf00      	nop
 80033de:	bd80      	pop	{r7, pc}

080033e0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80033e4:	4802      	ldr	r0, [pc, #8]	; (80033f0 <TIM5_IRQHandler+0x10>)
 80033e6:	f002 fea3 	bl	8006130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200001ec 	.word	0x200001ec

080033f4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80033f8:	4802      	ldr	r0, [pc, #8]	; (8003404 <TIM7_IRQHandler+0x10>)
 80033fa:	f002 fe99 	bl	8006130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	200002ac 	.word	0x200002ac

08003408 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 800340c:	4802      	ldr	r0, [pc, #8]	; (8003418 <UART7_IRQHandler+0x10>)
 800340e:	f003 ff81 	bl	8007314 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	200002ec 	.word	0x200002ec

0800341c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <SystemInit+0x28>)
 8003422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003426:	4a07      	ldr	r2, [pc, #28]	; (8003444 <SystemInit+0x28>)
 8003428:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800342c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003430:	4b04      	ldr	r3, [pc, #16]	; (8003444 <SystemInit+0x28>)
 8003432:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003436:	609a      	str	r2, [r3, #8]
#endif
}
 8003438:	bf00      	nop
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	e000ed00 	.word	0xe000ed00

08003448 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800344e:	f107 0308 	add.w	r3, r7, #8
 8003452:	2200      	movs	r2, #0
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	605a      	str	r2, [r3, #4]
 8003458:	609a      	str	r2, [r3, #8]
 800345a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800345c:	463b      	mov	r3, r7
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8003464:	4b20      	ldr	r3, [pc, #128]	; (80034e8 <MX_TIM2_Init+0xa0>)
 8003466:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800346a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800346c:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <MX_TIM2_Init+0xa0>)
 800346e:	2200      	movs	r2, #0
 8003470:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003472:	4b1d      	ldr	r3, [pc, #116]	; (80034e8 <MX_TIM2_Init+0xa0>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003478:	4b1b      	ldr	r3, [pc, #108]	; (80034e8 <MX_TIM2_Init+0xa0>)
 800347a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800347e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003480:	4b19      	ldr	r3, [pc, #100]	; (80034e8 <MX_TIM2_Init+0xa0>)
 8003482:	2200      	movs	r2, #0
 8003484:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003486:	4b18      	ldr	r3, [pc, #96]	; (80034e8 <MX_TIM2_Init+0xa0>)
 8003488:	2200      	movs	r2, #0
 800348a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800348c:	4816      	ldr	r0, [pc, #88]	; (80034e8 <MX_TIM2_Init+0xa0>)
 800348e:	f002 fccb 	bl	8005e28 <HAL_TIM_Base_Init>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003498:	f7ff fda0 	bl	8002fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800349c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034a0:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 0;
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034ae:	f107 0308 	add.w	r3, r7, #8
 80034b2:	4619      	mov	r1, r3
 80034b4:	480c      	ldr	r0, [pc, #48]	; (80034e8 <MX_TIM2_Init+0xa0>)
 80034b6:	f003 f8a5 	bl	8006604 <HAL_TIM_ConfigClockSource>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d001      	beq.n	80034c4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80034c0:	f7ff fd8c 	bl	8002fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034c4:	2300      	movs	r3, #0
 80034c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034c8:	2300      	movs	r3, #0
 80034ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034cc:	463b      	mov	r3, r7
 80034ce:	4619      	mov	r1, r3
 80034d0:	4805      	ldr	r0, [pc, #20]	; (80034e8 <MX_TIM2_Init+0xa0>)
 80034d2:	f003 fda7 	bl	8007024 <HAL_TIMEx_MasterConfigSynchronization>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80034dc:	f7ff fd7e 	bl	8002fdc <Error_Handler>
  }

}
 80034e0:	bf00      	nop
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	2000026c 	.word	0x2000026c

080034ec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034f2:	f107 0308 	add.w	r3, r7, #8
 80034f6:	2200      	movs	r2, #0
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	605a      	str	r2, [r3, #4]
 80034fc:	609a      	str	r2, [r3, #8]
 80034fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003500:	463b      	mov	r3, r7
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8003508:	4b20      	ldr	r3, [pc, #128]	; (800358c <MX_TIM3_Init+0xa0>)
 800350a:	4a21      	ldr	r2, [pc, #132]	; (8003590 <MX_TIM3_Init+0xa4>)
 800350c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800350e:	4b1f      	ldr	r3, [pc, #124]	; (800358c <MX_TIM3_Init+0xa0>)
 8003510:	2200      	movs	r2, #0
 8003512:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <MX_TIM3_Init+0xa0>)
 8003516:	2200      	movs	r2, #0
 8003518:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800351a:	4b1c      	ldr	r3, [pc, #112]	; (800358c <MX_TIM3_Init+0xa0>)
 800351c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003520:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003522:	4b1a      	ldr	r3, [pc, #104]	; (800358c <MX_TIM3_Init+0xa0>)
 8003524:	2200      	movs	r2, #0
 8003526:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003528:	4b18      	ldr	r3, [pc, #96]	; (800358c <MX_TIM3_Init+0xa0>)
 800352a:	2200      	movs	r2, #0
 800352c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800352e:	4817      	ldr	r0, [pc, #92]	; (800358c <MX_TIM3_Init+0xa0>)
 8003530:	f002 fc7a 	bl	8005e28 <HAL_TIM_Base_Init>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800353a:	f7ff fd4f 	bl	8002fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800353e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003542:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8003544:	2300      	movs	r3, #0
 8003546:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8003548:	2300      	movs	r3, #0
 800354a:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 0;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003550:	f107 0308 	add.w	r3, r7, #8
 8003554:	4619      	mov	r1, r3
 8003556:	480d      	ldr	r0, [pc, #52]	; (800358c <MX_TIM3_Init+0xa0>)
 8003558:	f003 f854 	bl	8006604 <HAL_TIM_ConfigClockSource>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8003562:	f7ff fd3b 	bl	8002fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003566:	2300      	movs	r3, #0
 8003568:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800356a:	2300      	movs	r3, #0
 800356c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800356e:	463b      	mov	r3, r7
 8003570:	4619      	mov	r1, r3
 8003572:	4806      	ldr	r0, [pc, #24]	; (800358c <MX_TIM3_Init+0xa0>)
 8003574:	f003 fd56 	bl	8007024 <HAL_TIMEx_MasterConfigSynchronization>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800357e:	f7ff fd2d 	bl	8002fdc <Error_Handler>
  }

}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	2000022c 	.word	0x2000022c
 8003590:	40000400 	.word	0x40000400

08003594 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b08e      	sub	sp, #56	; 0x38
 8003598:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800359a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a8:	f107 0320 	add.w	r3, r7, #32
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035b2:	1d3b      	adds	r3, r7, #4
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	609a      	str	r2, [r3, #8]
 80035bc:	60da      	str	r2, [r3, #12]
 80035be:	611a      	str	r2, [r3, #16]
 80035c0:	615a      	str	r2, [r3, #20]
 80035c2:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80035c4:	4b31      	ldr	r3, [pc, #196]	; (800368c <MX_TIM4_Init+0xf8>)
 80035c6:	4a32      	ldr	r2, [pc, #200]	; (8003690 <MX_TIM4_Init+0xfc>)
 80035c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15-1;
 80035ca:	4b30      	ldr	r3, [pc, #192]	; (800368c <MX_TIM4_Init+0xf8>)
 80035cc:	220e      	movs	r2, #14
 80035ce:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035d0:	4b2e      	ldr	r3, [pc, #184]	; (800368c <MX_TIM4_Init+0xf8>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 80035d6:	4b2d      	ldr	r3, [pc, #180]	; (800368c <MX_TIM4_Init+0xf8>)
 80035d8:	22c7      	movs	r2, #199	; 0xc7
 80035da:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035dc:	4b2b      	ldr	r3, [pc, #172]	; (800368c <MX_TIM4_Init+0xf8>)
 80035de:	2200      	movs	r2, #0
 80035e0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035e2:	4b2a      	ldr	r3, [pc, #168]	; (800368c <MX_TIM4_Init+0xf8>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80035e8:	4828      	ldr	r0, [pc, #160]	; (800368c <MX_TIM4_Init+0xf8>)
 80035ea:	f002 fc1d 	bl	8005e28 <HAL_TIM_Base_Init>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80035f4:	f7ff fcf2 	bl	8002fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035fc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80035fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003602:	4619      	mov	r1, r3
 8003604:	4821      	ldr	r0, [pc, #132]	; (800368c <MX_TIM4_Init+0xf8>)
 8003606:	f002 fffd 	bl	8006604 <HAL_TIM_ConfigClockSource>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d001      	beq.n	8003614 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8003610:	f7ff fce4 	bl	8002fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003614:	481d      	ldr	r0, [pc, #116]	; (800368c <MX_TIM4_Init+0xf8>)
 8003616:	f002 fc7a 	bl	8005f0e <HAL_TIM_PWM_Init>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8003620:	f7ff fcdc 	bl	8002fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003624:	2300      	movs	r3, #0
 8003626:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003628:	2300      	movs	r3, #0
 800362a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800362c:	f107 0320 	add.w	r3, r7, #32
 8003630:	4619      	mov	r1, r3
 8003632:	4816      	ldr	r0, [pc, #88]	; (800368c <MX_TIM4_Init+0xf8>)
 8003634:	f003 fcf6 	bl	8007024 <HAL_TIMEx_MasterConfigSynchronization>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 800363e:	f7ff fccd 	bl	8002fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003642:	2360      	movs	r3, #96	; 0x60
 8003644:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 72-1;
 8003646:	2347      	movs	r3, #71	; 0x47
 8003648:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003652:	1d3b      	adds	r3, r7, #4
 8003654:	2200      	movs	r2, #0
 8003656:	4619      	mov	r1, r3
 8003658:	480c      	ldr	r0, [pc, #48]	; (800368c <MX_TIM4_Init+0xf8>)
 800365a:	f002 ff0d 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d001      	beq.n	8003668 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8003664:	f7ff fcba 	bl	8002fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003668:	1d3b      	adds	r3, r7, #4
 800366a:	2204      	movs	r2, #4
 800366c:	4619      	mov	r1, r3
 800366e:	4807      	ldr	r0, [pc, #28]	; (800368c <MX_TIM4_Init+0xf8>)
 8003670:	f002 ff02 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 800367a:	f7ff fcaf 	bl	8002fdc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 800367e:	4803      	ldr	r0, [pc, #12]	; (800368c <MX_TIM4_Init+0xf8>)
 8003680:	f000 f9d8 	bl	8003a34 <HAL_TIM_MspPostInit>

}
 8003684:	bf00      	nop
 8003686:	3738      	adds	r7, #56	; 0x38
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	200001ac 	.word	0x200001ac
 8003690:	40000800 	.word	0x40000800

08003694 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b092      	sub	sp, #72	; 0x48
 8003698:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800369a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	605a      	str	r2, [r3, #4]
 80036a4:	609a      	str	r2, [r3, #8]
 80036a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036b2:	f107 0314 	add.w	r3, r7, #20
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]
 80036ba:	605a      	str	r2, [r3, #4]
 80036bc:	609a      	str	r2, [r3, #8]
 80036be:	60da      	str	r2, [r3, #12]
 80036c0:	611a      	str	r2, [r3, #16]
 80036c2:	615a      	str	r2, [r3, #20]
 80036c4:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80036c6:	1d3b      	adds	r3, r7, #4
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	605a      	str	r2, [r3, #4]
 80036ce:	609a      	str	r2, [r3, #8]
 80036d0:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 80036d2:	4b43      	ldr	r3, [pc, #268]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036d4:	4a43      	ldr	r2, [pc, #268]	; (80037e4 <MX_TIM5_Init+0x150>)
 80036d6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 90-1;
 80036d8:	4b41      	ldr	r3, [pc, #260]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036da:	2259      	movs	r2, #89	; 0x59
 80036dc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036de:	4b40      	ldr	r3, [pc, #256]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80036e4:	4b3e      	ldr	r3, [pc, #248]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036ec:	4b3c      	ldr	r3, [pc, #240]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036f2:	4b3b      	ldr	r3, [pc, #236]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80036f8:	4839      	ldr	r0, [pc, #228]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80036fa:	f002 fb95 	bl	8005e28 <HAL_TIM_Base_Init>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 8003704:	f7ff fc6a 	bl	8002fdc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003708:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800370c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800370e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003712:	4619      	mov	r1, r3
 8003714:	4832      	ldr	r0, [pc, #200]	; (80037e0 <MX_TIM5_Init+0x14c>)
 8003716:	f002 ff75 	bl	8006604 <HAL_TIM_ConfigClockSource>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8003720:	f7ff fc5c 	bl	8002fdc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003724:	482e      	ldr	r0, [pc, #184]	; (80037e0 <MX_TIM5_Init+0x14c>)
 8003726:	f002 fbf2 	bl	8005f0e <HAL_TIM_PWM_Init>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8003730:	f7ff fc54 	bl	8002fdc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003734:	482a      	ldr	r0, [pc, #168]	; (80037e0 <MX_TIM5_Init+0x14c>)
 8003736:	f002 fc5d 	bl	8005ff4 <HAL_TIM_IC_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8003740:	f7ff fc4c 	bl	8002fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003744:	2300      	movs	r3, #0
 8003746:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003748:	2300      	movs	r3, #0
 800374a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800374c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003750:	4619      	mov	r1, r3
 8003752:	4823      	ldr	r0, [pc, #140]	; (80037e0 <MX_TIM5_Init+0x14c>)
 8003754:	f003 fc66 	bl	8007024 <HAL_TIMEx_MasterConfigSynchronization>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <MX_TIM5_Init+0xce>
  {
    Error_Handler();
 800375e:	f7ff fc3d 	bl	8002fdc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003762:	2360      	movs	r3, #96	; 0x60
 8003764:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 0xFFFFFFF5;
 8003766:	f06f 030a 	mvn.w	r3, #10
 800376a:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800376c:	2302      	movs	r3, #2
 800376e:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003770:	2300      	movs	r3, #0
 8003772:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003774:	f107 0314 	add.w	r3, r7, #20
 8003778:	2200      	movs	r2, #0
 800377a:	4619      	mov	r1, r3
 800377c:	4818      	ldr	r0, [pc, #96]	; (80037e0 <MX_TIM5_Init+0x14c>)
 800377e:	f002 fe7b 	bl	8006478 <HAL_TIM_PWM_ConfigChannel>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8003788:	f7ff fc28 	bl	8002fdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800378c:	2300      	movs	r3, #0
 800378e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003790:	2301      	movs	r3, #1
 8003792:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003794:	2300      	movs	r3, #0
 8003796:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800379c:	1d3b      	adds	r3, r7, #4
 800379e:	2208      	movs	r2, #8
 80037a0:	4619      	mov	r1, r3
 80037a2:	480f      	ldr	r0, [pc, #60]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80037a4:	f002 fdcc 	bl	8006340 <HAL_TIM_IC_ConfigChannel>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <MX_TIM5_Init+0x11e>
  {
    Error_Handler();
 80037ae:	f7ff fc15 	bl	8002fdc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80037b2:	2302      	movs	r3, #2
 80037b4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80037b6:	2302      	movs	r3, #2
 80037b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80037ba:	1d3b      	adds	r3, r7, #4
 80037bc:	220c      	movs	r2, #12
 80037be:	4619      	mov	r1, r3
 80037c0:	4807      	ldr	r0, [pc, #28]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80037c2:	f002 fdbd 	bl	8006340 <HAL_TIM_IC_ConfigChannel>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <MX_TIM5_Init+0x13c>
  {
    Error_Handler();
 80037cc:	f7ff fc06 	bl	8002fdc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim5);
 80037d0:	4803      	ldr	r0, [pc, #12]	; (80037e0 <MX_TIM5_Init+0x14c>)
 80037d2:	f000 f92f 	bl	8003a34 <HAL_TIM_MspPostInit>

}
 80037d6:	bf00      	nop
 80037d8:	3748      	adds	r7, #72	; 0x48
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200001ec 	.word	0x200001ec
 80037e4:	40000c00 	.word	0x40000c00

080037e8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037ee:	463b      	mov	r3, r7
 80037f0:	2200      	movs	r2, #0
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 80037f6:	4b15      	ldr	r3, [pc, #84]	; (800384c <MX_TIM7_Init+0x64>)
 80037f8:	4a15      	ldr	r2, [pc, #84]	; (8003850 <MX_TIM7_Init+0x68>)
 80037fa:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 900-1;
 80037fc:	4b13      	ldr	r3, [pc, #76]	; (800384c <MX_TIM7_Init+0x64>)
 80037fe:	f240 3283 	movw	r2, #899	; 0x383
 8003802:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <MX_TIM7_Init+0x64>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 800380a:	4b10      	ldr	r3, [pc, #64]	; (800384c <MX_TIM7_Init+0x64>)
 800380c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003810:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003812:	4b0e      	ldr	r3, [pc, #56]	; (800384c <MX_TIM7_Init+0x64>)
 8003814:	2200      	movs	r2, #0
 8003816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003818:	480c      	ldr	r0, [pc, #48]	; (800384c <MX_TIM7_Init+0x64>)
 800381a:	f002 fb05 	bl	8005e28 <HAL_TIM_Base_Init>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003824:	f7ff fbda 	bl	8002fdc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003828:	2300      	movs	r3, #0
 800382a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800382c:	2300      	movs	r3, #0
 800382e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003830:	463b      	mov	r3, r7
 8003832:	4619      	mov	r1, r3
 8003834:	4805      	ldr	r0, [pc, #20]	; (800384c <MX_TIM7_Init+0x64>)
 8003836:	f003 fbf5 	bl	8007024 <HAL_TIMEx_MasterConfigSynchronization>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003840:	f7ff fbcc 	bl	8002fdc <Error_Handler>
  }

}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	200002ac 	.word	0x200002ac
 8003850:	40001400 	.word	0x40001400

08003854 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b090      	sub	sp, #64	; 0x40
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003874:	d12d      	bne.n	80038d2 <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	62bb      	str	r3, [r7, #40]	; 0x28
 800387a:	4b66      	ldr	r3, [pc, #408]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	4a65      	ldr	r2, [pc, #404]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003880:	f043 0301 	orr.w	r3, r3, #1
 8003884:	6413      	str	r3, [r2, #64]	; 0x40
 8003886:	4b63      	ldr	r3, [pc, #396]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
 8003896:	4b5f      	ldr	r3, [pc, #380]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a5e      	ldr	r2, [pc, #376]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b5c      	ldr	r3, [pc, #368]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	627b      	str	r3, [r7, #36]	; 0x24
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80038ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b4:	2302      	movs	r3, #2
 80038b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038bc:	2300      	movs	r3, #0
 80038be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80038c0:	2301      	movs	r3, #1
 80038c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038c8:	4619      	mov	r1, r3
 80038ca:	4853      	ldr	r0, [pc, #332]	; (8003a18 <HAL_TIM_Base_MspInit+0x1c4>)
 80038cc:	f000 fbf0 	bl	80040b0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80038d0:	e09b      	b.n	8003a0a <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM3)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a51      	ldr	r2, [pc, #324]	; (8003a1c <HAL_TIM_Base_MspInit+0x1c8>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d12c      	bne.n	8003936 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038dc:	2300      	movs	r3, #0
 80038de:	623b      	str	r3, [r7, #32]
 80038e0:	4b4c      	ldr	r3, [pc, #304]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80038e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e4:	4a4b      	ldr	r2, [pc, #300]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80038e6:	f043 0302 	orr.w	r3, r3, #2
 80038ea:	6413      	str	r3, [r2, #64]	; 0x40
 80038ec:	4b49      	ldr	r3, [pc, #292]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80038ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	623b      	str	r3, [r7, #32]
 80038f6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038f8:	2300      	movs	r3, #0
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	4b45      	ldr	r3, [pc, #276]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80038fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003900:	4a44      	ldr	r2, [pc, #272]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003902:	f043 0308 	orr.w	r3, r3, #8
 8003906:	6313      	str	r3, [r2, #48]	; 0x30
 8003908:	4b42      	ldr	r3, [pc, #264]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	61fb      	str	r3, [r7, #28]
 8003912:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003914:	2304      	movs	r3, #4
 8003916:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003918:	2302      	movs	r3, #2
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391c:	2300      	movs	r3, #0
 800391e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003920:	2300      	movs	r3, #0
 8003922:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003924:	2302      	movs	r3, #2
 8003926:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800392c:	4619      	mov	r1, r3
 800392e:	483c      	ldr	r0, [pc, #240]	; (8003a20 <HAL_TIM_Base_MspInit+0x1cc>)
 8003930:	f000 fbbe 	bl	80040b0 <HAL_GPIO_Init>
}
 8003934:	e069      	b.n	8003a0a <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM4)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a3a      	ldr	r2, [pc, #232]	; (8003a24 <HAL_TIM_Base_MspInit+0x1d0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d10e      	bne.n	800395e <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003940:	2300      	movs	r3, #0
 8003942:	61bb      	str	r3, [r7, #24]
 8003944:	4b33      	ldr	r3, [pc, #204]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	4a32      	ldr	r2, [pc, #200]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800394a:	f043 0304 	orr.w	r3, r3, #4
 800394e:	6413      	str	r3, [r2, #64]	; 0x40
 8003950:	4b30      	ldr	r3, [pc, #192]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	69bb      	ldr	r3, [r7, #24]
}
 800395c:	e055      	b.n	8003a0a <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM5)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a31      	ldr	r2, [pc, #196]	; (8003a28 <HAL_TIM_Base_MspInit+0x1d4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d135      	bne.n	80039d4 <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
 800396c:	4b29      	ldr	r3, [pc, #164]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	4a28      	ldr	r2, [pc, #160]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003972:	f043 0308 	orr.w	r3, r3, #8
 8003976:	6413      	str	r3, [r2, #64]	; 0x40
 8003978:	4b26      	ldr	r3, [pc, #152]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f003 0308 	and.w	r3, r3, #8
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003984:	2300      	movs	r3, #0
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800398a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398c:	4a21      	ldr	r2, [pc, #132]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 800398e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003992:	6313      	str	r3, [r2, #48]	; 0x30
 8003994:	4b1f      	ldr	r3, [pc, #124]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 8003996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IC_Eco_Pin;
 80039a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039a6:	2302      	movs	r3, #2
 80039a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039aa:	2300      	movs	r3, #0
 80039ac:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039ae:	2300      	movs	r3, #0
 80039b0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80039b2:	2302      	movs	r3, #2
 80039b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(IC_Eco_GPIO_Port, &GPIO_InitStruct);
 80039b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039ba:	4619      	mov	r1, r3
 80039bc:	481b      	ldr	r0, [pc, #108]	; (8003a2c <HAL_TIM_Base_MspInit+0x1d8>)
 80039be:	f000 fb77 	bl	80040b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80039c2:	2200      	movs	r2, #0
 80039c4:	2100      	movs	r1, #0
 80039c6:	2032      	movs	r0, #50	; 0x32
 80039c8:	f000 faab 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80039cc:	2032      	movs	r0, #50	; 0x32
 80039ce:	f000 fac4 	bl	8003f5a <HAL_NVIC_EnableIRQ>
}
 80039d2:	e01a      	b.n	8003a0a <HAL_TIM_Base_MspInit+0x1b6>
  else if(tim_baseHandle->Instance==TIM7)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a15      	ldr	r2, [pc, #84]	; (8003a30 <HAL_TIM_Base_MspInit+0x1dc>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d115      	bne.n	8003a0a <HAL_TIM_Base_MspInit+0x1b6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	4b0c      	ldr	r3, [pc, #48]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	4a0b      	ldr	r2, [pc, #44]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80039e8:	f043 0320 	orr.w	r3, r3, #32
 80039ec:	6413      	str	r3, [r2, #64]	; 0x40
 80039ee:	4b09      	ldr	r3, [pc, #36]	; (8003a14 <HAL_TIM_Base_MspInit+0x1c0>)
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	f003 0320 	and.w	r3, r3, #32
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2100      	movs	r1, #0
 80039fe:	2037      	movs	r0, #55	; 0x37
 8003a00:	f000 fa8f 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003a04:	2037      	movs	r0, #55	; 0x37
 8003a06:	f000 faa8 	bl	8003f5a <HAL_NVIC_EnableIRQ>
}
 8003a0a:	bf00      	nop
 8003a0c:	3740      	adds	r7, #64	; 0x40
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	40023800 	.word	0x40023800
 8003a18:	40020000 	.word	0x40020000
 8003a1c:	40000400 	.word	0x40000400
 8003a20:	40020c00 	.word	0x40020c00
 8003a24:	40000800 	.word	0x40000800
 8003a28:	40000c00 	.word	0x40000c00
 8003a2c:	40021c00 	.word	0x40021c00
 8003a30:	40001400 	.word	0x40001400

08003a34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08a      	sub	sp, #40	; 0x28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	f107 0314 	add.w	r3, r7, #20
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a25      	ldr	r2, [pc, #148]	; (8003ae8 <HAL_TIM_MspPostInit+0xb4>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d11f      	bne.n	8003a96 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	613b      	str	r3, [r7, #16]
 8003a5a:	4b24      	ldr	r3, [pc, #144]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	4a23      	ldr	r2, [pc, #140]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003a60:	f043 0308 	orr.w	r3, r3, #8
 8003a64:	6313      	str	r3, [r2, #48]	; 0x30
 8003a66:	4b21      	ldr	r3, [pc, #132]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6a:	f003 0308 	and.w	r3, r3, #8
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = PWM_R_Pin|PWM_L_Pin;
 8003a72:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003a76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a80:	2300      	movs	r3, #0
 8003a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a84:	2302      	movs	r3, #2
 8003a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a88:	f107 0314 	add.w	r3, r7, #20
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4818      	ldr	r0, [pc, #96]	; (8003af0 <HAL_TIM_MspPostInit+0xbc>)
 8003a90:	f000 fb0e 	bl	80040b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003a94:	e023      	b.n	8003ade <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <HAL_TIM_MspPostInit+0xc0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d11e      	bne.n	8003ade <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]
 8003aa4:	4b11      	ldr	r3, [pc, #68]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa8:	4a10      	ldr	r2, [pc, #64]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aae:	6313      	str	r3, [r2, #48]	; 0x30
 8003ab0:	4b0e      	ldr	r3, [pc, #56]	; (8003aec <HAL_TIM_MspPostInit+0xb8>)
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Trig_Pin;
 8003abc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aca:	2300      	movs	r3, #0
 8003acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Trig_GPIO_Port, &GPIO_InitStruct);
 8003ad2:	f107 0314 	add.w	r3, r7, #20
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4807      	ldr	r0, [pc, #28]	; (8003af8 <HAL_TIM_MspPostInit+0xc4>)
 8003ada:	f000 fae9 	bl	80040b0 <HAL_GPIO_Init>
}
 8003ade:	bf00      	nop
 8003ae0:	3728      	adds	r7, #40	; 0x28
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40000800 	.word	0x40000800
 8003aec:	40023800 	.word	0x40023800
 8003af0:	40020c00 	.word	0x40020c00
 8003af4:	40000c00 	.word	0x40000c00
 8003af8:	40021c00 	.word	0x40021c00

08003afc <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8003b00:	4b11      	ldr	r3, [pc, #68]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b02:	4a12      	ldr	r2, [pc, #72]	; (8003b4c <MX_UART7_Init+0x50>)
 8003b04:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8003b06:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b0c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8003b0e:	4b0e      	ldr	r3, [pc, #56]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8003b14:	4b0c      	ldr	r3, [pc, #48]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8003b1a:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8003b20:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b22:	220c      	movs	r2, #12
 8003b24:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b26:	4b08      	ldr	r3, [pc, #32]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b2c:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8003b32:	4805      	ldr	r0, [pc, #20]	; (8003b48 <MX_UART7_Init+0x4c>)
 8003b34:	f003 fb06 	bl	8007144 <HAL_UART_Init>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8003b3e:	f7ff fa4d 	bl	8002fdc <Error_Handler>
  }

}
 8003b42:	bf00      	nop
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	200002ec 	.word	0x200002ec
 8003b4c:	40007800 	.word	0x40007800

08003b50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08a      	sub	sp, #40	; 0x28
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b58:	f107 0314 	add.w	r3, r7, #20
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	605a      	str	r2, [r3, #4]
 8003b62:	609a      	str	r2, [r3, #8]
 8003b64:	60da      	str	r2, [r3, #12]
 8003b66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a1d      	ldr	r2, [pc, #116]	; (8003be4 <HAL_UART_MspInit+0x94>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d133      	bne.n	8003bda <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
 8003b76:	4b1c      	ldr	r3, [pc, #112]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	4a1b      	ldr	r2, [pc, #108]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003b7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003b80:	6413      	str	r3, [r2, #64]	; 0x40
 8003b82:	4b19      	ldr	r3, [pc, #100]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003b8a:	613b      	str	r3, [r7, #16]
 8003b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	4a14      	ldr	r2, [pc, #80]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003b98:	f043 0320 	orr.w	r3, r3, #32
 8003b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b9e:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <HAL_UART_MspInit+0x98>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba2:	f003 0320 	and.w	r3, r3, #32
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration
    PF6     ------> UART7_RX
    PF7     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003baa:	23c0      	movs	r3, #192	; 0xc0
 8003bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bae:	2302      	movs	r3, #2
 8003bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8003bba:	2308      	movs	r3, #8
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bbe:	f107 0314 	add.w	r3, r7, #20
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4809      	ldr	r0, [pc, #36]	; (8003bec <HAL_UART_MspInit+0x9c>)
 8003bc6:	f000 fa73 	bl	80040b0 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8003bca:	2200      	movs	r2, #0
 8003bcc:	2100      	movs	r1, #0
 8003bce:	2052      	movs	r0, #82	; 0x52
 8003bd0:	f000 f9a7 	bl	8003f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8003bd4:	2052      	movs	r0, #82	; 0x52
 8003bd6:	f000 f9c0 	bl	8003f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8003bda:	bf00      	nop
 8003bdc:	3728      	adds	r7, #40	; 0x28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40007800 	.word	0x40007800
 8003be8:	40023800 	.word	0x40023800
 8003bec:	40021400 	.word	0x40021400

08003bf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003bf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c28 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003bf4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003bf6:	e003      	b.n	8003c00 <LoopCopyDataInit>

08003bf8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003bf8:	4b0c      	ldr	r3, [pc, #48]	; (8003c2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003bfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003bfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003bfe:	3104      	adds	r1, #4

08003c00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c00:	480b      	ldr	r0, [pc, #44]	; (8003c30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c02:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c08:	d3f6      	bcc.n	8003bf8 <CopyDataInit>
  ldr  r2, =_sbss
 8003c0a:	4a0b      	ldr	r2, [pc, #44]	; (8003c38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c0c:	e002      	b.n	8003c14 <LoopFillZerobss>

08003c0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003c10:	f842 3b04 	str.w	r3, [r2], #4

08003c14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003c14:	4b09      	ldr	r3, [pc, #36]	; (8003c3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003c16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003c18:	d3f9      	bcc.n	8003c0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003c1a:	f7ff fbff 	bl	800341c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c1e:	f004 f92b 	bl	8007e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c22:	f7fd fe23 	bl	800186c <main>
  bx  lr    
 8003c26:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003c28:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003c2c:	08009120 	.word	0x08009120
  ldr  r0, =_sdata
 8003c30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c34:	20000034 	.word	0x20000034
  ldr  r2, =_sbss
 8003c38:	20000034 	.word	0x20000034
  ldr  r3, = _ebss
 8003c3c:	20000330 	.word	0x20000330

08003c40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c40:	e7fe      	b.n	8003c40 <ADC_IRQHandler>
	...

08003c44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c48:	4b0e      	ldr	r3, [pc, #56]	; (8003c84 <HAL_Init+0x40>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a0d      	ldr	r2, [pc, #52]	; (8003c84 <HAL_Init+0x40>)
 8003c4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c54:	4b0b      	ldr	r3, [pc, #44]	; (8003c84 <HAL_Init+0x40>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a0a      	ldr	r2, [pc, #40]	; (8003c84 <HAL_Init+0x40>)
 8003c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c60:	4b08      	ldr	r3, [pc, #32]	; (8003c84 <HAL_Init+0x40>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a07      	ldr	r2, [pc, #28]	; (8003c84 <HAL_Init+0x40>)
 8003c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c6c:	2003      	movs	r0, #3
 8003c6e:	f000 f94d 	bl	8003f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c72:	2000      	movs	r0, #0
 8003c74:	f000 f808 	bl	8003c88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c78:	f7ff fb5c 	bl	8003334 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40023c00 	.word	0x40023c00

08003c88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <HAL_InitTick+0x54>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <HAL_InitTick+0x58>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 f965 	bl	8003f76 <HAL_SYSTICK_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e00e      	b.n	8003cd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b0f      	cmp	r3, #15
 8003cba:	d80a      	bhi.n	8003cd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003cc4:	f000 f92d 	bl	8003f22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cc8:	4a06      	ldr	r2, [pc, #24]	; (8003ce4 <HAL_InitTick+0x5c>)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	e000      	b.n	8003cd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20000028 	.word	0x20000028
 8003ce0:	20000030 	.word	0x20000030
 8003ce4:	2000002c 	.word	0x2000002c

08003ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cec:	4b06      	ldr	r3, [pc, #24]	; (8003d08 <HAL_IncTick+0x20>)
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_IncTick+0x24>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	4a04      	ldr	r2, [pc, #16]	; (8003d0c <HAL_IncTick+0x24>)
 8003cfa:	6013      	str	r3, [r2, #0]
}
 8003cfc:	bf00      	nop
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	20000030 	.word	0x20000030
 8003d0c:	2000032c 	.word	0x2000032c

08003d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  return uwTick;
 8003d14:	4b03      	ldr	r3, [pc, #12]	; (8003d24 <HAL_GetTick+0x14>)
 8003d16:	681b      	ldr	r3, [r3, #0]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	2000032c 	.word	0x2000032c

08003d28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d30:	f7ff ffee 	bl	8003d10 <HAL_GetTick>
 8003d34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d40:	d005      	beq.n	8003d4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d42:	4b09      	ldr	r3, [pc, #36]	; (8003d68 <HAL_Delay+0x40>)
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	461a      	mov	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d4e:	bf00      	nop
 8003d50:	f7ff ffde 	bl	8003d10 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d8f7      	bhi.n	8003d50 <HAL_Delay+0x28>
  {
  }
}
 8003d60:	bf00      	nop
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	20000030 	.word	0x20000030

08003d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f003 0307 	and.w	r3, r3, #7
 8003d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d9e:	4a04      	ldr	r2, [pc, #16]	; (8003db0 <__NVIC_SetPriorityGrouping+0x44>)
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	60d3      	str	r3, [r2, #12]
}
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	e000ed00 	.word	0xe000ed00

08003db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003db8:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <__NVIC_GetPriorityGrouping+0x18>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	0a1b      	lsrs	r3, r3, #8
 8003dbe:	f003 0307 	and.w	r3, r3, #7
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	e000ed00 	.word	0xe000ed00

08003dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	db0b      	blt.n	8003dfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003de2:	79fb      	ldrb	r3, [r7, #7]
 8003de4:	f003 021f 	and.w	r2, r3, #31
 8003de8:	4907      	ldr	r1, [pc, #28]	; (8003e08 <__NVIC_EnableIRQ+0x38>)
 8003dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dee:	095b      	lsrs	r3, r3, #5
 8003df0:	2001      	movs	r0, #1
 8003df2:	fa00 f202 	lsl.w	r2, r0, r2
 8003df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	e000e100 	.word	0xe000e100

08003e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	6039      	str	r1, [r7, #0]
 8003e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	db0a      	blt.n	8003e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	b2da      	uxtb	r2, r3
 8003e24:	490c      	ldr	r1, [pc, #48]	; (8003e58 <__NVIC_SetPriority+0x4c>)
 8003e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2a:	0112      	lsls	r2, r2, #4
 8003e2c:	b2d2      	uxtb	r2, r2
 8003e2e:	440b      	add	r3, r1
 8003e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e34:	e00a      	b.n	8003e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	4908      	ldr	r1, [pc, #32]	; (8003e5c <__NVIC_SetPriority+0x50>)
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	3b04      	subs	r3, #4
 8003e44:	0112      	lsls	r2, r2, #4
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	440b      	add	r3, r1
 8003e4a:	761a      	strb	r2, [r3, #24]
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000e100 	.word	0xe000e100
 8003e5c:	e000ed00 	.word	0xe000ed00

08003e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b089      	sub	sp, #36	; 0x24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f1c3 0307 	rsb	r3, r3, #7
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	bf28      	it	cs
 8003e7e:	2304      	movcs	r3, #4
 8003e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	3304      	adds	r3, #4
 8003e86:	2b06      	cmp	r3, #6
 8003e88:	d902      	bls.n	8003e90 <NVIC_EncodePriority+0x30>
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	3b03      	subs	r3, #3
 8003e8e:	e000      	b.n	8003e92 <NVIC_EncodePriority+0x32>
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ea8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb2:	43d9      	mvns	r1, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb8:	4313      	orrs	r3, r2
         );
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3724      	adds	r7, #36	; 0x24
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ed8:	d301      	bcc.n	8003ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eda:	2301      	movs	r3, #1
 8003edc:	e00f      	b.n	8003efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ede:	4a0a      	ldr	r2, [pc, #40]	; (8003f08 <SysTick_Config+0x40>)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ee6:	210f      	movs	r1, #15
 8003ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003eec:	f7ff ff8e 	bl	8003e0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ef0:	4b05      	ldr	r3, [pc, #20]	; (8003f08 <SysTick_Config+0x40>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ef6:	4b04      	ldr	r3, [pc, #16]	; (8003f08 <SysTick_Config+0x40>)
 8003ef8:	2207      	movs	r2, #7
 8003efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	e000e010 	.word	0xe000e010

08003f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ff29 	bl	8003d6c <__NVIC_SetPriorityGrouping>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b086      	sub	sp, #24
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	607a      	str	r2, [r7, #4]
 8003f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f34:	f7ff ff3e 	bl	8003db4 <__NVIC_GetPriorityGrouping>
 8003f38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	68b9      	ldr	r1, [r7, #8]
 8003f3e:	6978      	ldr	r0, [r7, #20]
 8003f40:	f7ff ff8e 	bl	8003e60 <NVIC_EncodePriority>
 8003f44:	4602      	mov	r2, r0
 8003f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f4a:	4611      	mov	r1, r2
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7ff ff5d 	bl	8003e0c <__NVIC_SetPriority>
}
 8003f52:	bf00      	nop
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	4603      	mov	r3, r0
 8003f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7ff ff31 	bl	8003dd0 <__NVIC_EnableIRQ>
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7ff ffa2 	bl	8003ec8 <SysTick_Config>
 8003f84:	4603      	mov	r3, r0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e014      	b.n	8003fca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	791b      	ldrb	r3, [r3, #4]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d105      	bne.n	8003fb6 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f7fd faf1 	bl	8001598 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b087      	sub	sp, #28
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	60f8      	str	r0, [r7, #12]
 8003fda:	60b9      	str	r1, [r7, #8]
 8003fdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	617b      	str	r3, [r7, #20]
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	795b      	ldrb	r3, [r3, #5]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d101      	bne.n	8003ff2 <HAL_DAC_ConfigChannel+0x20>
 8003fee:	2302      	movs	r3, #2
 8003ff0:	e036      	b.n	8004060 <HAL_DAC_ConfigChannel+0x8e>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004006:	f640 72fe 	movw	r2, #4094	; 0xffe
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	43db      	mvns	r3, r3
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4013      	ands	r3, r2
 8004016:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	4313      	orrs	r3, r2
 8004022:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004024:	693a      	ldr	r2, [r7, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	fa02 f303 	lsl.w	r3, r2, r3
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	4313      	orrs	r3, r2
 8004030:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6819      	ldr	r1, [r3, #0]
 8004040:	22c0      	movs	r2, #192	; 0xc0
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	43da      	mvns	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	400a      	ands	r2, r1
 8004050:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2201      	movs	r2, #1
 8004056:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	371c      	adds	r7, #28
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d004      	beq.n	800408a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2280      	movs	r2, #128	; 0x80
 8004084:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e00c      	b.n	80040a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2205      	movs	r2, #5
 800408e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0201 	bic.w	r2, r2, #1
 80040a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b089      	sub	sp, #36	; 0x24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040be:	2300      	movs	r3, #0
 80040c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c6:	2300      	movs	r3, #0
 80040c8:	61fb      	str	r3, [r7, #28]
 80040ca:	e177      	b.n	80043bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040cc:	2201      	movs	r2, #1
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	4013      	ands	r3, r2
 80040de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	f040 8166 	bne.w	80043b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d00b      	beq.n	800410a <HAL_GPIO_Init+0x5a>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d007      	beq.n	800410a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040fe:	2b11      	cmp	r3, #17
 8004100:	d003      	beq.n	800410a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b12      	cmp	r3, #18
 8004108:	d130      	bne.n	800416c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	2203      	movs	r2, #3
 8004116:	fa02 f303 	lsl.w	r3, r2, r3
 800411a:	43db      	mvns	r3, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4013      	ands	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4313      	orrs	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004140:	2201      	movs	r2, #1
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	43db      	mvns	r3, r3
 800414a:	69ba      	ldr	r2, [r7, #24]
 800414c:	4013      	ands	r3, r2
 800414e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 0201 	and.w	r2, r3, #1
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	4313      	orrs	r3, r2
 8004164:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	2203      	movs	r2, #3
 8004178:	fa02 f303 	lsl.w	r3, r2, r3
 800417c:	43db      	mvns	r3, r3
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	4013      	ands	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	689a      	ldr	r2, [r3, #8]
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	4313      	orrs	r3, r2
 8004194:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d003      	beq.n	80041ac <HAL_GPIO_Init+0xfc>
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b12      	cmp	r3, #18
 80041aa:	d123      	bne.n	80041f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	08da      	lsrs	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3208      	adds	r2, #8
 80041b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	220f      	movs	r2, #15
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	691a      	ldr	r2, [r3, #16]
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	f003 0307 	and.w	r3, r3, #7
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	08da      	lsrs	r2, r3, #3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3208      	adds	r2, #8
 80041ee:	69b9      	ldr	r1, [r7, #24]
 80041f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	2203      	movs	r2, #3
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4013      	ands	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f003 0203 	and.w	r2, r3, #3
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 80c0 	beq.w	80043b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	4b65      	ldr	r3, [pc, #404]	; (80043d0 <HAL_GPIO_Init+0x320>)
 800423c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800423e:	4a64      	ldr	r2, [pc, #400]	; (80043d0 <HAL_GPIO_Init+0x320>)
 8004240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004244:	6453      	str	r3, [r2, #68]	; 0x44
 8004246:	4b62      	ldr	r3, [pc, #392]	; (80043d0 <HAL_GPIO_Init+0x320>)
 8004248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004252:	4a60      	ldr	r2, [pc, #384]	; (80043d4 <HAL_GPIO_Init+0x324>)
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	089b      	lsrs	r3, r3, #2
 8004258:	3302      	adds	r3, #2
 800425a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	220f      	movs	r2, #15
 800426a:	fa02 f303 	lsl.w	r3, r2, r3
 800426e:	43db      	mvns	r3, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4013      	ands	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a57      	ldr	r2, [pc, #348]	; (80043d8 <HAL_GPIO_Init+0x328>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d037      	beq.n	80042ee <HAL_GPIO_Init+0x23e>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a56      	ldr	r2, [pc, #344]	; (80043dc <HAL_GPIO_Init+0x32c>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d031      	beq.n	80042ea <HAL_GPIO_Init+0x23a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a55      	ldr	r2, [pc, #340]	; (80043e0 <HAL_GPIO_Init+0x330>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d02b      	beq.n	80042e6 <HAL_GPIO_Init+0x236>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a54      	ldr	r2, [pc, #336]	; (80043e4 <HAL_GPIO_Init+0x334>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d025      	beq.n	80042e2 <HAL_GPIO_Init+0x232>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a53      	ldr	r2, [pc, #332]	; (80043e8 <HAL_GPIO_Init+0x338>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d01f      	beq.n	80042de <HAL_GPIO_Init+0x22e>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a52      	ldr	r2, [pc, #328]	; (80043ec <HAL_GPIO_Init+0x33c>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d019      	beq.n	80042da <HAL_GPIO_Init+0x22a>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4a51      	ldr	r2, [pc, #324]	; (80043f0 <HAL_GPIO_Init+0x340>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d013      	beq.n	80042d6 <HAL_GPIO_Init+0x226>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a50      	ldr	r2, [pc, #320]	; (80043f4 <HAL_GPIO_Init+0x344>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00d      	beq.n	80042d2 <HAL_GPIO_Init+0x222>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a4f      	ldr	r2, [pc, #316]	; (80043f8 <HAL_GPIO_Init+0x348>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d007      	beq.n	80042ce <HAL_GPIO_Init+0x21e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a4e      	ldr	r2, [pc, #312]	; (80043fc <HAL_GPIO_Init+0x34c>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d101      	bne.n	80042ca <HAL_GPIO_Init+0x21a>
 80042c6:	2309      	movs	r3, #9
 80042c8:	e012      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ca:	230a      	movs	r3, #10
 80042cc:	e010      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ce:	2308      	movs	r3, #8
 80042d0:	e00e      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042d2:	2307      	movs	r3, #7
 80042d4:	e00c      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042d6:	2306      	movs	r3, #6
 80042d8:	e00a      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042da:	2305      	movs	r3, #5
 80042dc:	e008      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042de:	2304      	movs	r3, #4
 80042e0:	e006      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042e2:	2303      	movs	r3, #3
 80042e4:	e004      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e002      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <HAL_GPIO_Init+0x240>
 80042ee:	2300      	movs	r3, #0
 80042f0:	69fa      	ldr	r2, [r7, #28]
 80042f2:	f002 0203 	and.w	r2, r2, #3
 80042f6:	0092      	lsls	r2, r2, #2
 80042f8:	4093      	lsls	r3, r2
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004300:	4934      	ldr	r1, [pc, #208]	; (80043d4 <HAL_GPIO_Init+0x324>)
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	089b      	lsrs	r3, r3, #2
 8004306:	3302      	adds	r3, #2
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800430e:	4b3c      	ldr	r3, [pc, #240]	; (8004400 <HAL_GPIO_Init+0x350>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	43db      	mvns	r3, r3
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	4013      	ands	r3, r2
 800431c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004332:	4a33      	ldr	r2, [pc, #204]	; (8004400 <HAL_GPIO_Init+0x350>)
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004338:	4b31      	ldr	r3, [pc, #196]	; (8004400 <HAL_GPIO_Init+0x350>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800435c:	4a28      	ldr	r2, [pc, #160]	; (8004400 <HAL_GPIO_Init+0x350>)
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b27      	ldr	r3, [pc, #156]	; (8004400 <HAL_GPIO_Init+0x350>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	43db      	mvns	r3, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4013      	ands	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004386:	4a1e      	ldr	r2, [pc, #120]	; (8004400 <HAL_GPIO_Init+0x350>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b1c      	ldr	r3, [pc, #112]	; (8004400 <HAL_GPIO_Init+0x350>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b0:	4a13      	ldr	r2, [pc, #76]	; (8004400 <HAL_GPIO_Init+0x350>)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	3301      	adds	r3, #1
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	2b0f      	cmp	r3, #15
 80043c0:	f67f ae84 	bls.w	80040cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043c4:	bf00      	nop
 80043c6:	3724      	adds	r7, #36	; 0x24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40013800 	.word	0x40013800
 80043d8:	40020000 	.word	0x40020000
 80043dc:	40020400 	.word	0x40020400
 80043e0:	40020800 	.word	0x40020800
 80043e4:	40020c00 	.word	0x40020c00
 80043e8:	40021000 	.word	0x40021000
 80043ec:	40021400 	.word	0x40021400
 80043f0:	40021800 	.word	0x40021800
 80043f4:	40021c00 	.word	0x40021c00
 80043f8:	40022000 	.word	0x40022000
 80043fc:	40022400 	.word	0x40022400
 8004400:	40013c00 	.word	0x40013c00

08004404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004404:	b480      	push	{r7}
 8004406:	b085      	sub	sp, #20
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	460b      	mov	r3, r1
 800440e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	887b      	ldrh	r3, [r7, #2]
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
 8004420:	e001      	b.n	8004426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004422:	2300      	movs	r3, #0
 8004424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004426:	7bfb      	ldrb	r3, [r7, #15]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3714      	adds	r7, #20
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	807b      	strh	r3, [r7, #2]
 8004440:	4613      	mov	r3, r2
 8004442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004444:	787b      	ldrb	r3, [r7, #1]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800444a:	887a      	ldrh	r2, [r7, #2]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004450:	e003      	b.n	800445a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004452:	887b      	ldrh	r3, [r7, #2]
 8004454:	041a      	lsls	r2, r3, #16
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	619a      	str	r2, [r3, #24]
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
	...

08004468 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e11f      	b.n	80046ba <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d106      	bne.n	8004494 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fd f9a4 	bl	80017dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2224      	movs	r2, #36	; 0x24
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0201 	bic.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044cc:	f001 fc84 	bl	8005dd8 <HAL_RCC_GetPCLK1Freq>
 80044d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	4a7b      	ldr	r2, [pc, #492]	; (80046c4 <HAL_I2C_Init+0x25c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d807      	bhi.n	80044ec <HAL_I2C_Init+0x84>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	4a7a      	ldr	r2, [pc, #488]	; (80046c8 <HAL_I2C_Init+0x260>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	bf94      	ite	ls
 80044e4:	2301      	movls	r3, #1
 80044e6:	2300      	movhi	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	e006      	b.n	80044fa <HAL_I2C_Init+0x92>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a77      	ldr	r2, [pc, #476]	; (80046cc <HAL_I2C_Init+0x264>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bf94      	ite	ls
 80044f4:	2301      	movls	r3, #1
 80044f6:	2300      	movhi	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d001      	beq.n	8004502 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e0db      	b.n	80046ba <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a72      	ldr	r2, [pc, #456]	; (80046d0 <HAL_I2C_Init+0x268>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	0c9b      	lsrs	r3, r3, #18
 800450c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68ba      	ldr	r2, [r7, #8]
 800451e:	430a      	orrs	r2, r1
 8004520:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4a64      	ldr	r2, [pc, #400]	; (80046c4 <HAL_I2C_Init+0x25c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d802      	bhi.n	800453c <HAL_I2C_Init+0xd4>
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	3301      	adds	r3, #1
 800453a:	e009      	b.n	8004550 <HAL_I2C_Init+0xe8>
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	4a63      	ldr	r2, [pc, #396]	; (80046d4 <HAL_I2C_Init+0x26c>)
 8004548:	fba2 2303 	umull	r2, r3, r2, r3
 800454c:	099b      	lsrs	r3, r3, #6
 800454e:	3301      	adds	r3, #1
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6812      	ldr	r2, [r2, #0]
 8004554:	430b      	orrs	r3, r1
 8004556:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004562:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	4956      	ldr	r1, [pc, #344]	; (80046c4 <HAL_I2C_Init+0x25c>)
 800456c:	428b      	cmp	r3, r1
 800456e:	d80d      	bhi.n	800458c <HAL_I2C_Init+0x124>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	1e59      	subs	r1, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fbb1 f3f3 	udiv	r3, r1, r3
 800457e:	3301      	adds	r3, #1
 8004580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004584:	2b04      	cmp	r3, #4
 8004586:	bf38      	it	cc
 8004588:	2304      	movcc	r3, #4
 800458a:	e04f      	b.n	800462c <HAL_I2C_Init+0x1c4>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d111      	bne.n	80045b8 <HAL_I2C_Init+0x150>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1e58      	subs	r0, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	440b      	add	r3, r1
 80045a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045a6:	3301      	adds	r3, #1
 80045a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	e012      	b.n	80045de <HAL_I2C_Init+0x176>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	1e58      	subs	r0, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6859      	ldr	r1, [r3, #4]
 80045c0:	460b      	mov	r3, r1
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	0099      	lsls	r1, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_I2C_Init+0x17e>
 80045e2:	2301      	movs	r3, #1
 80045e4:	e022      	b.n	800462c <HAL_I2C_Init+0x1c4>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10e      	bne.n	800460c <HAL_I2C_Init+0x1a4>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1e58      	subs	r0, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6859      	ldr	r1, [r3, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	440b      	add	r3, r1
 80045fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8004600:	3301      	adds	r3, #1
 8004602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004606:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800460a:	e00f      	b.n	800462c <HAL_I2C_Init+0x1c4>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	1e58      	subs	r0, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6859      	ldr	r1, [r3, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	0099      	lsls	r1, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004622:	3301      	adds	r3, #1
 8004624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004628:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800462c:	6879      	ldr	r1, [r7, #4]
 800462e:	6809      	ldr	r1, [r1, #0]
 8004630:	4313      	orrs	r3, r2
 8004632:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69da      	ldr	r2, [r3, #28]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800465a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6911      	ldr	r1, [r2, #16]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	68d2      	ldr	r2, [r2, #12]
 8004666:	4311      	orrs	r1, r2
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6812      	ldr	r2, [r2, #0]
 800466c:	430b      	orrs	r3, r1
 800466e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	000186a0 	.word	0x000186a0
 80046c8:	001e847f 	.word	0x001e847f
 80046cc:	003d08ff 	.word	0x003d08ff
 80046d0:	431bde83 	.word	0x431bde83
 80046d4:	10624dd3 	.word	0x10624dd3

080046d8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af02      	add	r7, sp, #8
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	4608      	mov	r0, r1
 80046e2:	4611      	mov	r1, r2
 80046e4:	461a      	mov	r2, r3
 80046e6:	4603      	mov	r3, r0
 80046e8:	817b      	strh	r3, [r7, #10]
 80046ea:	460b      	mov	r3, r1
 80046ec:	813b      	strh	r3, [r7, #8]
 80046ee:	4613      	mov	r3, r2
 80046f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046f2:	f7ff fb0d 	bl	8003d10 <HAL_GetTick>
 80046f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b20      	cmp	r3, #32
 8004702:	f040 80d9 	bne.w	80048b8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	2319      	movs	r3, #25
 800470c:	2201      	movs	r2, #1
 800470e:	496d      	ldr	r1, [pc, #436]	; (80048c4 <HAL_I2C_Mem_Write+0x1ec>)
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 fc7f 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800471c:	2302      	movs	r3, #2
 800471e:	e0cc      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_I2C_Mem_Write+0x56>
 800472a:	2302      	movs	r3, #2
 800472c:	e0c5      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b01      	cmp	r3, #1
 8004742:	d007      	beq.n	8004754 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0201 	orr.w	r2, r2, #1
 8004752:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004762:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2221      	movs	r2, #33	; 0x21
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2240      	movs	r2, #64	; 0x40
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6a3a      	ldr	r2, [r7, #32]
 800477e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004784:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478a:	b29a      	uxth	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4a4d      	ldr	r2, [pc, #308]	; (80048c8 <HAL_I2C_Mem_Write+0x1f0>)
 8004794:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004796:	88f8      	ldrh	r0, [r7, #6]
 8004798:	893a      	ldrh	r2, [r7, #8]
 800479a:	8979      	ldrh	r1, [r7, #10]
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	9301      	str	r3, [sp, #4]
 80047a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	4603      	mov	r3, r0
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 fab6 	bl	8004d18 <I2C_RequestMemoryWrite>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d052      	beq.n	8004858 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e081      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f000 fd00 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00d      	beq.n	80047e2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d107      	bne.n	80047de <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e06b      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	781a      	ldrb	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	1c5a      	adds	r2, r3, #1
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004808:	b29b      	uxth	r3, r3
 800480a:	3b01      	subs	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b04      	cmp	r3, #4
 800481e:	d11b      	bne.n	8004858 <HAL_I2C_Mem_Write+0x180>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004824:	2b00      	cmp	r3, #0
 8004826:	d017      	beq.n	8004858 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	781a      	ldrb	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004842:	3b01      	subs	r3, #1
 8004844:	b29a      	uxth	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1aa      	bne.n	80047b6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 fcec 	bl	8005242 <I2C_WaitOnBTFFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00d      	beq.n	800488c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	2b04      	cmp	r3, #4
 8004876:	d107      	bne.n	8004888 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004886:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e016      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800489a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2220      	movs	r2, #32
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048b4:	2300      	movs	r3, #0
 80048b6:	e000      	b.n	80048ba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80048b8:	2302      	movs	r3, #2
  }
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	00100002 	.word	0x00100002
 80048c8:	ffff0000 	.word	0xffff0000

080048cc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08c      	sub	sp, #48	; 0x30
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	461a      	mov	r2, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	817b      	strh	r3, [r7, #10]
 80048de:	460b      	mov	r3, r1
 80048e0:	813b      	strh	r3, [r7, #8]
 80048e2:	4613      	mov	r3, r2
 80048e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048e6:	f7ff fa13 	bl	8003d10 <HAL_GetTick>
 80048ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	f040 8208 	bne.w	8004d0a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	2319      	movs	r3, #25
 8004900:	2201      	movs	r2, #1
 8004902:	497b      	ldr	r1, [pc, #492]	; (8004af0 <HAL_I2C_Mem_Read+0x224>)
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 fb85 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004910:	2302      	movs	r3, #2
 8004912:	e1fb      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491a:	2b01      	cmp	r3, #1
 800491c:	d101      	bne.n	8004922 <HAL_I2C_Mem_Read+0x56>
 800491e:	2302      	movs	r3, #2
 8004920:	e1f4      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b01      	cmp	r3, #1
 8004936:	d007      	beq.n	8004948 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004956:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2222      	movs	r2, #34	; 0x22
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2240      	movs	r2, #64	; 0x40
 8004964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2200      	movs	r2, #0
 800496c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004972:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004978:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4a5b      	ldr	r2, [pc, #364]	; (8004af4 <HAL_I2C_Mem_Read+0x228>)
 8004988:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800498a:	88f8      	ldrh	r0, [r7, #6]
 800498c:	893a      	ldrh	r2, [r7, #8]
 800498e:	8979      	ldrh	r1, [r7, #10]
 8004990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004992:	9301      	str	r3, [sp, #4]
 8004994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	4603      	mov	r3, r0
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 fa52 	bl	8004e44 <I2C_RequestMemoryRead>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e1b0      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d113      	bne.n	80049da <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049b2:	2300      	movs	r3, #0
 80049b4:	623b      	str	r3, [r7, #32]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	623b      	str	r3, [r7, #32]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	623b      	str	r3, [r7, #32]
 80049c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d6:	601a      	str	r2, [r3, #0]
 80049d8:	e184      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d11b      	bne.n	8004a1a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f2:	2300      	movs	r3, #0
 80049f4:	61fb      	str	r3, [r7, #28]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	61fb      	str	r3, [r7, #28]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	61fb      	str	r3, [r7, #28]
 8004a06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a16:	601a      	str	r2, [r3, #0]
 8004a18:	e164      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d11b      	bne.n	8004a5a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a42:	2300      	movs	r3, #0
 8004a44:	61bb      	str	r3, [r7, #24]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	61bb      	str	r3, [r7, #24]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	e144      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	617b      	str	r3, [r7, #20]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	617b      	str	r3, [r7, #20]
 8004a6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a70:	e138      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a76:	2b03      	cmp	r3, #3
 8004a78:	f200 80f1 	bhi.w	8004c5e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d123      	bne.n	8004acc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 fc1b 	bl	80052c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e139      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	691a      	ldr	r2, [r3, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	1c5a      	adds	r2, r3, #1
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aca:	e10b      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d14e      	bne.n	8004b72 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ada:	2200      	movs	r2, #0
 8004adc:	4906      	ldr	r1, [pc, #24]	; (8004af8 <HAL_I2C_Mem_Read+0x22c>)
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 fa98 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d008      	beq.n	8004afc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e10e      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
 8004aee:	bf00      	nop
 8004af0:	00100002 	.word	0x00100002
 8004af4:	ffff0000 	.word	0xffff0000
 8004af8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b70:	e0b8      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4966      	ldr	r1, [pc, #408]	; (8004d14 <HAL_I2C_Mem_Read+0x448>)
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 fa49 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0bf      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba6:	b2d2      	uxtb	r2, r2
 8004ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bae:	1c5a      	adds	r2, r3, #1
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	494f      	ldr	r1, [pc, #316]	; (8004d14 <HAL_I2C_Mem_Read+0x448>)
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 fa1b 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e091      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bf6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	691a      	ldr	r2, [r3, #16]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	b2d2      	uxtb	r2, r2
 8004c04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	b2d2      	uxtb	r2, r2
 8004c36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c5c:	e042      	b.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f000 fb2e 	bl	80052c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e04c      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7c:	b2d2      	uxtb	r2, r2
 8004c7e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	f003 0304 	and.w	r3, r3, #4
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d118      	bne.n	8004ce4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	691a      	ldr	r2, [r3, #16]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	b2d2      	uxtb	r2, r2
 8004cbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f47f aec2 	bne.w	8004a72 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2220      	movs	r2, #32
 8004cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	e000      	b.n	8004d0c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d0a:	2302      	movs	r3, #2
  }
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3728      	adds	r7, #40	; 0x28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	00010004 	.word	0x00010004

08004d18 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af02      	add	r7, sp, #8
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	4608      	mov	r0, r1
 8004d22:	4611      	mov	r1, r2
 8004d24:	461a      	mov	r2, r3
 8004d26:	4603      	mov	r3, r0
 8004d28:	817b      	strh	r3, [r7, #10]
 8004d2a:	460b      	mov	r3, r1
 8004d2c:	813b      	strh	r3, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	6a3b      	ldr	r3, [r7, #32]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 f960 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00d      	beq.n	8004d76 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d68:	d103      	bne.n	8004d72 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d70:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e05f      	b.n	8004e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d76:	897b      	ldrh	r3, [r7, #10]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d84:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	6a3a      	ldr	r2, [r7, #32]
 8004d8a:	492d      	ldr	r1, [pc, #180]	; (8004e40 <I2C_RequestMemoryWrite+0x128>)
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 f998 	bl	80050c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e04c      	b.n	8004e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	617b      	str	r3, [r7, #20]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	617b      	str	r3, [r7, #20]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	617b      	str	r3, [r7, #20]
 8004db0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db4:	6a39      	ldr	r1, [r7, #32]
 8004db6:	68f8      	ldr	r0, [r7, #12]
 8004db8:	f000 fa02 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00d      	beq.n	8004dde <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d107      	bne.n	8004dda <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dd8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e02b      	b.n	8004e36 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dde:	88fb      	ldrh	r3, [r7, #6]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d105      	bne.n	8004df0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004de4:	893b      	ldrh	r3, [r7, #8]
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	611a      	str	r2, [r3, #16]
 8004dee:	e021      	b.n	8004e34 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004df0:	893b      	ldrh	r3, [r7, #8]
 8004df2:	0a1b      	lsrs	r3, r3, #8
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	b2da      	uxtb	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e00:	6a39      	ldr	r1, [r7, #32]
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f9dc 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d00d      	beq.n	8004e2a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d107      	bne.n	8004e26 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e24:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e005      	b.n	8004e36 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e2a:	893b      	ldrh	r3, [r7, #8]
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	00010002 	.word	0x00010002

08004e44 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	4608      	mov	r0, r1
 8004e4e:	4611      	mov	r1, r2
 8004e50:	461a      	mov	r2, r3
 8004e52:	4603      	mov	r3, r0
 8004e54:	817b      	strh	r3, [r7, #10]
 8004e56:	460b      	mov	r3, r1
 8004e58:	813b      	strh	r3, [r7, #8]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e6c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 f8c2 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00d      	beq.n	8004eb2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ea4:	d103      	bne.n	8004eae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e0aa      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eb2:	897b      	ldrh	r3, [r7, #10]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ec0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	6a3a      	ldr	r2, [r7, #32]
 8004ec6:	4952      	ldr	r1, [pc, #328]	; (8005010 <I2C_RequestMemoryRead+0x1cc>)
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f8fa 	bl	80050c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e097      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ed8:	2300      	movs	r3, #0
 8004eda:	617b      	str	r3, [r7, #20]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	617b      	str	r3, [r7, #20]
 8004eec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004eee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef0:	6a39      	ldr	r1, [r7, #32]
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f000 f964 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00d      	beq.n	8004f1a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d107      	bne.n	8004f16 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e076      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f1a:	88fb      	ldrh	r3, [r7, #6]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d105      	bne.n	8004f2c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f20:	893b      	ldrh	r3, [r7, #8]
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	611a      	str	r2, [r3, #16]
 8004f2a:	e021      	b.n	8004f70 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f2c:	893b      	ldrh	r3, [r7, #8]
 8004f2e:	0a1b      	lsrs	r3, r3, #8
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f3c:	6a39      	ldr	r1, [r7, #32]
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f000 f93e 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00d      	beq.n	8004f66 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d107      	bne.n	8004f62 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e050      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f66:	893b      	ldrh	r3, [r7, #8]
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f72:	6a39      	ldr	r1, [r7, #32]
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f923 	bl	80051c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00d      	beq.n	8004f9c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	2b04      	cmp	r3, #4
 8004f86:	d107      	bne.n	8004f98 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e035      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004faa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f82b 	bl	8005014 <I2C_WaitOnFlagUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00d      	beq.n	8004fe0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fd2:	d103      	bne.n	8004fdc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fda:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e013      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004fe0:	897b      	ldrh	r3, [r7, #10]
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	f043 0301 	orr.w	r3, r3, #1
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	6a3a      	ldr	r2, [r7, #32]
 8004ff4:	4906      	ldr	r1, [pc, #24]	; (8005010 <I2C_RequestMemoryRead+0x1cc>)
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f863 	bl	80050c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e000      	b.n	8005008 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3718      	adds	r7, #24
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	00010002 	.word	0x00010002

08005014 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	4613      	mov	r3, r2
 8005022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005024:	e025      	b.n	8005072 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800502c:	d021      	beq.n	8005072 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fe fe6f 	bl	8003d10 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d302      	bcc.n	8005044 <I2C_WaitOnFlagUntilTimeout+0x30>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d116      	bne.n	8005072 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f043 0220 	orr.w	r2, r3, #32
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e023      	b.n	80050ba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	0c1b      	lsrs	r3, r3, #16
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b01      	cmp	r3, #1
 800507a:	d10d      	bne.n	8005098 <I2C_WaitOnFlagUntilTimeout+0x84>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	43da      	mvns	r2, r3
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	4013      	ands	r3, r2
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	bf0c      	ite	eq
 800508e:	2301      	moveq	r3, #1
 8005090:	2300      	movne	r3, #0
 8005092:	b2db      	uxtb	r3, r3
 8005094:	461a      	mov	r2, r3
 8005096:	e00c      	b.n	80050b2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	43da      	mvns	r2, r3
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	4013      	ands	r3, r2
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	bf0c      	ite	eq
 80050aa:	2301      	moveq	r3, #1
 80050ac:	2300      	movne	r3, #0
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	461a      	mov	r2, r3
 80050b2:	79fb      	ldrb	r3, [r7, #7]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d0b6      	beq.n	8005026 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b084      	sub	sp, #16
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
 80050ce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050d0:	e051      	b.n	8005176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050e0:	d123      	bne.n	800512a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050f0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050fa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2220      	movs	r2, #32
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	f043 0204 	orr.w	r2, r3, #4
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e046      	b.n	80051b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005130:	d021      	beq.n	8005176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005132:	f7fe fded 	bl	8003d10 <HAL_GetTick>
 8005136:	4602      	mov	r2, r0
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	429a      	cmp	r2, r3
 8005140:	d302      	bcc.n	8005148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d116      	bne.n	8005176 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2220      	movs	r2, #32
 8005152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	f043 0220 	orr.w	r2, r3, #32
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e020      	b.n	80051b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	0c1b      	lsrs	r3, r3, #16
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b01      	cmp	r3, #1
 800517e:	d10c      	bne.n	800519a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	43da      	mvns	r2, r3
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	4013      	ands	r3, r2
 800518c:	b29b      	uxth	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	bf14      	ite	ne
 8005192:	2301      	movne	r3, #1
 8005194:	2300      	moveq	r3, #0
 8005196:	b2db      	uxtb	r3, r3
 8005198:	e00b      	b.n	80051b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	43da      	mvns	r2, r3
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	4013      	ands	r3, r2
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bf14      	ite	ne
 80051ac:	2301      	movne	r3, #1
 80051ae:	2300      	moveq	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d18d      	bne.n	80050d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051cc:	e02d      	b.n	800522a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f8ce 	bl	8005370 <I2C_IsAcknowledgeFailed>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e02d      	b.n	800523a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051e4:	d021      	beq.n	800522a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051e6:	f7fe fd93 	bl	8003d10 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	68ba      	ldr	r2, [r7, #8]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d302      	bcc.n	80051fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d116      	bne.n	800522a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2220      	movs	r2, #32
 8005206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	f043 0220 	orr.w	r2, r3, #32
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e007      	b.n	800523a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005234:	2b80      	cmp	r3, #128	; 0x80
 8005236:	d1ca      	bne.n	80051ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b084      	sub	sp, #16
 8005246:	af00      	add	r7, sp, #0
 8005248:	60f8      	str	r0, [r7, #12]
 800524a:	60b9      	str	r1, [r7, #8]
 800524c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800524e:	e02d      	b.n	80052ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 f88d 	bl	8005370 <I2C_IsAcknowledgeFailed>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e02d      	b.n	80052bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005266:	d021      	beq.n	80052ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005268:	f7fe fd52 	bl	8003d10 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	429a      	cmp	r2, r3
 8005276:	d302      	bcc.n	800527e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d116      	bne.n	80052ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	f043 0220 	orr.w	r2, r3, #32
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e007      	b.n	80052bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	f003 0304 	and.w	r3, r3, #4
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d1ca      	bne.n	8005250 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052d0:	e042      	b.n	8005358 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	f003 0310 	and.w	r3, r3, #16
 80052dc:	2b10      	cmp	r3, #16
 80052de:	d119      	bne.n	8005314 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0210 	mvn.w	r2, #16
 80052e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2220      	movs	r2, #32
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e029      	b.n	8005368 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005314:	f7fe fcfc 	bl	8003d10 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	429a      	cmp	r2, r3
 8005322:	d302      	bcc.n	800532a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d116      	bne.n	8005358 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2220      	movs	r2, #32
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2200      	movs	r2, #0
 800533c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	f043 0220 	orr.w	r2, r3, #32
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e007      	b.n	8005368 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005362:	2b40      	cmp	r3, #64	; 0x40
 8005364:	d1b5      	bne.n	80052d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005386:	d11b      	bne.n	80053c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005390:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2220      	movs	r2, #32
 800539c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ac:	f043 0204 	orr.w	r2, r3, #4
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	e000      	b.n	80053c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b20      	cmp	r3, #32
 80053e2:	d129      	bne.n	8005438 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2224      	movs	r2, #36	; 0x24
 80053e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0201 	bic.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0210 	bic.w	r2, r2, #16
 800540a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0201 	orr.w	r2, r2, #1
 800542a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	e000      	b.n	800543a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005438:	2302      	movs	r3, #2
  }
}
 800543a:	4618      	mov	r0, r3
 800543c:	370c      	adds	r7, #12
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005446:	b480      	push	{r7}
 8005448:	b085      	sub	sp, #20
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
 800544e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005450:	2300      	movs	r3, #0
 8005452:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b20      	cmp	r3, #32
 800545e:	d12a      	bne.n	80054b6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2224      	movs	r2, #36	; 0x24
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0201 	bic.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005480:	89fb      	ldrh	r3, [r7, #14]
 8005482:	f023 030f 	bic.w	r3, r3, #15
 8005486:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	b29a      	uxth	r2, r3
 800548c:	89fb      	ldrh	r3, [r7, #14]
 800548e:	4313      	orrs	r3, r2
 8005490:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	89fa      	ldrh	r2, [r7, #14]
 8005498:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f042 0201 	orr.w	r2, r2, #1
 80054a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054b2:	2300      	movs	r3, #0
 80054b4:	e000      	b.n	80054b8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80054b6:	2302      	movs	r3, #2
  }
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3714      	adds	r7, #20
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	603b      	str	r3, [r7, #0]
 80054d2:	4b20      	ldr	r3, [pc, #128]	; (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	4a1f      	ldr	r2, [pc, #124]	; (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054dc:	6413      	str	r3, [r2, #64]	; 0x40
 80054de:	4b1d      	ldr	r3, [pc, #116]	; (8005554 <HAL_PWREx_EnableOverDrive+0x90>)
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80054ea:	4b1b      	ldr	r3, [pc, #108]	; (8005558 <HAL_PWREx_EnableOverDrive+0x94>)
 80054ec:	2201      	movs	r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054f0:	f7fe fc0e 	bl	8003d10 <HAL_GetTick>
 80054f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80054f6:	e009      	b.n	800550c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80054f8:	f7fe fc0a 	bl	8003d10 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005506:	d901      	bls.n	800550c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e01f      	b.n	800554c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800550c:	4b13      	ldr	r3, [pc, #76]	; (800555c <HAL_PWREx_EnableOverDrive+0x98>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005518:	d1ee      	bne.n	80054f8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800551a:	4b11      	ldr	r3, [pc, #68]	; (8005560 <HAL_PWREx_EnableOverDrive+0x9c>)
 800551c:	2201      	movs	r2, #1
 800551e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005520:	f7fe fbf6 	bl	8003d10 <HAL_GetTick>
 8005524:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005526:	e009      	b.n	800553c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005528:	f7fe fbf2 	bl	8003d10 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005536:	d901      	bls.n	800553c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e007      	b.n	800554c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800553c:	4b07      	ldr	r3, [pc, #28]	; (800555c <HAL_PWREx_EnableOverDrive+0x98>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005544:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005548:	d1ee      	bne.n	8005528 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40023800 	.word	0x40023800
 8005558:	420e0040 	.word	0x420e0040
 800555c:	40007000 	.word	0x40007000
 8005560:	420e0044 	.word	0x420e0044

08005564 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e25b      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d075      	beq.n	800566e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005582:	4ba3      	ldr	r3, [pc, #652]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f003 030c 	and.w	r3, r3, #12
 800558a:	2b04      	cmp	r3, #4
 800558c:	d00c      	beq.n	80055a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800558e:	4ba0      	ldr	r3, [pc, #640]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005596:	2b08      	cmp	r3, #8
 8005598:	d112      	bne.n	80055c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800559a:	4b9d      	ldr	r3, [pc, #628]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055a6:	d10b      	bne.n	80055c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a8:	4b99      	ldr	r3, [pc, #612]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d05b      	beq.n	800566c <HAL_RCC_OscConfig+0x108>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d157      	bne.n	800566c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e236      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055c8:	d106      	bne.n	80055d8 <HAL_RCC_OscConfig+0x74>
 80055ca:	4b91      	ldr	r3, [pc, #580]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a90      	ldr	r2, [pc, #576]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d4:	6013      	str	r3, [r2, #0]
 80055d6:	e01d      	b.n	8005614 <HAL_RCC_OscConfig+0xb0>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055e0:	d10c      	bne.n	80055fc <HAL_RCC_OscConfig+0x98>
 80055e2:	4b8b      	ldr	r3, [pc, #556]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a8a      	ldr	r2, [pc, #552]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	4b88      	ldr	r3, [pc, #544]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a87      	ldr	r2, [pc, #540]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	e00b      	b.n	8005614 <HAL_RCC_OscConfig+0xb0>
 80055fc:	4b84      	ldr	r3, [pc, #528]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a83      	ldr	r2, [pc, #524]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	4b81      	ldr	r3, [pc, #516]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a80      	ldr	r2, [pc, #512]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 800560e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d013      	beq.n	8005644 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561c:	f7fe fb78 	bl	8003d10 <HAL_GetTick>
 8005620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005622:	e008      	b.n	8005636 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005624:	f7fe fb74 	bl	8003d10 <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	2b64      	cmp	r3, #100	; 0x64
 8005630:	d901      	bls.n	8005636 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005632:	2303      	movs	r3, #3
 8005634:	e1fb      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005636:	4b76      	ldr	r3, [pc, #472]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0f0      	beq.n	8005624 <HAL_RCC_OscConfig+0xc0>
 8005642:	e014      	b.n	800566e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005644:	f7fe fb64 	bl	8003d10 <HAL_GetTick>
 8005648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800564a:	e008      	b.n	800565e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800564c:	f7fe fb60 	bl	8003d10 <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b64      	cmp	r3, #100	; 0x64
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e1e7      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800565e:	4b6c      	ldr	r3, [pc, #432]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1f0      	bne.n	800564c <HAL_RCC_OscConfig+0xe8>
 800566a:	e000      	b.n	800566e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d063      	beq.n	8005742 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800567a:	4b65      	ldr	r3, [pc, #404]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 030c 	and.w	r3, r3, #12
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00b      	beq.n	800569e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005686:	4b62      	ldr	r3, [pc, #392]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800568e:	2b08      	cmp	r3, #8
 8005690:	d11c      	bne.n	80056cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005692:	4b5f      	ldr	r3, [pc, #380]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d116      	bne.n	80056cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800569e:	4b5c      	ldr	r3, [pc, #368]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d005      	beq.n	80056b6 <HAL_RCC_OscConfig+0x152>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d001      	beq.n	80056b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e1bb      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b6:	4b56      	ldr	r3, [pc, #344]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	4952      	ldr	r1, [pc, #328]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ca:	e03a      	b.n	8005742 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d020      	beq.n	8005716 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056d4:	4b4f      	ldr	r3, [pc, #316]	; (8005814 <HAL_RCC_OscConfig+0x2b0>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056da:	f7fe fb19 	bl	8003d10 <HAL_GetTick>
 80056de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e0:	e008      	b.n	80056f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056e2:	f7fe fb15 	bl	8003d10 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d901      	bls.n	80056f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e19c      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f4:	4b46      	ldr	r3, [pc, #280]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d0f0      	beq.n	80056e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005700:	4b43      	ldr	r3, [pc, #268]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	4940      	ldr	r1, [pc, #256]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005710:	4313      	orrs	r3, r2
 8005712:	600b      	str	r3, [r1, #0]
 8005714:	e015      	b.n	8005742 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005716:	4b3f      	ldr	r3, [pc, #252]	; (8005814 <HAL_RCC_OscConfig+0x2b0>)
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571c:	f7fe faf8 	bl	8003d10 <HAL_GetTick>
 8005720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005724:	f7fe faf4 	bl	8003d10 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b02      	cmp	r3, #2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e17b      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005736:	4b36      	ldr	r3, [pc, #216]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1f0      	bne.n	8005724 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0308 	and.w	r3, r3, #8
 800574a:	2b00      	cmp	r3, #0
 800574c:	d030      	beq.n	80057b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d016      	beq.n	8005784 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005756:	4b30      	ldr	r3, [pc, #192]	; (8005818 <HAL_RCC_OscConfig+0x2b4>)
 8005758:	2201      	movs	r2, #1
 800575a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800575c:	f7fe fad8 	bl	8003d10 <HAL_GetTick>
 8005760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005764:	f7fe fad4 	bl	8003d10 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d901      	bls.n	8005776 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e15b      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005776:	4b26      	ldr	r3, [pc, #152]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 8005778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0f0      	beq.n	8005764 <HAL_RCC_OscConfig+0x200>
 8005782:	e015      	b.n	80057b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005784:	4b24      	ldr	r3, [pc, #144]	; (8005818 <HAL_RCC_OscConfig+0x2b4>)
 8005786:	2200      	movs	r2, #0
 8005788:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800578a:	f7fe fac1 	bl	8003d10 <HAL_GetTick>
 800578e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005790:	e008      	b.n	80057a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005792:	f7fe fabd 	bl	8003d10 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e144      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a4:	4b1a      	ldr	r3, [pc, #104]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80057a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1f0      	bne.n	8005792 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 80a0 	beq.w	80058fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057be:	2300      	movs	r3, #0
 80057c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c2:	4b13      	ldr	r3, [pc, #76]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10f      	bne.n	80057ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ce:	2300      	movs	r3, #0
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	4b0f      	ldr	r3, [pc, #60]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80057d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d6:	4a0e      	ldr	r2, [pc, #56]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80057d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057dc:	6413      	str	r3, [r2, #64]	; 0x40
 80057de:	4b0c      	ldr	r3, [pc, #48]	; (8005810 <HAL_RCC_OscConfig+0x2ac>)
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e6:	60bb      	str	r3, [r7, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ea:	2301      	movs	r3, #1
 80057ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ee:	4b0b      	ldr	r3, [pc, #44]	; (800581c <HAL_RCC_OscConfig+0x2b8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d121      	bne.n	800583e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057fa:	4b08      	ldr	r3, [pc, #32]	; (800581c <HAL_RCC_OscConfig+0x2b8>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a07      	ldr	r2, [pc, #28]	; (800581c <HAL_RCC_OscConfig+0x2b8>)
 8005800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005806:	f7fe fa83 	bl	8003d10 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800580c:	e011      	b.n	8005832 <HAL_RCC_OscConfig+0x2ce>
 800580e:	bf00      	nop
 8005810:	40023800 	.word	0x40023800
 8005814:	42470000 	.word	0x42470000
 8005818:	42470e80 	.word	0x42470e80
 800581c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005820:	f7fe fa76 	bl	8003d10 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b02      	cmp	r3, #2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e0fd      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005832:	4b81      	ldr	r3, [pc, #516]	; (8005a38 <HAL_RCC_OscConfig+0x4d4>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0f0      	beq.n	8005820 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	2b01      	cmp	r3, #1
 8005844:	d106      	bne.n	8005854 <HAL_RCC_OscConfig+0x2f0>
 8005846:	4b7d      	ldr	r3, [pc, #500]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800584a:	4a7c      	ldr	r2, [pc, #496]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800584c:	f043 0301 	orr.w	r3, r3, #1
 8005850:	6713      	str	r3, [r2, #112]	; 0x70
 8005852:	e01c      	b.n	800588e <HAL_RCC_OscConfig+0x32a>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	2b05      	cmp	r3, #5
 800585a:	d10c      	bne.n	8005876 <HAL_RCC_OscConfig+0x312>
 800585c:	4b77      	ldr	r3, [pc, #476]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800585e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005860:	4a76      	ldr	r2, [pc, #472]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005862:	f043 0304 	orr.w	r3, r3, #4
 8005866:	6713      	str	r3, [r2, #112]	; 0x70
 8005868:	4b74      	ldr	r3, [pc, #464]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800586a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800586c:	4a73      	ldr	r2, [pc, #460]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800586e:	f043 0301 	orr.w	r3, r3, #1
 8005872:	6713      	str	r3, [r2, #112]	; 0x70
 8005874:	e00b      	b.n	800588e <HAL_RCC_OscConfig+0x32a>
 8005876:	4b71      	ldr	r3, [pc, #452]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800587a:	4a70      	ldr	r2, [pc, #448]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800587c:	f023 0301 	bic.w	r3, r3, #1
 8005880:	6713      	str	r3, [r2, #112]	; 0x70
 8005882:	4b6e      	ldr	r3, [pc, #440]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005886:	4a6d      	ldr	r2, [pc, #436]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005888:	f023 0304 	bic.w	r3, r3, #4
 800588c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	689b      	ldr	r3, [r3, #8]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d015      	beq.n	80058c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005896:	f7fe fa3b 	bl	8003d10 <HAL_GetTick>
 800589a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800589c:	e00a      	b.n	80058b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800589e:	f7fe fa37 	bl	8003d10 <HAL_GetTick>
 80058a2:	4602      	mov	r2, r0
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	1ad3      	subs	r3, r2, r3
 80058a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d901      	bls.n	80058b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e0bc      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058b4:	4b61      	ldr	r3, [pc, #388]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80058b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0ee      	beq.n	800589e <HAL_RCC_OscConfig+0x33a>
 80058c0:	e014      	b.n	80058ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c2:	f7fe fa25 	bl	8003d10 <HAL_GetTick>
 80058c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058c8:	e00a      	b.n	80058e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058ca:	f7fe fa21 	bl	8003d10 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058d8:	4293      	cmp	r3, r2
 80058da:	d901      	bls.n	80058e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e0a6      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058e0:	4b56      	ldr	r3, [pc, #344]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e4:	f003 0302 	and.w	r3, r3, #2
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1ee      	bne.n	80058ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058ec:	7dfb      	ldrb	r3, [r7, #23]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d105      	bne.n	80058fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058f2:	4b52      	ldr	r3, [pc, #328]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	4a51      	ldr	r2, [pc, #324]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80058f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	2b00      	cmp	r3, #0
 8005904:	f000 8092 	beq.w	8005a2c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005908:	4b4c      	ldr	r3, [pc, #304]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f003 030c 	and.w	r3, r3, #12
 8005910:	2b08      	cmp	r3, #8
 8005912:	d05c      	beq.n	80059ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	2b02      	cmp	r3, #2
 800591a:	d141      	bne.n	80059a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800591c:	4b48      	ldr	r3, [pc, #288]	; (8005a40 <HAL_RCC_OscConfig+0x4dc>)
 800591e:	2200      	movs	r2, #0
 8005920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005922:	f7fe f9f5 	bl	8003d10 <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005928:	e008      	b.n	800593c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800592a:	f7fe f9f1 	bl	8003d10 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b02      	cmp	r3, #2
 8005936:	d901      	bls.n	800593c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e078      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800593c:	4b3f      	ldr	r3, [pc, #252]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1f0      	bne.n	800592a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	69da      	ldr	r2, [r3, #28]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	431a      	orrs	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005956:	019b      	lsls	r3, r3, #6
 8005958:	431a      	orrs	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	085b      	lsrs	r3, r3, #1
 8005960:	3b01      	subs	r3, #1
 8005962:	041b      	lsls	r3, r3, #16
 8005964:	431a      	orrs	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800596a:	061b      	lsls	r3, r3, #24
 800596c:	4933      	ldr	r1, [pc, #204]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 800596e:	4313      	orrs	r3, r2
 8005970:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005972:	4b33      	ldr	r3, [pc, #204]	; (8005a40 <HAL_RCC_OscConfig+0x4dc>)
 8005974:	2201      	movs	r2, #1
 8005976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005978:	f7fe f9ca 	bl	8003d10 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005980:	f7fe f9c6 	bl	8003d10 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e04d      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005992:	4b2a      	ldr	r3, [pc, #168]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0f0      	beq.n	8005980 <HAL_RCC_OscConfig+0x41c>
 800599e:	e045      	b.n	8005a2c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059a0:	4b27      	ldr	r3, [pc, #156]	; (8005a40 <HAL_RCC_OscConfig+0x4dc>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a6:	f7fe f9b3 	bl	8003d10 <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ac:	e008      	b.n	80059c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059ae:	f7fe f9af 	bl	8003d10 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e036      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059c0:	4b1e      	ldr	r3, [pc, #120]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1f0      	bne.n	80059ae <HAL_RCC_OscConfig+0x44a>
 80059cc:	e02e      	b.n	8005a2c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d101      	bne.n	80059da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e029      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059da:	4b18      	ldr	r3, [pc, #96]	; (8005a3c <HAL_RCC_OscConfig+0x4d8>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d11c      	bne.n	8005a28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d115      	bne.n	8005a28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a02:	4013      	ands	r3, r2
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d10d      	bne.n	8005a28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d106      	bne.n	8005a28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d001      	beq.n	8005a2c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e000      	b.n	8005a2e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3718      	adds	r7, #24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	40007000 	.word	0x40007000
 8005a3c:	40023800 	.word	0x40023800
 8005a40:	42470060 	.word	0x42470060

08005a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e0cc      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a58:	4b68      	ldr	r3, [pc, #416]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d90c      	bls.n	8005a80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a66:	4b65      	ldr	r3, [pc, #404]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	b2d2      	uxtb	r2, r2
 8005a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a6e:	4b63      	ldr	r3, [pc, #396]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 030f 	and.w	r3, r3, #15
 8005a76:	683a      	ldr	r2, [r7, #0]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d001      	beq.n	8005a80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e0b8      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d020      	beq.n	8005ace <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d005      	beq.n	8005aa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a98:	4b59      	ldr	r3, [pc, #356]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	4a58      	ldr	r2, [pc, #352]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005a9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005aa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0308 	and.w	r3, r3, #8
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ab0:	4b53      	ldr	r3, [pc, #332]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	4a52      	ldr	r2, [pc, #328]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005aba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005abc:	4b50      	ldr	r3, [pc, #320]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	494d      	ldr	r1, [pc, #308]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d044      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d107      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ae2:	4b47      	ldr	r3, [pc, #284]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d119      	bne.n	8005b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e07f      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d003      	beq.n	8005b02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d107      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b02:	4b3f      	ldr	r3, [pc, #252]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d109      	bne.n	8005b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e06f      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b12:	4b3b      	ldr	r3, [pc, #236]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d101      	bne.n	8005b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e067      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b22:	4b37      	ldr	r3, [pc, #220]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f023 0203 	bic.w	r2, r3, #3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	4934      	ldr	r1, [pc, #208]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b30:	4313      	orrs	r3, r2
 8005b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b34:	f7fe f8ec 	bl	8003d10 <HAL_GetTick>
 8005b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b3a:	e00a      	b.n	8005b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b3c:	f7fe f8e8 	bl	8003d10 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e04f      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b52:	4b2b      	ldr	r3, [pc, #172]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 020c 	and.w	r2, r3, #12
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d1eb      	bne.n	8005b3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b64:	4b25      	ldr	r3, [pc, #148]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 030f 	and.w	r3, r3, #15
 8005b6c:	683a      	ldr	r2, [r7, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d20c      	bcs.n	8005b8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b72:	4b22      	ldr	r3, [pc, #136]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b7a:	4b20      	ldr	r3, [pc, #128]	; (8005bfc <HAL_RCC_ClockConfig+0x1b8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 030f 	and.w	r3, r3, #15
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d001      	beq.n	8005b8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e032      	b.n	8005bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d008      	beq.n	8005baa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b98:	4b19      	ldr	r3, [pc, #100]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	4916      	ldr	r1, [pc, #88]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d009      	beq.n	8005bca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bb6:	4b12      	ldr	r3, [pc, #72]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	00db      	lsls	r3, r3, #3
 8005bc4:	490e      	ldr	r1, [pc, #56]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005bca:	f000 f821 	bl	8005c10 <HAL_RCC_GetSysClockFreq>
 8005bce:	4601      	mov	r1, r0
 8005bd0:	4b0b      	ldr	r3, [pc, #44]	; (8005c00 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	091b      	lsrs	r3, r3, #4
 8005bd6:	f003 030f 	and.w	r3, r3, #15
 8005bda:	4a0a      	ldr	r2, [pc, #40]	; (8005c04 <HAL_RCC_ClockConfig+0x1c0>)
 8005bdc:	5cd3      	ldrb	r3, [r2, r3]
 8005bde:	fa21 f303 	lsr.w	r3, r1, r3
 8005be2:	4a09      	ldr	r2, [pc, #36]	; (8005c08 <HAL_RCC_ClockConfig+0x1c4>)
 8005be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005be6:	4b09      	ldr	r3, [pc, #36]	; (8005c0c <HAL_RCC_ClockConfig+0x1c8>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7fe f84c 	bl	8003c88 <HAL_InitTick>

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	40023c00 	.word	0x40023c00
 8005c00:	40023800 	.word	0x40023800
 8005c04:	08008d08 	.word	0x08008d08
 8005c08:	20000028 	.word	0x20000028
 8005c0c:	2000002c 	.word	0x2000002c

08005c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c16:	2300      	movs	r3, #0
 8005c18:	607b      	str	r3, [r7, #4]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60fb      	str	r3, [r7, #12]
 8005c1e:	2300      	movs	r3, #0
 8005c20:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c26:	4b63      	ldr	r3, [pc, #396]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f003 030c 	and.w	r3, r3, #12
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d007      	beq.n	8005c42 <HAL_RCC_GetSysClockFreq+0x32>
 8005c32:	2b08      	cmp	r3, #8
 8005c34:	d008      	beq.n	8005c48 <HAL_RCC_GetSysClockFreq+0x38>
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f040 80b4 	bne.w	8005da4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c3c:	4b5e      	ldr	r3, [pc, #376]	; (8005db8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005c3e:	60bb      	str	r3, [r7, #8]
       break;
 8005c40:	e0b3      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c42:	4b5e      	ldr	r3, [pc, #376]	; (8005dbc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005c44:	60bb      	str	r3, [r7, #8]
      break;
 8005c46:	e0b0      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c48:	4b5a      	ldr	r3, [pc, #360]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c50:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c52:	4b58      	ldr	r3, [pc, #352]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d04a      	beq.n	8005cf4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c5e:	4b55      	ldr	r3, [pc, #340]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	099b      	lsrs	r3, r3, #6
 8005c64:	f04f 0400 	mov.w	r4, #0
 8005c68:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c6c:	f04f 0200 	mov.w	r2, #0
 8005c70:	ea03 0501 	and.w	r5, r3, r1
 8005c74:	ea04 0602 	and.w	r6, r4, r2
 8005c78:	4629      	mov	r1, r5
 8005c7a:	4632      	mov	r2, r6
 8005c7c:	f04f 0300 	mov.w	r3, #0
 8005c80:	f04f 0400 	mov.w	r4, #0
 8005c84:	0154      	lsls	r4, r2, #5
 8005c86:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c8a:	014b      	lsls	r3, r1, #5
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	4622      	mov	r2, r4
 8005c90:	1b49      	subs	r1, r1, r5
 8005c92:	eb62 0206 	sbc.w	r2, r2, r6
 8005c96:	f04f 0300 	mov.w	r3, #0
 8005c9a:	f04f 0400 	mov.w	r4, #0
 8005c9e:	0194      	lsls	r4, r2, #6
 8005ca0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ca4:	018b      	lsls	r3, r1, #6
 8005ca6:	1a5b      	subs	r3, r3, r1
 8005ca8:	eb64 0402 	sbc.w	r4, r4, r2
 8005cac:	f04f 0100 	mov.w	r1, #0
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	00e2      	lsls	r2, r4, #3
 8005cb6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005cba:	00d9      	lsls	r1, r3, #3
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	4614      	mov	r4, r2
 8005cc0:	195b      	adds	r3, r3, r5
 8005cc2:	eb44 0406 	adc.w	r4, r4, r6
 8005cc6:	f04f 0100 	mov.w	r1, #0
 8005cca:	f04f 0200 	mov.w	r2, #0
 8005cce:	0262      	lsls	r2, r4, #9
 8005cd0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005cd4:	0259      	lsls	r1, r3, #9
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4614      	mov	r4, r2
 8005cda:	4618      	mov	r0, r3
 8005cdc:	4621      	mov	r1, r4
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f04f 0400 	mov.w	r4, #0
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	4623      	mov	r3, r4
 8005ce8:	f7fa fea0 	bl	8000a2c <__aeabi_uldivmod>
 8005cec:	4603      	mov	r3, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	60fb      	str	r3, [r7, #12]
 8005cf2:	e049      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cf4:	4b2f      	ldr	r3, [pc, #188]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	099b      	lsrs	r3, r3, #6
 8005cfa:	f04f 0400 	mov.w	r4, #0
 8005cfe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005d02:	f04f 0200 	mov.w	r2, #0
 8005d06:	ea03 0501 	and.w	r5, r3, r1
 8005d0a:	ea04 0602 	and.w	r6, r4, r2
 8005d0e:	4629      	mov	r1, r5
 8005d10:	4632      	mov	r2, r6
 8005d12:	f04f 0300 	mov.w	r3, #0
 8005d16:	f04f 0400 	mov.w	r4, #0
 8005d1a:	0154      	lsls	r4, r2, #5
 8005d1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005d20:	014b      	lsls	r3, r1, #5
 8005d22:	4619      	mov	r1, r3
 8005d24:	4622      	mov	r2, r4
 8005d26:	1b49      	subs	r1, r1, r5
 8005d28:	eb62 0206 	sbc.w	r2, r2, r6
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	f04f 0400 	mov.w	r4, #0
 8005d34:	0194      	lsls	r4, r2, #6
 8005d36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005d3a:	018b      	lsls	r3, r1, #6
 8005d3c:	1a5b      	subs	r3, r3, r1
 8005d3e:	eb64 0402 	sbc.w	r4, r4, r2
 8005d42:	f04f 0100 	mov.w	r1, #0
 8005d46:	f04f 0200 	mov.w	r2, #0
 8005d4a:	00e2      	lsls	r2, r4, #3
 8005d4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005d50:	00d9      	lsls	r1, r3, #3
 8005d52:	460b      	mov	r3, r1
 8005d54:	4614      	mov	r4, r2
 8005d56:	195b      	adds	r3, r3, r5
 8005d58:	eb44 0406 	adc.w	r4, r4, r6
 8005d5c:	f04f 0100 	mov.w	r1, #0
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	02a2      	lsls	r2, r4, #10
 8005d66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005d6a:	0299      	lsls	r1, r3, #10
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4614      	mov	r4, r2
 8005d70:	4618      	mov	r0, r3
 8005d72:	4621      	mov	r1, r4
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f04f 0400 	mov.w	r4, #0
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	4623      	mov	r3, r4
 8005d7e:	f7fa fe55 	bl	8000a2c <__aeabi_uldivmod>
 8005d82:	4603      	mov	r3, r0
 8005d84:	460c      	mov	r4, r1
 8005d86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d88:	4b0a      	ldr	r3, [pc, #40]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	0c1b      	lsrs	r3, r3, #16
 8005d8e:	f003 0303 	and.w	r3, r3, #3
 8005d92:	3301      	adds	r3, #1
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da0:	60bb      	str	r3, [r7, #8]
      break;
 8005da2:	e002      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005da4:	4b04      	ldr	r3, [pc, #16]	; (8005db8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005da6:	60bb      	str	r3, [r7, #8]
      break;
 8005da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005daa:	68bb      	ldr	r3, [r7, #8]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005db4:	40023800 	.word	0x40023800
 8005db8:	00f42400 	.word	0x00f42400
 8005dbc:	007a1200 	.word	0x007a1200

08005dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dc4:	4b03      	ldr	r3, [pc, #12]	; (8005dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	20000028 	.word	0x20000028

08005dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ddc:	f7ff fff0 	bl	8005dc0 <HAL_RCC_GetHCLKFreq>
 8005de0:	4601      	mov	r1, r0
 8005de2:	4b05      	ldr	r3, [pc, #20]	; (8005df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	0a9b      	lsrs	r3, r3, #10
 8005de8:	f003 0307 	and.w	r3, r3, #7
 8005dec:	4a03      	ldr	r2, [pc, #12]	; (8005dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dee:	5cd3      	ldrb	r3, [r2, r3]
 8005df0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	40023800 	.word	0x40023800
 8005dfc:	08008d18 	.word	0x08008d18

08005e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e04:	f7ff ffdc 	bl	8005dc0 <HAL_RCC_GetHCLKFreq>
 8005e08:	4601      	mov	r1, r0
 8005e0a:	4b05      	ldr	r3, [pc, #20]	; (8005e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	0b5b      	lsrs	r3, r3, #13
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	4a03      	ldr	r2, [pc, #12]	; (8005e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e16:	5cd3      	ldrb	r3, [r2, r3]
 8005e18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	bd80      	pop	{r7, pc}
 8005e20:	40023800 	.word	0x40023800
 8005e24:	08008d18 	.word	0x08008d18

08005e28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b082      	sub	sp, #8
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e36:	2301      	movs	r3, #1
 8005e38:	e01d      	b.n	8005e76 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d106      	bne.n	8005e54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7fd fd00 	bl	8003854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	3304      	adds	r3, #4
 8005e64:	4619      	mov	r1, r3
 8005e66:	4610      	mov	r0, r2
 8005e68:	f000 fca2 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3708      	adds	r7, #8
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}

08005e7e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b085      	sub	sp, #20
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2202      	movs	r2, #2
 8005e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 0307 	and.w	r3, r3, #7
 8005e98:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2b06      	cmp	r3, #6
 8005e9e:	d007      	beq.n	8005eb0 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005eb8:	2300      	movs	r3, #0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3714      	adds	r7, #20
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b085      	sub	sp, #20
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68da      	ldr	r2, [r3, #12]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2b06      	cmp	r3, #6
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f042 0201 	orr.w	r2, r2, #1
 8005efe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f00:	2300      	movs	r3, #0
}
 8005f02:	4618      	mov	r0, r3
 8005f04:	3714      	adds	r7, #20
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b082      	sub	sp, #8
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d101      	bne.n	8005f20 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e01d      	b.n	8005f5c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d106      	bne.n	8005f3a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 f815 	bl	8005f64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	3304      	adds	r3, #4
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4610      	mov	r0, r2
 8005f4e:	f000 fc2f 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2201      	movs	r2, #1
 8005f88:	6839      	ldr	r1, [r7, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f001 f824 	bl	8006fd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a15      	ldr	r2, [pc, #84]	; (8005fec <HAL_TIM_PWM_Start+0x74>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIM_PWM_Start+0x2c>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a14      	ldr	r2, [pc, #80]	; (8005ff0 <HAL_TIM_PWM_Start+0x78>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_PWM_Start+0x30>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_Start+0x32>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d007      	beq.n	8005fbe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b06      	cmp	r3, #6
 8005fce:	d007      	beq.n	8005fe0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0201 	orr.w	r2, r2, #1
 8005fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40010400 	.word	0x40010400

08005ff4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e01d      	b.n	8006042 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f815 	bl	800604a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	3304      	adds	r3, #4
 8006030:	4619      	mov	r1, r3
 8006032:	4610      	mov	r0, r2
 8006034:	f000 fbbc 	bl	80067b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3708      	adds	r7, #8
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800604a:	b480      	push	{r7}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006052:	bf00      	nop
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
	...

08006060 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b0c      	cmp	r3, #12
 800606e:	d841      	bhi.n	80060f4 <HAL_TIM_IC_Start_IT+0x94>
 8006070:	a201      	add	r2, pc, #4	; (adr r2, 8006078 <HAL_TIM_IC_Start_IT+0x18>)
 8006072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006076:	bf00      	nop
 8006078:	080060ad 	.word	0x080060ad
 800607c:	080060f5 	.word	0x080060f5
 8006080:	080060f5 	.word	0x080060f5
 8006084:	080060f5 	.word	0x080060f5
 8006088:	080060bf 	.word	0x080060bf
 800608c:	080060f5 	.word	0x080060f5
 8006090:	080060f5 	.word	0x080060f5
 8006094:	080060f5 	.word	0x080060f5
 8006098:	080060d1 	.word	0x080060d1
 800609c:	080060f5 	.word	0x080060f5
 80060a0:	080060f5 	.word	0x080060f5
 80060a4:	080060f5 	.word	0x080060f5
 80060a8:	080060e3 	.word	0x080060e3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68da      	ldr	r2, [r3, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0202 	orr.w	r2, r2, #2
 80060ba:	60da      	str	r2, [r3, #12]
      break;
 80060bc:	e01b      	b.n	80060f6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68da      	ldr	r2, [r3, #12]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0204 	orr.w	r2, r2, #4
 80060cc:	60da      	str	r2, [r3, #12]
      break;
 80060ce:	e012      	b.n	80060f6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68da      	ldr	r2, [r3, #12]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0208 	orr.w	r2, r2, #8
 80060de:	60da      	str	r2, [r3, #12]
      break;
 80060e0:	e009      	b.n	80060f6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0210 	orr.w	r2, r2, #16
 80060f0:	60da      	str	r2, [r3, #12]
      break;
 80060f2:	e000      	b.n	80060f6 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80060f4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2201      	movs	r2, #1
 80060fc:	6839      	ldr	r1, [r7, #0]
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 ff6a 	bl	8006fd8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 0307 	and.w	r3, r3, #7
 800610e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2b06      	cmp	r3, #6
 8006114:	d007      	beq.n	8006126 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f042 0201 	orr.w	r2, r2, #1
 8006124:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	4618      	mov	r0, r3
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b02      	cmp	r3, #2
 8006144:	d122      	bne.n	800618c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b02      	cmp	r3, #2
 8006152:	d11b      	bne.n	800618c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f06f 0202 	mvn.w	r2, #2
 800615c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d003      	beq.n	800617a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fb fcf2 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8006178:	e005      	b.n	8006186 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 faf9 	bl	8006772 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 fb00 	bl	8006786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f003 0304 	and.w	r3, r3, #4
 8006196:	2b04      	cmp	r3, #4
 8006198:	d122      	bne.n	80061e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0304 	and.w	r3, r3, #4
 80061a4:	2b04      	cmp	r3, #4
 80061a6:	d11b      	bne.n	80061e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0204 	mvn.w	r2, #4
 80061b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2202      	movs	r2, #2
 80061b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fb fcc8 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 80061cc:	e005      	b.n	80061da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 facf 	bl	8006772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fad6 	bl	8006786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	f003 0308 	and.w	r3, r3, #8
 80061ea:	2b08      	cmp	r3, #8
 80061ec:	d122      	bne.n	8006234 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d11b      	bne.n	8006234 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f06f 0208 	mvn.w	r2, #8
 8006204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2204      	movs	r2, #4
 800620a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69db      	ldr	r3, [r3, #28]
 8006212:	f003 0303 	and.w	r3, r3, #3
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fc9e 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8006220:	e005      	b.n	800622e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 faa5 	bl	8006772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 faac 	bl	8006786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b10      	cmp	r3, #16
 8006240:	d122      	bne.n	8006288 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f003 0310 	and.w	r3, r3, #16
 800624c:	2b10      	cmp	r3, #16
 800624e:	d11b      	bne.n	8006288 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f06f 0210 	mvn.w	r2, #16
 8006258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2208      	movs	r2, #8
 800625e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7fb fc74 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8006274:	e005      	b.n	8006282 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fa7b 	bl	8006772 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 fa82 	bl	8006786 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	2b01      	cmp	r3, #1
 8006294:	d10e      	bne.n	80062b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d107      	bne.n	80062b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f06f 0201 	mvn.w	r2, #1
 80062ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fb fc3a 	bl	8001b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062be:	2b80      	cmp	r3, #128	; 0x80
 80062c0:	d10e      	bne.n	80062e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062cc:	2b80      	cmp	r3, #128	; 0x80
 80062ce:	d107      	bne.n	80062e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 ff28 	bl	8007130 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ea:	2b40      	cmp	r3, #64	; 0x40
 80062ec:	d10e      	bne.n	800630c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f8:	2b40      	cmp	r3, #64	; 0x40
 80062fa:	d107      	bne.n	800630c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 fa47 	bl	800679a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b20      	cmp	r3, #32
 8006318:	d10e      	bne.n	8006338 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	f003 0320 	and.w	r3, r3, #32
 8006324:	2b20      	cmp	r3, #32
 8006326:	d107      	bne.n	8006338 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f06f 0220 	mvn.w	r2, #32
 8006330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fef2 	bl	800711c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006338:	bf00      	nop
 800633a:	3708      	adds	r7, #8
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b084      	sub	sp, #16
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006352:	2b01      	cmp	r3, #1
 8006354:	d101      	bne.n	800635a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006356:	2302      	movs	r3, #2
 8006358:	e08a      	b.n	8006470 <HAL_TIM_IC_ConfigChannel+0x130>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2202      	movs	r2, #2
 8006366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d11b      	bne.n	80063a8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	6819      	ldr	r1, [r3, #0]
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	f000 fc66 	bl	8006c50 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	699a      	ldr	r2, [r3, #24]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 020c 	bic.w	r2, r2, #12
 8006392:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6999      	ldr	r1, [r3, #24]
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	689a      	ldr	r2, [r3, #8]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	619a      	str	r2, [r3, #24]
 80063a6:	e05a      	b.n	800645e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b04      	cmp	r3, #4
 80063ac:	d11c      	bne.n	80063e8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6818      	ldr	r0, [r3, #0]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	6819      	ldr	r1, [r3, #0]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	f000 fcea 	bl	8006d96 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	699a      	ldr	r2, [r3, #24]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80063d0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6999      	ldr	r1, [r3, #24]
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	021a      	lsls	r2, r3, #8
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	619a      	str	r2, [r3, #24]
 80063e6:	e03a      	b.n	800645e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d11b      	bne.n	8006426 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6818      	ldr	r0, [r3, #0]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	6819      	ldr	r1, [r3, #0]
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	f000 fd37 	bl	8006e70 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69da      	ldr	r2, [r3, #28]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f022 020c 	bic.w	r2, r2, #12
 8006410:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69d9      	ldr	r1, [r3, #28]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	430a      	orrs	r2, r1
 8006422:	61da      	str	r2, [r3, #28]
 8006424:	e01b      	b.n	800645e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	6819      	ldr	r1, [r3, #0]
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	685a      	ldr	r2, [r3, #4]
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f000 fd57 	bl	8006ee8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	69da      	ldr	r2, [r3, #28]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006448:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	69d9      	ldr	r1, [r3, #28]
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	021a      	lsls	r2, r3, #8
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	430a      	orrs	r2, r1
 800645c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800648a:	2b01      	cmp	r3, #1
 800648c:	d101      	bne.n	8006492 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800648e:	2302      	movs	r3, #2
 8006490:	e0b4      	b.n	80065fc <HAL_TIM_PWM_ConfigChannel+0x184>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2202      	movs	r2, #2
 800649e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2b0c      	cmp	r3, #12
 80064a6:	f200 809f 	bhi.w	80065e8 <HAL_TIM_PWM_ConfigChannel+0x170>
 80064aa:	a201      	add	r2, pc, #4	; (adr r2, 80064b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80064ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b0:	080064e5 	.word	0x080064e5
 80064b4:	080065e9 	.word	0x080065e9
 80064b8:	080065e9 	.word	0x080065e9
 80064bc:	080065e9 	.word	0x080065e9
 80064c0:	08006525 	.word	0x08006525
 80064c4:	080065e9 	.word	0x080065e9
 80064c8:	080065e9 	.word	0x080065e9
 80064cc:	080065e9 	.word	0x080065e9
 80064d0:	08006567 	.word	0x08006567
 80064d4:	080065e9 	.word	0x080065e9
 80064d8:	080065e9 	.word	0x080065e9
 80064dc:	080065e9 	.word	0x080065e9
 80064e0:	080065a7 	.word	0x080065a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68b9      	ldr	r1, [r7, #8]
 80064ea:	4618      	mov	r0, r3
 80064ec:	f000 fa00 	bl	80068f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699a      	ldr	r2, [r3, #24]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f042 0208 	orr.w	r2, r2, #8
 80064fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	699a      	ldr	r2, [r3, #24]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0204 	bic.w	r2, r2, #4
 800650e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6999      	ldr	r1, [r3, #24]
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	691a      	ldr	r2, [r3, #16]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	619a      	str	r2, [r3, #24]
      break;
 8006522:	e062      	b.n	80065ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68b9      	ldr	r1, [r7, #8]
 800652a:	4618      	mov	r0, r3
 800652c:	f000 fa50 	bl	80069d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699a      	ldr	r2, [r3, #24]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800653e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	699a      	ldr	r2, [r3, #24]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800654e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6999      	ldr	r1, [r3, #24]
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	021a      	lsls	r2, r3, #8
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	619a      	str	r2, [r3, #24]
      break;
 8006564:	e041      	b.n	80065ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68b9      	ldr	r1, [r7, #8]
 800656c:	4618      	mov	r0, r3
 800656e:	f000 faa5 	bl	8006abc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	69da      	ldr	r2, [r3, #28]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0208 	orr.w	r2, r2, #8
 8006580:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	69da      	ldr	r2, [r3, #28]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f022 0204 	bic.w	r2, r2, #4
 8006590:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	69d9      	ldr	r1, [r3, #28]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	691a      	ldr	r2, [r3, #16]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	61da      	str	r2, [r3, #28]
      break;
 80065a4:	e021      	b.n	80065ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68b9      	ldr	r1, [r7, #8]
 80065ac:	4618      	mov	r0, r3
 80065ae:	f000 faf9 	bl	8006ba4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	69da      	ldr	r2, [r3, #28]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69da      	ldr	r2, [r3, #28]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	69d9      	ldr	r1, [r3, #28]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	021a      	lsls	r2, r3, #8
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	61da      	str	r2, [r3, #28]
      break;
 80065e6:	e000      	b.n	80065ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80065e8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_TIM_ConfigClockSource+0x18>
 8006618:	2302      	movs	r3, #2
 800661a:	e0a6      	b.n	800676a <HAL_TIM_ConfigClockSource+0x166>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800663a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006642:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68fa      	ldr	r2, [r7, #12]
 800664a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2b40      	cmp	r3, #64	; 0x40
 8006652:	d067      	beq.n	8006724 <HAL_TIM_ConfigClockSource+0x120>
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d80b      	bhi.n	8006670 <HAL_TIM_ConfigClockSource+0x6c>
 8006658:	2b10      	cmp	r3, #16
 800665a:	d073      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0x140>
 800665c:	2b10      	cmp	r3, #16
 800665e:	d802      	bhi.n	8006666 <HAL_TIM_ConfigClockSource+0x62>
 8006660:	2b00      	cmp	r3, #0
 8006662:	d06f      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006664:	e078      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006666:	2b20      	cmp	r3, #32
 8006668:	d06c      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0x140>
 800666a:	2b30      	cmp	r3, #48	; 0x30
 800666c:	d06a      	beq.n	8006744 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800666e:	e073      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006670:	2b70      	cmp	r3, #112	; 0x70
 8006672:	d00d      	beq.n	8006690 <HAL_TIM_ConfigClockSource+0x8c>
 8006674:	2b70      	cmp	r3, #112	; 0x70
 8006676:	d804      	bhi.n	8006682 <HAL_TIM_ConfigClockSource+0x7e>
 8006678:	2b50      	cmp	r3, #80	; 0x50
 800667a:	d033      	beq.n	80066e4 <HAL_TIM_ConfigClockSource+0xe0>
 800667c:	2b60      	cmp	r3, #96	; 0x60
 800667e:	d041      	beq.n	8006704 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006680:	e06a      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006686:	d066      	beq.n	8006756 <HAL_TIM_ConfigClockSource+0x152>
 8006688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800668c:	d017      	beq.n	80066be <HAL_TIM_ConfigClockSource+0xba>
      break;
 800668e:	e063      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6818      	ldr	r0, [r3, #0]
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	6899      	ldr	r1, [r3, #8]
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	685a      	ldr	r2, [r3, #4]
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f000 fc7a 	bl	8006f98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80066b2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	609a      	str	r2, [r3, #8]
      break;
 80066bc:	e04c      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6818      	ldr	r0, [r3, #0]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	6899      	ldr	r1, [r3, #8]
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f000 fc63 	bl	8006f98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066e0:	609a      	str	r2, [r3, #8]
      break;
 80066e2:	e039      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6818      	ldr	r0, [r3, #0]
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	6859      	ldr	r1, [r3, #4]
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	461a      	mov	r2, r3
 80066f2:	f000 fb21 	bl	8006d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2150      	movs	r1, #80	; 0x50
 80066fc:	4618      	mov	r0, r3
 80066fe:	f000 fc30 	bl	8006f62 <TIM_ITRx_SetConfig>
      break;
 8006702:	e029      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6818      	ldr	r0, [r3, #0]
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	6859      	ldr	r1, [r3, #4]
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	461a      	mov	r2, r3
 8006712:	f000 fb7d 	bl	8006e10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2160      	movs	r1, #96	; 0x60
 800671c:	4618      	mov	r0, r3
 800671e:	f000 fc20 	bl	8006f62 <TIM_ITRx_SetConfig>
      break;
 8006722:	e019      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6818      	ldr	r0, [r3, #0]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	6859      	ldr	r1, [r3, #4]
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	461a      	mov	r2, r3
 8006732:	f000 fb01 	bl	8006d38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2140      	movs	r1, #64	; 0x40
 800673c:	4618      	mov	r0, r3
 800673e:	f000 fc10 	bl	8006f62 <TIM_ITRx_SetConfig>
      break;
 8006742:	e009      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4619      	mov	r1, r3
 800674e:	4610      	mov	r0, r2
 8006750:	f000 fc07 	bl	8006f62 <TIM_ITRx_SetConfig>
      break;
 8006754:	e000      	b.n	8006758 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3710      	adds	r7, #16
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800677a:	bf00      	nop
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006786:	b480      	push	{r7}
 8006788:	b083      	sub	sp, #12
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800678e:	bf00      	nop
 8006790:	370c      	adds	r7, #12
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr

0800679a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067a2:	bf00      	nop
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
	...

080067b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a40      	ldr	r2, [pc, #256]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d013      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ce:	d00f      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a3d      	ldr	r2, [pc, #244]	; (80068c8 <TIM_Base_SetConfig+0x118>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00b      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a3c      	ldr	r2, [pc, #240]	; (80068cc <TIM_Base_SetConfig+0x11c>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d007      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a3b      	ldr	r2, [pc, #236]	; (80068d0 <TIM_Base_SetConfig+0x120>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d003      	beq.n	80067f0 <TIM_Base_SetConfig+0x40>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a3a      	ldr	r2, [pc, #232]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d108      	bne.n	8006802 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	4313      	orrs	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a2f      	ldr	r2, [pc, #188]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d02b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006810:	d027      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a2c      	ldr	r2, [pc, #176]	; (80068c8 <TIM_Base_SetConfig+0x118>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d023      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a2b      	ldr	r2, [pc, #172]	; (80068cc <TIM_Base_SetConfig+0x11c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d01f      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a2a      	ldr	r2, [pc, #168]	; (80068d0 <TIM_Base_SetConfig+0x120>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d01b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a29      	ldr	r2, [pc, #164]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d017      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a28      	ldr	r2, [pc, #160]	; (80068d8 <TIM_Base_SetConfig+0x128>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d013      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a27      	ldr	r2, [pc, #156]	; (80068dc <TIM_Base_SetConfig+0x12c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d00f      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a26      	ldr	r2, [pc, #152]	; (80068e0 <TIM_Base_SetConfig+0x130>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d00b      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a25      	ldr	r2, [pc, #148]	; (80068e4 <TIM_Base_SetConfig+0x134>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d007      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a24      	ldr	r2, [pc, #144]	; (80068e8 <TIM_Base_SetConfig+0x138>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d003      	beq.n	8006862 <TIM_Base_SetConfig+0xb2>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a23      	ldr	r2, [pc, #140]	; (80068ec <TIM_Base_SetConfig+0x13c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d108      	bne.n	8006874 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	4313      	orrs	r3, r2
 8006872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	68fa      	ldr	r2, [r7, #12]
 8006886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689a      	ldr	r2, [r3, #8]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a0a      	ldr	r2, [pc, #40]	; (80068c4 <TIM_Base_SetConfig+0x114>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d003      	beq.n	80068a8 <TIM_Base_SetConfig+0xf8>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a0c      	ldr	r2, [pc, #48]	; (80068d4 <TIM_Base_SetConfig+0x124>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d103      	bne.n	80068b0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	691a      	ldr	r2, [r3, #16]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	615a      	str	r2, [r3, #20]
}
 80068b6:	bf00      	nop
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	40010000 	.word	0x40010000
 80068c8:	40000400 	.word	0x40000400
 80068cc:	40000800 	.word	0x40000800
 80068d0:	40000c00 	.word	0x40000c00
 80068d4:	40010400 	.word	0x40010400
 80068d8:	40014000 	.word	0x40014000
 80068dc:	40014400 	.word	0x40014400
 80068e0:	40014800 	.word	0x40014800
 80068e4:	40001800 	.word	0x40001800
 80068e8:	40001c00 	.word	0x40001c00
 80068ec:	40002000 	.word	0x40002000

080068f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f023 0201 	bic.w	r2, r3, #1
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800691e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f023 0303 	bic.w	r3, r3, #3
 8006926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	4313      	orrs	r3, r2
 8006930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f023 0302 	bic.w	r3, r3, #2
 8006938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	697a      	ldr	r2, [r7, #20]
 8006940:	4313      	orrs	r3, r2
 8006942:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a20      	ldr	r2, [pc, #128]	; (80069c8 <TIM_OC1_SetConfig+0xd8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d003      	beq.n	8006954 <TIM_OC1_SetConfig+0x64>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a1f      	ldr	r2, [pc, #124]	; (80069cc <TIM_OC1_SetConfig+0xdc>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d10c      	bne.n	800696e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f023 0308 	bic.w	r3, r3, #8
 800695a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f023 0304 	bic.w	r3, r3, #4
 800696c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a15      	ldr	r2, [pc, #84]	; (80069c8 <TIM_OC1_SetConfig+0xd8>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_OC1_SetConfig+0x8e>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a14      	ldr	r2, [pc, #80]	; (80069cc <TIM_OC1_SetConfig+0xdc>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d111      	bne.n	80069a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40010400 	.word	0x40010400

080069d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b087      	sub	sp, #28
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	f023 0210 	bic.w	r2, r3, #16
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	021b      	lsls	r3, r3, #8
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0320 	bic.w	r3, r3, #32
 8006a1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	011b      	lsls	r3, r3, #4
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a22      	ldr	r2, [pc, #136]	; (8006ab4 <TIM_OC2_SetConfig+0xe4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d003      	beq.n	8006a38 <TIM_OC2_SetConfig+0x68>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a21      	ldr	r2, [pc, #132]	; (8006ab8 <TIM_OC2_SetConfig+0xe8>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d10d      	bne.n	8006a54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	011b      	lsls	r3, r3, #4
 8006a46:	697a      	ldr	r2, [r7, #20]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a17      	ldr	r2, [pc, #92]	; (8006ab4 <TIM_OC2_SetConfig+0xe4>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_OC2_SetConfig+0x94>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a16      	ldr	r2, [pc, #88]	; (8006ab8 <TIM_OC2_SetConfig+0xe8>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d113      	bne.n	8006a8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	695b      	ldr	r3, [r3, #20]
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	009b      	lsls	r3, r3, #2
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	621a      	str	r2, [r3, #32]
}
 8006aa6:	bf00      	nop
 8006aa8:	371c      	adds	r7, #28
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	40010000 	.word	0x40010000
 8006ab8:	40010400 	.word	0x40010400

08006abc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f023 0303 	bic.w	r3, r3, #3
 8006af2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	021b      	lsls	r3, r3, #8
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a21      	ldr	r2, [pc, #132]	; (8006b9c <TIM_OC3_SetConfig+0xe0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d003      	beq.n	8006b22 <TIM_OC3_SetConfig+0x66>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a20      	ldr	r2, [pc, #128]	; (8006ba0 <TIM_OC3_SetConfig+0xe4>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d10d      	bne.n	8006b3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	021b      	lsls	r3, r3, #8
 8006b30:	697a      	ldr	r2, [r7, #20]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a16      	ldr	r2, [pc, #88]	; (8006b9c <TIM_OC3_SetConfig+0xe0>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d003      	beq.n	8006b4e <TIM_OC3_SetConfig+0x92>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a15      	ldr	r2, [pc, #84]	; (8006ba0 <TIM_OC3_SetConfig+0xe4>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d113      	bne.n	8006b76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	621a      	str	r2, [r3, #32]
}
 8006b90:	bf00      	nop
 8006b92:	371c      	adds	r7, #28
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	40010000 	.word	0x40010000
 8006ba0:	40010400 	.word	0x40010400

08006ba4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	021b      	lsls	r3, r3, #8
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	031b      	lsls	r3, r3, #12
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a12      	ldr	r2, [pc, #72]	; (8006c48 <TIM_OC4_SetConfig+0xa4>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d003      	beq.n	8006c0c <TIM_OC4_SetConfig+0x68>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a11      	ldr	r2, [pc, #68]	; (8006c4c <TIM_OC4_SetConfig+0xa8>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d109      	bne.n	8006c20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	019b      	lsls	r3, r3, #6
 8006c1a:	697a      	ldr	r2, [r7, #20]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	697a      	ldr	r2, [r7, #20]
 8006c24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	621a      	str	r2, [r3, #32]
}
 8006c3a:	bf00      	nop
 8006c3c:	371c      	adds	r7, #28
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	40010000 	.word	0x40010000
 8006c4c:	40010400 	.word	0x40010400

08006c50 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	607a      	str	r2, [r7, #4]
 8006c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6a1b      	ldr	r3, [r3, #32]
 8006c62:	f023 0201 	bic.w	r2, r3, #1
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6a1b      	ldr	r3, [r3, #32]
 8006c74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4a28      	ldr	r2, [pc, #160]	; (8006d1c <TIM_TI1_SetConfig+0xcc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d01b      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c84:	d017      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4a25      	ldr	r2, [pc, #148]	; (8006d20 <TIM_TI1_SetConfig+0xd0>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d013      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a24      	ldr	r2, [pc, #144]	; (8006d24 <TIM_TI1_SetConfig+0xd4>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d00f      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	4a23      	ldr	r2, [pc, #140]	; (8006d28 <TIM_TI1_SetConfig+0xd8>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00b      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	4a22      	ldr	r2, [pc, #136]	; (8006d2c <TIM_TI1_SetConfig+0xdc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d007      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4a21      	ldr	r2, [pc, #132]	; (8006d30 <TIM_TI1_SetConfig+0xe0>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d003      	beq.n	8006cb6 <TIM_TI1_SetConfig+0x66>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <TIM_TI1_SetConfig+0xe4>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d101      	bne.n	8006cba <TIM_TI1_SetConfig+0x6a>
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e000      	b.n	8006cbc <TIM_TI1_SetConfig+0x6c>
 8006cba:	2300      	movs	r3, #0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d008      	beq.n	8006cd2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f023 0303 	bic.w	r3, r3, #3
 8006cc6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	617b      	str	r3, [r7, #20]
 8006cd0:	e003      	b.n	8006cda <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f043 0301 	orr.w	r3, r3, #1
 8006cd8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ce0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	011b      	lsls	r3, r3, #4
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f023 030a 	bic.w	r3, r3, #10
 8006cf4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	f003 030a 	and.w	r3, r3, #10
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	697a      	ldr	r2, [r7, #20]
 8006d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	693a      	ldr	r2, [r7, #16]
 8006d0c:	621a      	str	r2, [r3, #32]
}
 8006d0e:	bf00      	nop
 8006d10:	371c      	adds	r7, #28
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	40010000 	.word	0x40010000
 8006d20:	40000400 	.word	0x40000400
 8006d24:	40000800 	.word	0x40000800
 8006d28:	40000c00 	.word	0x40000c00
 8006d2c:	40010400 	.word	0x40010400
 8006d30:	40014000 	.word	0x40014000
 8006d34:	40001800 	.word	0x40001800

08006d38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b087      	sub	sp, #28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a1b      	ldr	r3, [r3, #32]
 8006d48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	f023 0201 	bic.w	r2, r3, #1
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f023 030a 	bic.w	r3, r3, #10
 8006d74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d76:	697a      	ldr	r2, [r7, #20]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	621a      	str	r2, [r3, #32]
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b087      	sub	sp, #28
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	60f8      	str	r0, [r7, #12]
 8006d9e:	60b9      	str	r1, [r7, #8]
 8006da0:	607a      	str	r2, [r7, #4]
 8006da2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6a1b      	ldr	r3, [r3, #32]
 8006da8:	f023 0210 	bic.w	r2, r3, #16
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6a1b      	ldr	r3, [r3, #32]
 8006dba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	021b      	lsls	r3, r3, #8
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	031b      	lsls	r3, r3, #12
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006de8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	011b      	lsls	r3, r3, #4
 8006dee:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	621a      	str	r2, [r3, #32]
}
 8006e04:	bf00      	nop
 8006e06:	371c      	adds	r7, #28
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b087      	sub	sp, #28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f023 0210 	bic.w	r2, r3, #16
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	699b      	ldr	r3, [r3, #24]
 8006e2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	031b      	lsls	r3, r3, #12
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	011b      	lsls	r3, r3, #4
 8006e52:	693a      	ldr	r2, [r7, #16]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	621a      	str	r2, [r3, #32]
}
 8006e64:	bf00      	nop
 8006e66:	371c      	adds	r7, #28
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
 8006e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6a1b      	ldr	r3, [r3, #32]
 8006e82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6a1b      	ldr	r3, [r3, #32]
 8006e94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f023 0303 	bic.w	r3, r3, #3
 8006e9c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	011b      	lsls	r3, r3, #4
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006ec0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	021b      	lsls	r3, r3, #8
 8006ec6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	621a      	str	r2, [r3, #32]
}
 8006edc:	bf00      	nop
 8006ede:	371c      	adds	r7, #28
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b087      	sub	sp, #28
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
 8006ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	69db      	ldr	r3, [r3, #28]
 8006f06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f14:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	021b      	lsls	r3, r3, #8
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006f20:	697b      	ldr	r3, [r7, #20]
 8006f22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f26:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	031b      	lsls	r3, r3, #12
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006f3a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	031b      	lsls	r3, r3, #12
 8006f40:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	621a      	str	r2, [r3, #32]
}
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b085      	sub	sp, #20
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f7a:	683a      	ldr	r2, [r7, #0]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	f043 0307 	orr.w	r3, r3, #7
 8006f84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	609a      	str	r2, [r3, #8]
}
 8006f8c:	bf00      	nop
 8006f8e:	3714      	adds	r7, #20
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	60f8      	str	r0, [r7, #12]
 8006fa0:	60b9      	str	r1, [r7, #8]
 8006fa2:	607a      	str	r2, [r7, #4]
 8006fa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	021a      	lsls	r2, r3, #8
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	431a      	orrs	r2, r3
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	697a      	ldr	r2, [r7, #20]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	609a      	str	r2, [r3, #8]
}
 8006fcc:	bf00      	nop
 8006fce:	371c      	adds	r7, #28
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	f003 031f 	and.w	r3, r3, #31
 8006fea:	2201      	movs	r2, #1
 8006fec:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6a1a      	ldr	r2, [r3, #32]
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	43db      	mvns	r3, r3
 8006ffa:	401a      	ands	r2, r3
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a1a      	ldr	r2, [r3, #32]
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 031f 	and.w	r3, r3, #31
 800700a:	6879      	ldr	r1, [r7, #4]
 800700c:	fa01 f303 	lsl.w	r3, r1, r3
 8007010:	431a      	orrs	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	621a      	str	r2, [r3, #32]
}
 8007016:	bf00      	nop
 8007018:	371c      	adds	r7, #28
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
	...

08007024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007034:	2b01      	cmp	r3, #1
 8007036:	d101      	bne.n	800703c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007038:	2302      	movs	r3, #2
 800703a:	e05a      	b.n	80070f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007062:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	4313      	orrs	r3, r2
 800706c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a21      	ldr	r2, [pc, #132]	; (8007100 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d022      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007088:	d01d      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1d      	ldr	r2, [pc, #116]	; (8007104 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d018      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d013      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a1a      	ldr	r2, [pc, #104]	; (800710c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d00e      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a18      	ldr	r2, [pc, #96]	; (8007110 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d009      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a17      	ldr	r2, [pc, #92]	; (8007114 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d004      	beq.n	80070c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a15      	ldr	r2, [pc, #84]	; (8007118 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d10c      	bne.n	80070e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	68ba      	ldr	r2, [r7, #8]
 80070d4:	4313      	orrs	r3, r2
 80070d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3714      	adds	r7, #20
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	40010000 	.word	0x40010000
 8007104:	40000400 	.word	0x40000400
 8007108:	40000800 	.word	0x40000800
 800710c:	40000c00 	.word	0x40000c00
 8007110:	40010400 	.word	0x40010400
 8007114:	40014000 	.word	0x40014000
 8007118:	40001800 	.word	0x40001800

0800711c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e03f      	b.n	80071d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d106      	bne.n	8007170 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7fc fcf0 	bl	8003b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2224      	movs	r2, #36	; 0x24
 8007174:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68da      	ldr	r2, [r3, #12]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007186:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 faf9 	bl	8007780 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	691a      	ldr	r2, [r3, #16]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800719c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	695a      	ldr	r2, [r3, #20]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68da      	ldr	r2, [r3, #12]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2220      	movs	r2, #32
 80071c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2220      	movs	r2, #32
 80071d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071de:	b480      	push	{r7}
 80071e0:	b085      	sub	sp, #20
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	60f8      	str	r0, [r7, #12]
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	4613      	mov	r3, r2
 80071ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	2b20      	cmp	r3, #32
 80071f6:	d130      	bne.n	800725a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <HAL_UART_Transmit_IT+0x26>
 80071fe:	88fb      	ldrh	r3, [r7, #6]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e029      	b.n	800725c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800720e:	2b01      	cmp	r3, #1
 8007210:	d101      	bne.n	8007216 <HAL_UART_Transmit_IT+0x38>
 8007212:	2302      	movs	r3, #2
 8007214:	e022      	b.n	800725c <HAL_UART_Transmit_IT+0x7e>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2201      	movs	r2, #1
 800721a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	88fa      	ldrh	r2, [r7, #6]
 8007228:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	88fa      	ldrh	r2, [r7, #6]
 800722e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2221      	movs	r2, #33	; 0x21
 800723a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	68da      	ldr	r2, [r3, #12]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007254:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	e000      	b.n	800725c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800725a:	2302      	movs	r3, #2
  }
}
 800725c:	4618      	mov	r0, r3
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr

08007268 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	4613      	mov	r3, r2
 8007274:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800727c:	b2db      	uxtb	r3, r3
 800727e:	2b20      	cmp	r3, #32
 8007280:	d140      	bne.n	8007304 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <HAL_UART_Receive_IT+0x26>
 8007288:	88fb      	ldrh	r3, [r7, #6]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e039      	b.n	8007306 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007298:	2b01      	cmp	r3, #1
 800729a:	d101      	bne.n	80072a0 <HAL_UART_Receive_IT+0x38>
 800729c:	2302      	movs	r3, #2
 800729e:	e032      	b.n	8007306 <HAL_UART_Receive_IT+0x9e>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	88fa      	ldrh	r2, [r7, #6]
 80072b2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2222      	movs	r2, #34	; 0x22
 80072c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68da      	ldr	r2, [r3, #12]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072de:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695a      	ldr	r2, [r3, #20]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0201 	orr.w	r2, r2, #1
 80072ee:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68da      	ldr	r2, [r3, #12]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f042 0220 	orr.w	r2, r2, #32
 80072fe:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007300:	2300      	movs	r3, #0
 8007302:	e000      	b.n	8007306 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007304:	2302      	movs	r3, #2
  }
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
	...

08007314 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b088      	sub	sp, #32
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	695b      	ldr	r3, [r3, #20]
 8007332:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007334:	2300      	movs	r3, #0
 8007336:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007338:	2300      	movs	r3, #0
 800733a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	f003 030f 	and.w	r3, r3, #15
 8007342:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10d      	bne.n	8007366 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	f003 0320 	and.w	r3, r3, #32
 8007350:	2b00      	cmp	r3, #0
 8007352:	d008      	beq.n	8007366 <HAL_UART_IRQHandler+0x52>
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	f003 0320 	and.w	r3, r3, #32
 800735a:	2b00      	cmp	r3, #0
 800735c:	d003      	beq.n	8007366 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f98c 	bl	800767c <UART_Receive_IT>
      return;
 8007364:	e0d1      	b.n	800750a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	2b00      	cmp	r3, #0
 800736a:	f000 80b0 	beq.w	80074ce <HAL_UART_IRQHandler+0x1ba>
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d105      	bne.n	8007384 <HAL_UART_IRQHandler+0x70>
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800737e:	2b00      	cmp	r3, #0
 8007380:	f000 80a5 	beq.w	80074ce <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <HAL_UART_IRQHandler+0x90>
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800739c:	f043 0201 	orr.w	r2, r3, #1
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	f003 0304 	and.w	r3, r3, #4
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <HAL_UART_IRQHandler+0xb0>
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	f003 0301 	and.w	r3, r3, #1
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d005      	beq.n	80073c4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073bc:	f043 0202 	orr.w	r2, r3, #2
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	f003 0302 	and.w	r3, r3, #2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <HAL_UART_IRQHandler+0xd0>
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d005      	beq.n	80073e4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073dc:	f043 0204 	orr.w	r2, r3, #4
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	f003 0308 	and.w	r3, r3, #8
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00f      	beq.n	800740e <HAL_UART_IRQHandler+0xfa>
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	f003 0320 	and.w	r3, r3, #32
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d104      	bne.n	8007402 <HAL_UART_IRQHandler+0xee>
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f003 0301 	and.w	r3, r3, #1
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d005      	beq.n	800740e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007406:	f043 0208 	orr.w	r2, r3, #8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007412:	2b00      	cmp	r3, #0
 8007414:	d078      	beq.n	8007508 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	f003 0320 	and.w	r3, r3, #32
 800741c:	2b00      	cmp	r3, #0
 800741e:	d007      	beq.n	8007430 <HAL_UART_IRQHandler+0x11c>
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	f003 0320 	and.w	r3, r3, #32
 8007426:	2b00      	cmp	r3, #0
 8007428:	d002      	beq.n	8007430 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f926 	bl	800767c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743a:	2b40      	cmp	r3, #64	; 0x40
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800744a:	f003 0308 	and.w	r3, r3, #8
 800744e:	2b00      	cmp	r3, #0
 8007450:	d102      	bne.n	8007458 <HAL_UART_IRQHandler+0x144>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d031      	beq.n	80074bc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f86f 	bl	800753c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	d123      	bne.n	80074b4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800747a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007480:	2b00      	cmp	r3, #0
 8007482:	d013      	beq.n	80074ac <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007488:	4a21      	ldr	r2, [pc, #132]	; (8007510 <HAL_UART_IRQHandler+0x1fc>)
 800748a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007490:	4618      	mov	r0, r3
 8007492:	f7fc fdeb 	bl	800406c <HAL_DMA_Abort_IT>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d016      	beq.n	80074ca <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80074a6:	4610      	mov	r0, r2
 80074a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074aa:	e00e      	b.n	80074ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f83b 	bl	8007528 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074b2:	e00a      	b.n	80074ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f837 	bl	8007528 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ba:	e006      	b.n	80074ca <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f000 f833 	bl	8007528 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80074c8:	e01e      	b.n	8007508 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ca:	bf00      	nop
    return;
 80074cc:	e01c      	b.n	8007508 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d008      	beq.n	80074ea <HAL_UART_IRQHandler+0x1d6>
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f85c 	bl	80075a0 <UART_Transmit_IT>
    return;
 80074e8:	e00f      	b.n	800750a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00a      	beq.n	800750a <HAL_UART_IRQHandler+0x1f6>
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d005      	beq.n	800750a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f8a4 	bl	800764c <UART_EndTransmit_IT>
    return;
 8007504:	bf00      	nop
 8007506:	e000      	b.n	800750a <HAL_UART_IRQHandler+0x1f6>
    return;
 8007508:	bf00      	nop
  }
}
 800750a:	3720      	adds	r7, #32
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	08007579 	.word	0x08007579

08007514 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr

0800753c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68da      	ldr	r2, [r3, #12]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007552:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	695a      	ldr	r2, [r3, #20]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f022 0201 	bic.w	r2, r2, #1
 8007562:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2220      	movs	r2, #32
 8007568:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007584:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2200      	movs	r2, #0
 800758a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f7ff ffc8 	bl	8007528 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007598:	bf00      	nop
 800759a:	3710      	adds	r7, #16
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b21      	cmp	r3, #33	; 0x21
 80075b2:	d144      	bne.n	800763e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075bc:	d11a      	bne.n	80075f4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a1b      	ldr	r3, [r3, #32]
 80075c2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	881b      	ldrh	r3, [r3, #0]
 80075c8:	461a      	mov	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075d2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d105      	bne.n	80075e8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a1b      	ldr	r3, [r3, #32]
 80075e0:	1c9a      	adds	r2, r3, #2
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	621a      	str	r2, [r3, #32]
 80075e6:	e00e      	b.n	8007606 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	1c5a      	adds	r2, r3, #1
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	621a      	str	r2, [r3, #32]
 80075f2:	e008      	b.n	8007606 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	1c59      	adds	r1, r3, #1
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	6211      	str	r1, [r2, #32]
 80075fe:	781a      	ldrb	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800760a:	b29b      	uxth	r3, r3
 800760c:	3b01      	subs	r3, #1
 800760e:	b29b      	uxth	r3, r3
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	4619      	mov	r1, r3
 8007614:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007616:	2b00      	cmp	r3, #0
 8007618:	d10f      	bne.n	800763a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68da      	ldr	r2, [r3, #12]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007628:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68da      	ldr	r2, [r3, #12]
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007638:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	e000      	b.n	8007640 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800763e:	2302      	movs	r3, #2
  }
}
 8007640:	4618      	mov	r0, r3
 8007642:	3714      	adds	r7, #20
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68da      	ldr	r2, [r3, #12]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007662:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2220      	movs	r2, #32
 8007668:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f7ff ff51 	bl	8007514 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800768a:	b2db      	uxtb	r3, r3
 800768c:	2b22      	cmp	r3, #34	; 0x22
 800768e:	d171      	bne.n	8007774 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007698:	d123      	bne.n	80076e2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d10e      	bne.n	80076c6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b4:	b29a      	uxth	r2, r3
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076be:	1c9a      	adds	r2, r3, #2
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	629a      	str	r2, [r3, #40]	; 0x28
 80076c4:	e029      	b.n	800771a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	b29a      	uxth	r2, r3
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	629a      	str	r2, [r3, #40]	; 0x28
 80076e0:	e01b      	b.n	800771a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10a      	bne.n	8007700 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	6858      	ldr	r0, [r3, #4]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f4:	1c59      	adds	r1, r3, #1
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	6291      	str	r1, [r2, #40]	; 0x28
 80076fa:	b2c2      	uxtb	r2, r0
 80076fc:	701a      	strb	r2, [r3, #0]
 80076fe:	e00c      	b.n	800771a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	b2da      	uxtb	r2, r3
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770c:	1c58      	adds	r0, r3, #1
 800770e:	6879      	ldr	r1, [r7, #4]
 8007710:	6288      	str	r0, [r1, #40]	; 0x28
 8007712:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007716:	b2d2      	uxtb	r2, r2
 8007718:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800771e:	b29b      	uxth	r3, r3
 8007720:	3b01      	subs	r3, #1
 8007722:	b29b      	uxth	r3, r3
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	4619      	mov	r1, r3
 8007728:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800772a:	2b00      	cmp	r3, #0
 800772c:	d120      	bne.n	8007770 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68da      	ldr	r2, [r3, #12]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f022 0220 	bic.w	r2, r2, #32
 800773c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68da      	ldr	r2, [r3, #12]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800774c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	695a      	ldr	r2, [r3, #20]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f022 0201 	bic.w	r2, r2, #1
 800775c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7fa fa26 	bl	8001bb8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	e002      	b.n	8007776 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007770:	2300      	movs	r3, #0
 8007772:	e000      	b.n	8007776 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007774:	2302      	movs	r3, #2
  }
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
	...

08007780 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007784:	b085      	sub	sp, #20
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	691b      	ldr	r3, [r3, #16]
 8007790:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	68da      	ldr	r2, [r3, #12]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	430a      	orrs	r2, r1
 800779e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	689a      	ldr	r2, [r3, #8]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	431a      	orrs	r2, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	695b      	ldr	r3, [r3, #20]
 80077ae:	431a      	orrs	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80077c2:	f023 030c 	bic.w	r3, r3, #12
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6812      	ldr	r2, [r2, #0]
 80077ca:	68f9      	ldr	r1, [r7, #12]
 80077cc:	430b      	orrs	r3, r1
 80077ce:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	699a      	ldr	r2, [r3, #24]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	69db      	ldr	r3, [r3, #28]
 80077ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077ee:	f040 818b 	bne.w	8007b08 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4ac1      	ldr	r2, [pc, #772]	; (8007afc <UART_SetConfig+0x37c>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d005      	beq.n	8007808 <UART_SetConfig+0x88>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4abf      	ldr	r2, [pc, #764]	; (8007b00 <UART_SetConfig+0x380>)
 8007802:	4293      	cmp	r3, r2
 8007804:	f040 80bd 	bne.w	8007982 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007808:	f7fe fafa 	bl	8005e00 <HAL_RCC_GetPCLK2Freq>
 800780c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	461d      	mov	r5, r3
 8007812:	f04f 0600 	mov.w	r6, #0
 8007816:	46a8      	mov	r8, r5
 8007818:	46b1      	mov	r9, r6
 800781a:	eb18 0308 	adds.w	r3, r8, r8
 800781e:	eb49 0409 	adc.w	r4, r9, r9
 8007822:	4698      	mov	r8, r3
 8007824:	46a1      	mov	r9, r4
 8007826:	eb18 0805 	adds.w	r8, r8, r5
 800782a:	eb49 0906 	adc.w	r9, r9, r6
 800782e:	f04f 0100 	mov.w	r1, #0
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800783a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800783e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007842:	4688      	mov	r8, r1
 8007844:	4691      	mov	r9, r2
 8007846:	eb18 0005 	adds.w	r0, r8, r5
 800784a:	eb49 0106 	adc.w	r1, r9, r6
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	461d      	mov	r5, r3
 8007854:	f04f 0600 	mov.w	r6, #0
 8007858:	196b      	adds	r3, r5, r5
 800785a:	eb46 0406 	adc.w	r4, r6, r6
 800785e:	461a      	mov	r2, r3
 8007860:	4623      	mov	r3, r4
 8007862:	f7f9 f8e3 	bl	8000a2c <__aeabi_uldivmod>
 8007866:	4603      	mov	r3, r0
 8007868:	460c      	mov	r4, r1
 800786a:	461a      	mov	r2, r3
 800786c:	4ba5      	ldr	r3, [pc, #660]	; (8007b04 <UART_SetConfig+0x384>)
 800786e:	fba3 2302 	umull	r2, r3, r3, r2
 8007872:	095b      	lsrs	r3, r3, #5
 8007874:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	461d      	mov	r5, r3
 800787c:	f04f 0600 	mov.w	r6, #0
 8007880:	46a9      	mov	r9, r5
 8007882:	46b2      	mov	sl, r6
 8007884:	eb19 0309 	adds.w	r3, r9, r9
 8007888:	eb4a 040a 	adc.w	r4, sl, sl
 800788c:	4699      	mov	r9, r3
 800788e:	46a2      	mov	sl, r4
 8007890:	eb19 0905 	adds.w	r9, r9, r5
 8007894:	eb4a 0a06 	adc.w	sl, sl, r6
 8007898:	f04f 0100 	mov.w	r1, #0
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80078ac:	4689      	mov	r9, r1
 80078ae:	4692      	mov	sl, r2
 80078b0:	eb19 0005 	adds.w	r0, r9, r5
 80078b4:	eb4a 0106 	adc.w	r1, sl, r6
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	461d      	mov	r5, r3
 80078be:	f04f 0600 	mov.w	r6, #0
 80078c2:	196b      	adds	r3, r5, r5
 80078c4:	eb46 0406 	adc.w	r4, r6, r6
 80078c8:	461a      	mov	r2, r3
 80078ca:	4623      	mov	r3, r4
 80078cc:	f7f9 f8ae 	bl	8000a2c <__aeabi_uldivmod>
 80078d0:	4603      	mov	r3, r0
 80078d2:	460c      	mov	r4, r1
 80078d4:	461a      	mov	r2, r3
 80078d6:	4b8b      	ldr	r3, [pc, #556]	; (8007b04 <UART_SetConfig+0x384>)
 80078d8:	fba3 1302 	umull	r1, r3, r3, r2
 80078dc:	095b      	lsrs	r3, r3, #5
 80078de:	2164      	movs	r1, #100	; 0x64
 80078e0:	fb01 f303 	mul.w	r3, r1, r3
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	00db      	lsls	r3, r3, #3
 80078e8:	3332      	adds	r3, #50	; 0x32
 80078ea:	4a86      	ldr	r2, [pc, #536]	; (8007b04 <UART_SetConfig+0x384>)
 80078ec:	fba2 2303 	umull	r2, r3, r2, r3
 80078f0:	095b      	lsrs	r3, r3, #5
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078f8:	4498      	add	r8, r3
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	461d      	mov	r5, r3
 80078fe:	f04f 0600 	mov.w	r6, #0
 8007902:	46a9      	mov	r9, r5
 8007904:	46b2      	mov	sl, r6
 8007906:	eb19 0309 	adds.w	r3, r9, r9
 800790a:	eb4a 040a 	adc.w	r4, sl, sl
 800790e:	4699      	mov	r9, r3
 8007910:	46a2      	mov	sl, r4
 8007912:	eb19 0905 	adds.w	r9, r9, r5
 8007916:	eb4a 0a06 	adc.w	sl, sl, r6
 800791a:	f04f 0100 	mov.w	r1, #0
 800791e:	f04f 0200 	mov.w	r2, #0
 8007922:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007926:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800792a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800792e:	4689      	mov	r9, r1
 8007930:	4692      	mov	sl, r2
 8007932:	eb19 0005 	adds.w	r0, r9, r5
 8007936:	eb4a 0106 	adc.w	r1, sl, r6
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	461d      	mov	r5, r3
 8007940:	f04f 0600 	mov.w	r6, #0
 8007944:	196b      	adds	r3, r5, r5
 8007946:	eb46 0406 	adc.w	r4, r6, r6
 800794a:	461a      	mov	r2, r3
 800794c:	4623      	mov	r3, r4
 800794e:	f7f9 f86d 	bl	8000a2c <__aeabi_uldivmod>
 8007952:	4603      	mov	r3, r0
 8007954:	460c      	mov	r4, r1
 8007956:	461a      	mov	r2, r3
 8007958:	4b6a      	ldr	r3, [pc, #424]	; (8007b04 <UART_SetConfig+0x384>)
 800795a:	fba3 1302 	umull	r1, r3, r3, r2
 800795e:	095b      	lsrs	r3, r3, #5
 8007960:	2164      	movs	r1, #100	; 0x64
 8007962:	fb01 f303 	mul.w	r3, r1, r3
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	00db      	lsls	r3, r3, #3
 800796a:	3332      	adds	r3, #50	; 0x32
 800796c:	4a65      	ldr	r2, [pc, #404]	; (8007b04 <UART_SetConfig+0x384>)
 800796e:	fba2 2303 	umull	r2, r3, r2, r3
 8007972:	095b      	lsrs	r3, r3, #5
 8007974:	f003 0207 	and.w	r2, r3, #7
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4442      	add	r2, r8
 800797e:	609a      	str	r2, [r3, #8]
 8007980:	e26f      	b.n	8007e62 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007982:	f7fe fa29 	bl	8005dd8 <HAL_RCC_GetPCLK1Freq>
 8007986:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	461d      	mov	r5, r3
 800798c:	f04f 0600 	mov.w	r6, #0
 8007990:	46a8      	mov	r8, r5
 8007992:	46b1      	mov	r9, r6
 8007994:	eb18 0308 	adds.w	r3, r8, r8
 8007998:	eb49 0409 	adc.w	r4, r9, r9
 800799c:	4698      	mov	r8, r3
 800799e:	46a1      	mov	r9, r4
 80079a0:	eb18 0805 	adds.w	r8, r8, r5
 80079a4:	eb49 0906 	adc.w	r9, r9, r6
 80079a8:	f04f 0100 	mov.w	r1, #0
 80079ac:	f04f 0200 	mov.w	r2, #0
 80079b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80079b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80079b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80079bc:	4688      	mov	r8, r1
 80079be:	4691      	mov	r9, r2
 80079c0:	eb18 0005 	adds.w	r0, r8, r5
 80079c4:	eb49 0106 	adc.w	r1, r9, r6
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	461d      	mov	r5, r3
 80079ce:	f04f 0600 	mov.w	r6, #0
 80079d2:	196b      	adds	r3, r5, r5
 80079d4:	eb46 0406 	adc.w	r4, r6, r6
 80079d8:	461a      	mov	r2, r3
 80079da:	4623      	mov	r3, r4
 80079dc:	f7f9 f826 	bl	8000a2c <__aeabi_uldivmod>
 80079e0:	4603      	mov	r3, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	461a      	mov	r2, r3
 80079e6:	4b47      	ldr	r3, [pc, #284]	; (8007b04 <UART_SetConfig+0x384>)
 80079e8:	fba3 2302 	umull	r2, r3, r3, r2
 80079ec:	095b      	lsrs	r3, r3, #5
 80079ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	461d      	mov	r5, r3
 80079f6:	f04f 0600 	mov.w	r6, #0
 80079fa:	46a9      	mov	r9, r5
 80079fc:	46b2      	mov	sl, r6
 80079fe:	eb19 0309 	adds.w	r3, r9, r9
 8007a02:	eb4a 040a 	adc.w	r4, sl, sl
 8007a06:	4699      	mov	r9, r3
 8007a08:	46a2      	mov	sl, r4
 8007a0a:	eb19 0905 	adds.w	r9, r9, r5
 8007a0e:	eb4a 0a06 	adc.w	sl, sl, r6
 8007a12:	f04f 0100 	mov.w	r1, #0
 8007a16:	f04f 0200 	mov.w	r2, #0
 8007a1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a1e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a22:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a26:	4689      	mov	r9, r1
 8007a28:	4692      	mov	sl, r2
 8007a2a:	eb19 0005 	adds.w	r0, r9, r5
 8007a2e:	eb4a 0106 	adc.w	r1, sl, r6
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	461d      	mov	r5, r3
 8007a38:	f04f 0600 	mov.w	r6, #0
 8007a3c:	196b      	adds	r3, r5, r5
 8007a3e:	eb46 0406 	adc.w	r4, r6, r6
 8007a42:	461a      	mov	r2, r3
 8007a44:	4623      	mov	r3, r4
 8007a46:	f7f8 fff1 	bl	8000a2c <__aeabi_uldivmod>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	460c      	mov	r4, r1
 8007a4e:	461a      	mov	r2, r3
 8007a50:	4b2c      	ldr	r3, [pc, #176]	; (8007b04 <UART_SetConfig+0x384>)
 8007a52:	fba3 1302 	umull	r1, r3, r3, r2
 8007a56:	095b      	lsrs	r3, r3, #5
 8007a58:	2164      	movs	r1, #100	; 0x64
 8007a5a:	fb01 f303 	mul.w	r3, r1, r3
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	00db      	lsls	r3, r3, #3
 8007a62:	3332      	adds	r3, #50	; 0x32
 8007a64:	4a27      	ldr	r2, [pc, #156]	; (8007b04 <UART_SetConfig+0x384>)
 8007a66:	fba2 2303 	umull	r2, r3, r2, r3
 8007a6a:	095b      	lsrs	r3, r3, #5
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a72:	4498      	add	r8, r3
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	461d      	mov	r5, r3
 8007a78:	f04f 0600 	mov.w	r6, #0
 8007a7c:	46a9      	mov	r9, r5
 8007a7e:	46b2      	mov	sl, r6
 8007a80:	eb19 0309 	adds.w	r3, r9, r9
 8007a84:	eb4a 040a 	adc.w	r4, sl, sl
 8007a88:	4699      	mov	r9, r3
 8007a8a:	46a2      	mov	sl, r4
 8007a8c:	eb19 0905 	adds.w	r9, r9, r5
 8007a90:	eb4a 0a06 	adc.w	sl, sl, r6
 8007a94:	f04f 0100 	mov.w	r1, #0
 8007a98:	f04f 0200 	mov.w	r2, #0
 8007a9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007aa0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007aa4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007aa8:	4689      	mov	r9, r1
 8007aaa:	4692      	mov	sl, r2
 8007aac:	eb19 0005 	adds.w	r0, r9, r5
 8007ab0:	eb4a 0106 	adc.w	r1, sl, r6
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	461d      	mov	r5, r3
 8007aba:	f04f 0600 	mov.w	r6, #0
 8007abe:	196b      	adds	r3, r5, r5
 8007ac0:	eb46 0406 	adc.w	r4, r6, r6
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	4623      	mov	r3, r4
 8007ac8:	f7f8 ffb0 	bl	8000a2c <__aeabi_uldivmod>
 8007acc:	4603      	mov	r3, r0
 8007ace:	460c      	mov	r4, r1
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <UART_SetConfig+0x384>)
 8007ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ad8:	095b      	lsrs	r3, r3, #5
 8007ada:	2164      	movs	r1, #100	; 0x64
 8007adc:	fb01 f303 	mul.w	r3, r1, r3
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	00db      	lsls	r3, r3, #3
 8007ae4:	3332      	adds	r3, #50	; 0x32
 8007ae6:	4a07      	ldr	r2, [pc, #28]	; (8007b04 <UART_SetConfig+0x384>)
 8007ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8007aec:	095b      	lsrs	r3, r3, #5
 8007aee:	f003 0207 	and.w	r2, r3, #7
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4442      	add	r2, r8
 8007af8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007afa:	e1b2      	b.n	8007e62 <UART_SetConfig+0x6e2>
 8007afc:	40011000 	.word	0x40011000
 8007b00:	40011400 	.word	0x40011400
 8007b04:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4ad7      	ldr	r2, [pc, #860]	; (8007e6c <UART_SetConfig+0x6ec>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d005      	beq.n	8007b1e <UART_SetConfig+0x39e>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4ad6      	ldr	r2, [pc, #856]	; (8007e70 <UART_SetConfig+0x6f0>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	f040 80d1 	bne.w	8007cc0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b1e:	f7fe f96f 	bl	8005e00 <HAL_RCC_GetPCLK2Freq>
 8007b22:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	469a      	mov	sl, r3
 8007b28:	f04f 0b00 	mov.w	fp, #0
 8007b2c:	46d0      	mov	r8, sl
 8007b2e:	46d9      	mov	r9, fp
 8007b30:	eb18 0308 	adds.w	r3, r8, r8
 8007b34:	eb49 0409 	adc.w	r4, r9, r9
 8007b38:	4698      	mov	r8, r3
 8007b3a:	46a1      	mov	r9, r4
 8007b3c:	eb18 080a 	adds.w	r8, r8, sl
 8007b40:	eb49 090b 	adc.w	r9, r9, fp
 8007b44:	f04f 0100 	mov.w	r1, #0
 8007b48:	f04f 0200 	mov.w	r2, #0
 8007b4c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007b50:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007b54:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007b58:	4688      	mov	r8, r1
 8007b5a:	4691      	mov	r9, r2
 8007b5c:	eb1a 0508 	adds.w	r5, sl, r8
 8007b60:	eb4b 0609 	adc.w	r6, fp, r9
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	4619      	mov	r1, r3
 8007b6a:	f04f 0200 	mov.w	r2, #0
 8007b6e:	f04f 0300 	mov.w	r3, #0
 8007b72:	f04f 0400 	mov.w	r4, #0
 8007b76:	0094      	lsls	r4, r2, #2
 8007b78:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b7c:	008b      	lsls	r3, r1, #2
 8007b7e:	461a      	mov	r2, r3
 8007b80:	4623      	mov	r3, r4
 8007b82:	4628      	mov	r0, r5
 8007b84:	4631      	mov	r1, r6
 8007b86:	f7f8 ff51 	bl	8000a2c <__aeabi_uldivmod>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	461a      	mov	r2, r3
 8007b90:	4bb8      	ldr	r3, [pc, #736]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007b92:	fba3 2302 	umull	r2, r3, r3, r2
 8007b96:	095b      	lsrs	r3, r3, #5
 8007b98:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	469b      	mov	fp, r3
 8007ba0:	f04f 0c00 	mov.w	ip, #0
 8007ba4:	46d9      	mov	r9, fp
 8007ba6:	46e2      	mov	sl, ip
 8007ba8:	eb19 0309 	adds.w	r3, r9, r9
 8007bac:	eb4a 040a 	adc.w	r4, sl, sl
 8007bb0:	4699      	mov	r9, r3
 8007bb2:	46a2      	mov	sl, r4
 8007bb4:	eb19 090b 	adds.w	r9, r9, fp
 8007bb8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007bbc:	f04f 0100 	mov.w	r1, #0
 8007bc0:	f04f 0200 	mov.w	r2, #0
 8007bc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bc8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007bcc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007bd0:	4689      	mov	r9, r1
 8007bd2:	4692      	mov	sl, r2
 8007bd4:	eb1b 0509 	adds.w	r5, fp, r9
 8007bd8:	eb4c 060a 	adc.w	r6, ip, sl
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	4619      	mov	r1, r3
 8007be2:	f04f 0200 	mov.w	r2, #0
 8007be6:	f04f 0300 	mov.w	r3, #0
 8007bea:	f04f 0400 	mov.w	r4, #0
 8007bee:	0094      	lsls	r4, r2, #2
 8007bf0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007bf4:	008b      	lsls	r3, r1, #2
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	4623      	mov	r3, r4
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	4631      	mov	r1, r6
 8007bfe:	f7f8 ff15 	bl	8000a2c <__aeabi_uldivmod>
 8007c02:	4603      	mov	r3, r0
 8007c04:	460c      	mov	r4, r1
 8007c06:	461a      	mov	r2, r3
 8007c08:	4b9a      	ldr	r3, [pc, #616]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007c0a:	fba3 1302 	umull	r1, r3, r3, r2
 8007c0e:	095b      	lsrs	r3, r3, #5
 8007c10:	2164      	movs	r1, #100	; 0x64
 8007c12:	fb01 f303 	mul.w	r3, r1, r3
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	3332      	adds	r3, #50	; 0x32
 8007c1c:	4a95      	ldr	r2, [pc, #596]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c28:	4498      	add	r8, r3
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	469b      	mov	fp, r3
 8007c2e:	f04f 0c00 	mov.w	ip, #0
 8007c32:	46d9      	mov	r9, fp
 8007c34:	46e2      	mov	sl, ip
 8007c36:	eb19 0309 	adds.w	r3, r9, r9
 8007c3a:	eb4a 040a 	adc.w	r4, sl, sl
 8007c3e:	4699      	mov	r9, r3
 8007c40:	46a2      	mov	sl, r4
 8007c42:	eb19 090b 	adds.w	r9, r9, fp
 8007c46:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007c4a:	f04f 0100 	mov.w	r1, #0
 8007c4e:	f04f 0200 	mov.w	r2, #0
 8007c52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c56:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c5a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c5e:	4689      	mov	r9, r1
 8007c60:	4692      	mov	sl, r2
 8007c62:	eb1b 0509 	adds.w	r5, fp, r9
 8007c66:	eb4c 060a 	adc.w	r6, ip, sl
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	4619      	mov	r1, r3
 8007c70:	f04f 0200 	mov.w	r2, #0
 8007c74:	f04f 0300 	mov.w	r3, #0
 8007c78:	f04f 0400 	mov.w	r4, #0
 8007c7c:	0094      	lsls	r4, r2, #2
 8007c7e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c82:	008b      	lsls	r3, r1, #2
 8007c84:	461a      	mov	r2, r3
 8007c86:	4623      	mov	r3, r4
 8007c88:	4628      	mov	r0, r5
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	f7f8 fece 	bl	8000a2c <__aeabi_uldivmod>
 8007c90:	4603      	mov	r3, r0
 8007c92:	460c      	mov	r4, r1
 8007c94:	461a      	mov	r2, r3
 8007c96:	4b77      	ldr	r3, [pc, #476]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007c98:	fba3 1302 	umull	r1, r3, r3, r2
 8007c9c:	095b      	lsrs	r3, r3, #5
 8007c9e:	2164      	movs	r1, #100	; 0x64
 8007ca0:	fb01 f303 	mul.w	r3, r1, r3
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	011b      	lsls	r3, r3, #4
 8007ca8:	3332      	adds	r3, #50	; 0x32
 8007caa:	4a72      	ldr	r2, [pc, #456]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007cac:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	f003 020f 	and.w	r2, r3, #15
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4442      	add	r2, r8
 8007cbc:	609a      	str	r2, [r3, #8]
 8007cbe:	e0d0      	b.n	8007e62 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cc0:	f7fe f88a 	bl	8005dd8 <HAL_RCC_GetPCLK1Freq>
 8007cc4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	469a      	mov	sl, r3
 8007cca:	f04f 0b00 	mov.w	fp, #0
 8007cce:	46d0      	mov	r8, sl
 8007cd0:	46d9      	mov	r9, fp
 8007cd2:	eb18 0308 	adds.w	r3, r8, r8
 8007cd6:	eb49 0409 	adc.w	r4, r9, r9
 8007cda:	4698      	mov	r8, r3
 8007cdc:	46a1      	mov	r9, r4
 8007cde:	eb18 080a 	adds.w	r8, r8, sl
 8007ce2:	eb49 090b 	adc.w	r9, r9, fp
 8007ce6:	f04f 0100 	mov.w	r1, #0
 8007cea:	f04f 0200 	mov.w	r2, #0
 8007cee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007cf2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007cf6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007cfa:	4688      	mov	r8, r1
 8007cfc:	4691      	mov	r9, r2
 8007cfe:	eb1a 0508 	adds.w	r5, sl, r8
 8007d02:	eb4b 0609 	adc.w	r6, fp, r9
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	4619      	mov	r1, r3
 8007d0c:	f04f 0200 	mov.w	r2, #0
 8007d10:	f04f 0300 	mov.w	r3, #0
 8007d14:	f04f 0400 	mov.w	r4, #0
 8007d18:	0094      	lsls	r4, r2, #2
 8007d1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007d1e:	008b      	lsls	r3, r1, #2
 8007d20:	461a      	mov	r2, r3
 8007d22:	4623      	mov	r3, r4
 8007d24:	4628      	mov	r0, r5
 8007d26:	4631      	mov	r1, r6
 8007d28:	f7f8 fe80 	bl	8000a2c <__aeabi_uldivmod>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	461a      	mov	r2, r3
 8007d32:	4b50      	ldr	r3, [pc, #320]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007d34:	fba3 2302 	umull	r2, r3, r3, r2
 8007d38:	095b      	lsrs	r3, r3, #5
 8007d3a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	469b      	mov	fp, r3
 8007d42:	f04f 0c00 	mov.w	ip, #0
 8007d46:	46d9      	mov	r9, fp
 8007d48:	46e2      	mov	sl, ip
 8007d4a:	eb19 0309 	adds.w	r3, r9, r9
 8007d4e:	eb4a 040a 	adc.w	r4, sl, sl
 8007d52:	4699      	mov	r9, r3
 8007d54:	46a2      	mov	sl, r4
 8007d56:	eb19 090b 	adds.w	r9, r9, fp
 8007d5a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007d5e:	f04f 0100 	mov.w	r1, #0
 8007d62:	f04f 0200 	mov.w	r2, #0
 8007d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007d6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007d72:	4689      	mov	r9, r1
 8007d74:	4692      	mov	sl, r2
 8007d76:	eb1b 0509 	adds.w	r5, fp, r9
 8007d7a:	eb4c 060a 	adc.w	r6, ip, sl
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	4619      	mov	r1, r3
 8007d84:	f04f 0200 	mov.w	r2, #0
 8007d88:	f04f 0300 	mov.w	r3, #0
 8007d8c:	f04f 0400 	mov.w	r4, #0
 8007d90:	0094      	lsls	r4, r2, #2
 8007d92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007d96:	008b      	lsls	r3, r1, #2
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4623      	mov	r3, r4
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	4631      	mov	r1, r6
 8007da0:	f7f8 fe44 	bl	8000a2c <__aeabi_uldivmod>
 8007da4:	4603      	mov	r3, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	461a      	mov	r2, r3
 8007daa:	4b32      	ldr	r3, [pc, #200]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007dac:	fba3 1302 	umull	r1, r3, r3, r2
 8007db0:	095b      	lsrs	r3, r3, #5
 8007db2:	2164      	movs	r1, #100	; 0x64
 8007db4:	fb01 f303 	mul.w	r3, r1, r3
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	3332      	adds	r3, #50	; 0x32
 8007dbe:	4a2d      	ldr	r2, [pc, #180]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc4:	095b      	lsrs	r3, r3, #5
 8007dc6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007dca:	4498      	add	r8, r3
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	469b      	mov	fp, r3
 8007dd0:	f04f 0c00 	mov.w	ip, #0
 8007dd4:	46d9      	mov	r9, fp
 8007dd6:	46e2      	mov	sl, ip
 8007dd8:	eb19 0309 	adds.w	r3, r9, r9
 8007ddc:	eb4a 040a 	adc.w	r4, sl, sl
 8007de0:	4699      	mov	r9, r3
 8007de2:	46a2      	mov	sl, r4
 8007de4:	eb19 090b 	adds.w	r9, r9, fp
 8007de8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007dec:	f04f 0100 	mov.w	r1, #0
 8007df0:	f04f 0200 	mov.w	r2, #0
 8007df4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007df8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007dfc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007e00:	4689      	mov	r9, r1
 8007e02:	4692      	mov	sl, r2
 8007e04:	eb1b 0509 	adds.w	r5, fp, r9
 8007e08:	eb4c 060a 	adc.w	r6, ip, sl
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	4619      	mov	r1, r3
 8007e12:	f04f 0200 	mov.w	r2, #0
 8007e16:	f04f 0300 	mov.w	r3, #0
 8007e1a:	f04f 0400 	mov.w	r4, #0
 8007e1e:	0094      	lsls	r4, r2, #2
 8007e20:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007e24:	008b      	lsls	r3, r1, #2
 8007e26:	461a      	mov	r2, r3
 8007e28:	4623      	mov	r3, r4
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	f7f8 fdfd 	bl	8000a2c <__aeabi_uldivmod>
 8007e32:	4603      	mov	r3, r0
 8007e34:	460c      	mov	r4, r1
 8007e36:	461a      	mov	r2, r3
 8007e38:	4b0e      	ldr	r3, [pc, #56]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007e3a:	fba3 1302 	umull	r1, r3, r3, r2
 8007e3e:	095b      	lsrs	r3, r3, #5
 8007e40:	2164      	movs	r1, #100	; 0x64
 8007e42:	fb01 f303 	mul.w	r3, r1, r3
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	011b      	lsls	r3, r3, #4
 8007e4a:	3332      	adds	r3, #50	; 0x32
 8007e4c:	4a09      	ldr	r2, [pc, #36]	; (8007e74 <UART_SetConfig+0x6f4>)
 8007e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e52:	095b      	lsrs	r3, r3, #5
 8007e54:	f003 020f 	and.w	r2, r3, #15
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4442      	add	r2, r8
 8007e5e:	609a      	str	r2, [r3, #8]
}
 8007e60:	e7ff      	b.n	8007e62 <UART_SetConfig+0x6e2>
 8007e62:	bf00      	nop
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6c:	40011000 	.word	0x40011000
 8007e70:	40011400 	.word	0x40011400
 8007e74:	51eb851f 	.word	0x51eb851f

08007e78 <__libc_init_array>:
 8007e78:	b570      	push	{r4, r5, r6, lr}
 8007e7a:	4e0d      	ldr	r6, [pc, #52]	; (8007eb0 <__libc_init_array+0x38>)
 8007e7c:	4c0d      	ldr	r4, [pc, #52]	; (8007eb4 <__libc_init_array+0x3c>)
 8007e7e:	1ba4      	subs	r4, r4, r6
 8007e80:	10a4      	asrs	r4, r4, #2
 8007e82:	2500      	movs	r5, #0
 8007e84:	42a5      	cmp	r5, r4
 8007e86:	d109      	bne.n	8007e9c <__libc_init_array+0x24>
 8007e88:	4e0b      	ldr	r6, [pc, #44]	; (8007eb8 <__libc_init_array+0x40>)
 8007e8a:	4c0c      	ldr	r4, [pc, #48]	; (8007ebc <__libc_init_array+0x44>)
 8007e8c:	f000 ff30 	bl	8008cf0 <_init>
 8007e90:	1ba4      	subs	r4, r4, r6
 8007e92:	10a4      	asrs	r4, r4, #2
 8007e94:	2500      	movs	r5, #0
 8007e96:	42a5      	cmp	r5, r4
 8007e98:	d105      	bne.n	8007ea6 <__libc_init_array+0x2e>
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ea0:	4798      	blx	r3
 8007ea2:	3501      	adds	r5, #1
 8007ea4:	e7ee      	b.n	8007e84 <__libc_init_array+0xc>
 8007ea6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007eaa:	4798      	blx	r3
 8007eac:	3501      	adds	r5, #1
 8007eae:	e7f2      	b.n	8007e96 <__libc_init_array+0x1e>
 8007eb0:	08009118 	.word	0x08009118
 8007eb4:	08009118 	.word	0x08009118
 8007eb8:	08009118 	.word	0x08009118
 8007ebc:	0800911c 	.word	0x0800911c

08007ec0 <memset>:
 8007ec0:	4402      	add	r2, r0
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d100      	bne.n	8007eca <memset+0xa>
 8007ec8:	4770      	bx	lr
 8007eca:	f803 1b01 	strb.w	r1, [r3], #1
 8007ece:	e7f9      	b.n	8007ec4 <memset+0x4>

08007ed0 <cosf>:
 8007ed0:	ee10 3a10 	vmov	r3, s0
 8007ed4:	b507      	push	{r0, r1, r2, lr}
 8007ed6:	4a1c      	ldr	r2, [pc, #112]	; (8007f48 <cosf+0x78>)
 8007ed8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007edc:	4293      	cmp	r3, r2
 8007ede:	dc04      	bgt.n	8007eea <cosf+0x1a>
 8007ee0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8007f4c <cosf+0x7c>
 8007ee4:	f000 fa52 	bl	800838c <__kernel_cosf>
 8007ee8:	e004      	b.n	8007ef4 <cosf+0x24>
 8007eea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007eee:	db04      	blt.n	8007efa <cosf+0x2a>
 8007ef0:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007ef4:	b003      	add	sp, #12
 8007ef6:	f85d fb04 	ldr.w	pc, [sp], #4
 8007efa:	4668      	mov	r0, sp
 8007efc:	f000 f91a 	bl	8008134 <__ieee754_rem_pio2f>
 8007f00:	f000 0003 	and.w	r0, r0, #3
 8007f04:	2801      	cmp	r0, #1
 8007f06:	d007      	beq.n	8007f18 <cosf+0x48>
 8007f08:	2802      	cmp	r0, #2
 8007f0a:	d00e      	beq.n	8007f2a <cosf+0x5a>
 8007f0c:	b9a0      	cbnz	r0, 8007f38 <cosf+0x68>
 8007f0e:	eddd 0a01 	vldr	s1, [sp, #4]
 8007f12:	ed9d 0a00 	vldr	s0, [sp]
 8007f16:	e7e5      	b.n	8007ee4 <cosf+0x14>
 8007f18:	eddd 0a01 	vldr	s1, [sp, #4]
 8007f1c:	ed9d 0a00 	vldr	s0, [sp]
 8007f20:	f000 fd14 	bl	800894c <__kernel_sinf>
 8007f24:	eeb1 0a40 	vneg.f32	s0, s0
 8007f28:	e7e4      	b.n	8007ef4 <cosf+0x24>
 8007f2a:	eddd 0a01 	vldr	s1, [sp, #4]
 8007f2e:	ed9d 0a00 	vldr	s0, [sp]
 8007f32:	f000 fa2b 	bl	800838c <__kernel_cosf>
 8007f36:	e7f5      	b.n	8007f24 <cosf+0x54>
 8007f38:	2001      	movs	r0, #1
 8007f3a:	eddd 0a01 	vldr	s1, [sp, #4]
 8007f3e:	ed9d 0a00 	vldr	s0, [sp]
 8007f42:	f000 fd03 	bl	800894c <__kernel_sinf>
 8007f46:	e7d5      	b.n	8007ef4 <cosf+0x24>
 8007f48:	3f490fd8 	.word	0x3f490fd8
 8007f4c:	00000000 	.word	0x00000000

08007f50 <sinf>:
 8007f50:	ee10 3a10 	vmov	r3, s0
 8007f54:	b507      	push	{r0, r1, r2, lr}
 8007f56:	4a1d      	ldr	r2, [pc, #116]	; (8007fcc <sinf+0x7c>)
 8007f58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	dc05      	bgt.n	8007f6c <sinf+0x1c>
 8007f60:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8007fd0 <sinf+0x80>
 8007f64:	2000      	movs	r0, #0
 8007f66:	f000 fcf1 	bl	800894c <__kernel_sinf>
 8007f6a:	e004      	b.n	8007f76 <sinf+0x26>
 8007f6c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007f70:	db04      	blt.n	8007f7c <sinf+0x2c>
 8007f72:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007f76:	b003      	add	sp, #12
 8007f78:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f7c:	4668      	mov	r0, sp
 8007f7e:	f000 f8d9 	bl	8008134 <__ieee754_rem_pio2f>
 8007f82:	f000 0003 	and.w	r0, r0, #3
 8007f86:	2801      	cmp	r0, #1
 8007f88:	d008      	beq.n	8007f9c <sinf+0x4c>
 8007f8a:	2802      	cmp	r0, #2
 8007f8c:	d00d      	beq.n	8007faa <sinf+0x5a>
 8007f8e:	b9b0      	cbnz	r0, 8007fbe <sinf+0x6e>
 8007f90:	2001      	movs	r0, #1
 8007f92:	eddd 0a01 	vldr	s1, [sp, #4]
 8007f96:	ed9d 0a00 	vldr	s0, [sp]
 8007f9a:	e7e4      	b.n	8007f66 <sinf+0x16>
 8007f9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007fa0:	ed9d 0a00 	vldr	s0, [sp]
 8007fa4:	f000 f9f2 	bl	800838c <__kernel_cosf>
 8007fa8:	e7e5      	b.n	8007f76 <sinf+0x26>
 8007faa:	2001      	movs	r0, #1
 8007fac:	eddd 0a01 	vldr	s1, [sp, #4]
 8007fb0:	ed9d 0a00 	vldr	s0, [sp]
 8007fb4:	f000 fcca 	bl	800894c <__kernel_sinf>
 8007fb8:	eeb1 0a40 	vneg.f32	s0, s0
 8007fbc:	e7db      	b.n	8007f76 <sinf+0x26>
 8007fbe:	eddd 0a01 	vldr	s1, [sp, #4]
 8007fc2:	ed9d 0a00 	vldr	s0, [sp]
 8007fc6:	f000 f9e1 	bl	800838c <__kernel_cosf>
 8007fca:	e7f5      	b.n	8007fb8 <sinf+0x68>
 8007fcc:	3f490fd8 	.word	0x3f490fd8
 8007fd0:	00000000 	.word	0x00000000

08007fd4 <atan2f>:
 8007fd4:	f000 b800 	b.w	8007fd8 <__ieee754_atan2f>

08007fd8 <__ieee754_atan2f>:
 8007fd8:	ee10 2a90 	vmov	r2, s1
 8007fdc:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8007fe0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	eef0 7a40 	vmov.f32	s15, s0
 8007fea:	dc06      	bgt.n	8007ffa <__ieee754_atan2f+0x22>
 8007fec:	ee10 0a10 	vmov	r0, s0
 8007ff0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8007ff4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007ff8:	dd04      	ble.n	8008004 <__ieee754_atan2f+0x2c>
 8007ffa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8008002:	bd10      	pop	{r4, pc}
 8008004:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8008008:	d103      	bne.n	8008012 <__ieee754_atan2f+0x3a>
 800800a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800800e:	f000 bce5 	b.w	80089dc <atanf>
 8008012:	1794      	asrs	r4, r2, #30
 8008014:	f004 0402 	and.w	r4, r4, #2
 8008018:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800801c:	b943      	cbnz	r3, 8008030 <__ieee754_atan2f+0x58>
 800801e:	2c02      	cmp	r4, #2
 8008020:	d06e      	beq.n	8008100 <__ieee754_atan2f+0x128>
 8008022:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8008108 <__ieee754_atan2f+0x130>
 8008026:	2c03      	cmp	r4, #3
 8008028:	bf08      	it	eq
 800802a:	eef0 7a47 	vmoveq.f32	s15, s14
 800802e:	e7e6      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008030:	b941      	cbnz	r1, 8008044 <__ieee754_atan2f+0x6c>
 8008032:	eddf 7a36 	vldr	s15, [pc, #216]	; 800810c <__ieee754_atan2f+0x134>
 8008036:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008110 <__ieee754_atan2f+0x138>
 800803a:	2800      	cmp	r0, #0
 800803c:	bfb8      	it	lt
 800803e:	eef0 7a47 	vmovlt.f32	s15, s14
 8008042:	e7dc      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008044:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008048:	d122      	bne.n	8008090 <__ieee754_atan2f+0xb8>
 800804a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800804e:	d112      	bne.n	8008076 <__ieee754_atan2f+0x9e>
 8008050:	2c02      	cmp	r4, #2
 8008052:	d00a      	beq.n	800806a <__ieee754_atan2f+0x92>
 8008054:	2c03      	cmp	r4, #3
 8008056:	d00b      	beq.n	8008070 <__ieee754_atan2f+0x98>
 8008058:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8008114 <__ieee754_atan2f+0x13c>
 800805c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8008118 <__ieee754_atan2f+0x140>
 8008060:	2c01      	cmp	r4, #1
 8008062:	bf18      	it	ne
 8008064:	eef0 7a47 	vmovne.f32	s15, s14
 8008068:	e7c9      	b.n	8007ffe <__ieee754_atan2f+0x26>
 800806a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800811c <__ieee754_atan2f+0x144>
 800806e:	e7c6      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008070:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8008120 <__ieee754_atan2f+0x148>
 8008074:	e7c3      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008076:	2c02      	cmp	r4, #2
 8008078:	d042      	beq.n	8008100 <__ieee754_atan2f+0x128>
 800807a:	2c03      	cmp	r4, #3
 800807c:	d005      	beq.n	800808a <__ieee754_atan2f+0xb2>
 800807e:	2c01      	cmp	r4, #1
 8008080:	eddf 7a28 	vldr	s15, [pc, #160]	; 8008124 <__ieee754_atan2f+0x14c>
 8008084:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8008128 <__ieee754_atan2f+0x150>
 8008088:	e7eb      	b.n	8008062 <__ieee754_atan2f+0x8a>
 800808a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008108 <__ieee754_atan2f+0x130>
 800808e:	e7b6      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008090:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008094:	d0cd      	beq.n	8008032 <__ieee754_atan2f+0x5a>
 8008096:	1a5b      	subs	r3, r3, r1
 8008098:	15db      	asrs	r3, r3, #23
 800809a:	2b3c      	cmp	r3, #60	; 0x3c
 800809c:	dc1a      	bgt.n	80080d4 <__ieee754_atan2f+0xfc>
 800809e:	2a00      	cmp	r2, #0
 80080a0:	da01      	bge.n	80080a6 <__ieee754_atan2f+0xce>
 80080a2:	333c      	adds	r3, #60	; 0x3c
 80080a4:	db19      	blt.n	80080da <__ieee754_atan2f+0x102>
 80080a6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80080aa:	f000 fd6b 	bl	8008b84 <fabsf>
 80080ae:	f000 fc95 	bl	80089dc <atanf>
 80080b2:	eef0 7a40 	vmov.f32	s15, s0
 80080b6:	2c01      	cmp	r4, #1
 80080b8:	d012      	beq.n	80080e0 <__ieee754_atan2f+0x108>
 80080ba:	2c02      	cmp	r4, #2
 80080bc:	d017      	beq.n	80080ee <__ieee754_atan2f+0x116>
 80080be:	2c00      	cmp	r4, #0
 80080c0:	d09d      	beq.n	8007ffe <__ieee754_atan2f+0x26>
 80080c2:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800812c <__ieee754_atan2f+0x154>
 80080c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80080ca:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8008130 <__ieee754_atan2f+0x158>
 80080ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080d2:	e794      	b.n	8007ffe <__ieee754_atan2f+0x26>
 80080d4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800810c <__ieee754_atan2f+0x134>
 80080d8:	e7ed      	b.n	80080b6 <__ieee754_atan2f+0xde>
 80080da:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008128 <__ieee754_atan2f+0x150>
 80080de:	e7ea      	b.n	80080b6 <__ieee754_atan2f+0xde>
 80080e0:	ee17 3a90 	vmov	r3, s15
 80080e4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80080e8:	ee07 3a90 	vmov	s15, r3
 80080ec:	e787      	b.n	8007ffe <__ieee754_atan2f+0x26>
 80080ee:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800812c <__ieee754_atan2f+0x154>
 80080f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80080f6:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8008130 <__ieee754_atan2f+0x158>
 80080fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80080fe:	e77e      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008100:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8008130 <__ieee754_atan2f+0x158>
 8008104:	e77b      	b.n	8007ffe <__ieee754_atan2f+0x26>
 8008106:	bf00      	nop
 8008108:	c0490fdb 	.word	0xc0490fdb
 800810c:	3fc90fdb 	.word	0x3fc90fdb
 8008110:	bfc90fdb 	.word	0xbfc90fdb
 8008114:	bf490fdb 	.word	0xbf490fdb
 8008118:	3f490fdb 	.word	0x3f490fdb
 800811c:	4016cbe4 	.word	0x4016cbe4
 8008120:	c016cbe4 	.word	0xc016cbe4
 8008124:	80000000 	.word	0x80000000
 8008128:	00000000 	.word	0x00000000
 800812c:	33bbbd2e 	.word	0x33bbbd2e
 8008130:	40490fdb 	.word	0x40490fdb

08008134 <__ieee754_rem_pio2f>:
 8008134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008136:	ee10 6a10 	vmov	r6, s0
 800813a:	4b86      	ldr	r3, [pc, #536]	; (8008354 <__ieee754_rem_pio2f+0x220>)
 800813c:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8008140:	429c      	cmp	r4, r3
 8008142:	b087      	sub	sp, #28
 8008144:	4605      	mov	r5, r0
 8008146:	dc05      	bgt.n	8008154 <__ieee754_rem_pio2f+0x20>
 8008148:	2300      	movs	r3, #0
 800814a:	ed85 0a00 	vstr	s0, [r5]
 800814e:	6043      	str	r3, [r0, #4]
 8008150:	2000      	movs	r0, #0
 8008152:	e020      	b.n	8008196 <__ieee754_rem_pio2f+0x62>
 8008154:	4b80      	ldr	r3, [pc, #512]	; (8008358 <__ieee754_rem_pio2f+0x224>)
 8008156:	429c      	cmp	r4, r3
 8008158:	dc38      	bgt.n	80081cc <__ieee754_rem_pio2f+0x98>
 800815a:	2e00      	cmp	r6, #0
 800815c:	f024 040f 	bic.w	r4, r4, #15
 8008160:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800835c <__ieee754_rem_pio2f+0x228>
 8008164:	4b7e      	ldr	r3, [pc, #504]	; (8008360 <__ieee754_rem_pio2f+0x22c>)
 8008166:	dd18      	ble.n	800819a <__ieee754_rem_pio2f+0x66>
 8008168:	429c      	cmp	r4, r3
 800816a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800816e:	bf09      	itett	eq
 8008170:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8008364 <__ieee754_rem_pio2f+0x230>
 8008174:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8008368 <__ieee754_rem_pio2f+0x234>
 8008178:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800817c:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800836c <__ieee754_rem_pio2f+0x238>
 8008180:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008184:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008188:	edc0 6a00 	vstr	s13, [r0]
 800818c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008190:	edc0 7a01 	vstr	s15, [r0, #4]
 8008194:	2001      	movs	r0, #1
 8008196:	b007      	add	sp, #28
 8008198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819a:	429c      	cmp	r4, r3
 800819c:	ee70 7a07 	vadd.f32	s15, s0, s14
 80081a0:	bf09      	itett	eq
 80081a2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8008364 <__ieee754_rem_pio2f+0x230>
 80081a6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8008368 <__ieee754_rem_pio2f+0x234>
 80081aa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80081ae:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800836c <__ieee754_rem_pio2f+0x238>
 80081b2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80081b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80081ba:	edc0 6a00 	vstr	s13, [r0]
 80081be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80081c2:	edc0 7a01 	vstr	s15, [r0, #4]
 80081c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081ca:	e7e4      	b.n	8008196 <__ieee754_rem_pio2f+0x62>
 80081cc:	4b68      	ldr	r3, [pc, #416]	; (8008370 <__ieee754_rem_pio2f+0x23c>)
 80081ce:	429c      	cmp	r4, r3
 80081d0:	dc71      	bgt.n	80082b6 <__ieee754_rem_pio2f+0x182>
 80081d2:	f000 fcd7 	bl	8008b84 <fabsf>
 80081d6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008374 <__ieee754_rem_pio2f+0x240>
 80081da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80081de:	eee0 7a07 	vfma.f32	s15, s0, s14
 80081e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80081e6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80081ea:	ee17 0a90 	vmov	r0, s15
 80081ee:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800835c <__ieee754_rem_pio2f+0x228>
 80081f2:	eeb1 7a46 	vneg.f32	s14, s12
 80081f6:	eea7 0a27 	vfma.f32	s0, s14, s15
 80081fa:	281f      	cmp	r0, #31
 80081fc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008368 <__ieee754_rem_pio2f+0x234>
 8008200:	ee66 7a27 	vmul.f32	s15, s12, s15
 8008204:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008208:	ee16 3a90 	vmov	r3, s13
 800820c:	dc1c      	bgt.n	8008248 <__ieee754_rem_pio2f+0x114>
 800820e:	1e47      	subs	r7, r0, #1
 8008210:	4959      	ldr	r1, [pc, #356]	; (8008378 <__ieee754_rem_pio2f+0x244>)
 8008212:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8008216:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800821a:	428a      	cmp	r2, r1
 800821c:	d014      	beq.n	8008248 <__ieee754_rem_pio2f+0x114>
 800821e:	602b      	str	r3, [r5, #0]
 8008220:	ed95 7a00 	vldr	s14, [r5]
 8008224:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008228:	2e00      	cmp	r6, #0
 800822a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800822e:	ed85 0a01 	vstr	s0, [r5, #4]
 8008232:	dab0      	bge.n	8008196 <__ieee754_rem_pio2f+0x62>
 8008234:	eeb1 7a47 	vneg.f32	s14, s14
 8008238:	eeb1 0a40 	vneg.f32	s0, s0
 800823c:	ed85 7a00 	vstr	s14, [r5]
 8008240:	ed85 0a01 	vstr	s0, [r5, #4]
 8008244:	4240      	negs	r0, r0
 8008246:	e7a6      	b.n	8008196 <__ieee754_rem_pio2f+0x62>
 8008248:	15e4      	asrs	r4, r4, #23
 800824a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800824e:	1aa2      	subs	r2, r4, r2
 8008250:	2a08      	cmp	r2, #8
 8008252:	dde4      	ble.n	800821e <__ieee754_rem_pio2f+0xea>
 8008254:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008364 <__ieee754_rem_pio2f+0x230>
 8008258:	eef0 6a40 	vmov.f32	s13, s0
 800825c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008260:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008264:	eea7 0a27 	vfma.f32	s0, s14, s15
 8008268:	eddf 7a40 	vldr	s15, [pc, #256]	; 800836c <__ieee754_rem_pio2f+0x238>
 800826c:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8008270:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8008274:	eef0 7a40 	vmov.f32	s15, s0
 8008278:	ee15 3a90 	vmov	r3, s11
 800827c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008280:	1aa4      	subs	r4, r4, r2
 8008282:	2c19      	cmp	r4, #25
 8008284:	dc04      	bgt.n	8008290 <__ieee754_rem_pio2f+0x15c>
 8008286:	edc5 5a00 	vstr	s11, [r5]
 800828a:	eeb0 0a66 	vmov.f32	s0, s13
 800828e:	e7c7      	b.n	8008220 <__ieee754_rem_pio2f+0xec>
 8008290:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800837c <__ieee754_rem_pio2f+0x248>
 8008294:	eeb0 0a66 	vmov.f32	s0, s13
 8008298:	eea7 0a25 	vfma.f32	s0, s14, s11
 800829c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80082a0:	eee7 7a25 	vfma.f32	s15, s14, s11
 80082a4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008380 <__ieee754_rem_pio2f+0x24c>
 80082a8:	eed6 7a07 	vfnms.f32	s15, s12, s14
 80082ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80082b0:	ed85 7a00 	vstr	s14, [r5]
 80082b4:	e7b4      	b.n	8008220 <__ieee754_rem_pio2f+0xec>
 80082b6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80082ba:	db06      	blt.n	80082ca <__ieee754_rem_pio2f+0x196>
 80082bc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80082c0:	edc0 7a01 	vstr	s15, [r0, #4]
 80082c4:	edc0 7a00 	vstr	s15, [r0]
 80082c8:	e742      	b.n	8008150 <__ieee754_rem_pio2f+0x1c>
 80082ca:	15e2      	asrs	r2, r4, #23
 80082cc:	3a86      	subs	r2, #134	; 0x86
 80082ce:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80082d2:	ee07 3a90 	vmov	s15, r3
 80082d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80082da:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8008384 <__ieee754_rem_pio2f+0x250>
 80082de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80082e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80082e6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80082ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80082ee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80082f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80082f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80082fa:	ed8d 7a04 	vstr	s14, [sp, #16]
 80082fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008302:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800830a:	edcd 7a05 	vstr	s15, [sp, #20]
 800830e:	d11e      	bne.n	800834e <__ieee754_rem_pio2f+0x21a>
 8008310:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008318:	bf0c      	ite	eq
 800831a:	2301      	moveq	r3, #1
 800831c:	2302      	movne	r3, #2
 800831e:	491a      	ldr	r1, [pc, #104]	; (8008388 <__ieee754_rem_pio2f+0x254>)
 8008320:	9101      	str	r1, [sp, #4]
 8008322:	2102      	movs	r1, #2
 8008324:	9100      	str	r1, [sp, #0]
 8008326:	a803      	add	r0, sp, #12
 8008328:	4629      	mov	r1, r5
 800832a:	f000 f88d 	bl	8008448 <__kernel_rem_pio2f>
 800832e:	2e00      	cmp	r6, #0
 8008330:	f6bf af31 	bge.w	8008196 <__ieee754_rem_pio2f+0x62>
 8008334:	edd5 7a00 	vldr	s15, [r5]
 8008338:	eef1 7a67 	vneg.f32	s15, s15
 800833c:	edc5 7a00 	vstr	s15, [r5]
 8008340:	edd5 7a01 	vldr	s15, [r5, #4]
 8008344:	eef1 7a67 	vneg.f32	s15, s15
 8008348:	edc5 7a01 	vstr	s15, [r5, #4]
 800834c:	e77a      	b.n	8008244 <__ieee754_rem_pio2f+0x110>
 800834e:	2303      	movs	r3, #3
 8008350:	e7e5      	b.n	800831e <__ieee754_rem_pio2f+0x1ea>
 8008352:	bf00      	nop
 8008354:	3f490fd8 	.word	0x3f490fd8
 8008358:	4016cbe3 	.word	0x4016cbe3
 800835c:	3fc90f80 	.word	0x3fc90f80
 8008360:	3fc90fd0 	.word	0x3fc90fd0
 8008364:	37354400 	.word	0x37354400
 8008368:	37354443 	.word	0x37354443
 800836c:	2e85a308 	.word	0x2e85a308
 8008370:	43490f80 	.word	0x43490f80
 8008374:	3f22f984 	.word	0x3f22f984
 8008378:	08008d20 	.word	0x08008d20
 800837c:	2e85a300 	.word	0x2e85a300
 8008380:	248d3132 	.word	0x248d3132
 8008384:	43800000 	.word	0x43800000
 8008388:	08008da0 	.word	0x08008da0

0800838c <__kernel_cosf>:
 800838c:	ee10 3a10 	vmov	r3, s0
 8008390:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008394:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008398:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800839c:	da05      	bge.n	80083aa <__kernel_cosf+0x1e>
 800839e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80083a2:	ee17 2a90 	vmov	r2, s15
 80083a6:	2a00      	cmp	r2, #0
 80083a8:	d03b      	beq.n	8008422 <__kernel_cosf+0x96>
 80083aa:	ee20 6a00 	vmul.f32	s12, s0, s0
 80083ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80083b2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008428 <__kernel_cosf+0x9c>
 80083b6:	4a1d      	ldr	r2, [pc, #116]	; (800842c <__kernel_cosf+0xa0>)
 80083b8:	ee66 7a07 	vmul.f32	s15, s12, s14
 80083bc:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8008430 <__kernel_cosf+0xa4>
 80083c0:	eea6 7a25 	vfma.f32	s14, s12, s11
 80083c4:	4293      	cmp	r3, r2
 80083c6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8008434 <__kernel_cosf+0xa8>
 80083ca:	eee7 5a06 	vfma.f32	s11, s14, s12
 80083ce:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8008438 <__kernel_cosf+0xac>
 80083d2:	eea5 7a86 	vfma.f32	s14, s11, s12
 80083d6:	eddf 5a19 	vldr	s11, [pc, #100]	; 800843c <__kernel_cosf+0xb0>
 80083da:	eee7 5a06 	vfma.f32	s11, s14, s12
 80083de:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008440 <__kernel_cosf+0xb4>
 80083e2:	eea5 7a86 	vfma.f32	s14, s11, s12
 80083e6:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 80083ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 80083ee:	eee6 0a07 	vfma.f32	s1, s12, s14
 80083f2:	dc04      	bgt.n	80083fe <__kernel_cosf+0x72>
 80083f4:	ee77 0ae0 	vsub.f32	s1, s15, s1
 80083f8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 80083fc:	4770      	bx	lr
 80083fe:	4a11      	ldr	r2, [pc, #68]	; (8008444 <__kernel_cosf+0xb8>)
 8008400:	4293      	cmp	r3, r2
 8008402:	bfda      	itte	le
 8008404:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8008408:	ee07 3a10 	vmovle	s14, r3
 800840c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8008410:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008414:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8008418:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800841c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008420:	4770      	bx	lr
 8008422:	eeb0 0a66 	vmov.f32	s0, s13
 8008426:	4770      	bx	lr
 8008428:	ad47d74e 	.word	0xad47d74e
 800842c:	3e999999 	.word	0x3e999999
 8008430:	310f74f6 	.word	0x310f74f6
 8008434:	b493f27c 	.word	0xb493f27c
 8008438:	37d00d01 	.word	0x37d00d01
 800843c:	bab60b61 	.word	0xbab60b61
 8008440:	3d2aaaab 	.word	0x3d2aaaab
 8008444:	3f480000 	.word	0x3f480000

08008448 <__kernel_rem_pio2f>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	ed2d 8b04 	vpush	{d8-d9}
 8008450:	b0d7      	sub	sp, #348	; 0x15c
 8008452:	469b      	mov	fp, r3
 8008454:	460e      	mov	r6, r1
 8008456:	4bbe      	ldr	r3, [pc, #760]	; (8008750 <__kernel_rem_pio2f+0x308>)
 8008458:	9964      	ldr	r1, [sp, #400]	; 0x190
 800845a:	9002      	str	r0, [sp, #8]
 800845c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8008460:	9865      	ldr	r0, [sp, #404]	; 0x194
 8008462:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8008760 <__kernel_rem_pio2f+0x318>
 8008466:	1ed1      	subs	r1, r2, #3
 8008468:	2308      	movs	r3, #8
 800846a:	fb91 f1f3 	sdiv	r1, r1, r3
 800846e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 8008472:	f10b 3aff 	add.w	sl, fp, #4294967295	; 0xffffffff
 8008476:	1c4c      	adds	r4, r1, #1
 8008478:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800847c:	eba1 050a 	sub.w	r5, r1, sl
 8008480:	aa1a      	add	r2, sp, #104	; 0x68
 8008482:	eb09 070a 	add.w	r7, r9, sl
 8008486:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800848a:	4696      	mov	lr, r2
 800848c:	2300      	movs	r3, #0
 800848e:	42bb      	cmp	r3, r7
 8008490:	dd0f      	ble.n	80084b2 <__kernel_rem_pio2f+0x6a>
 8008492:	af42      	add	r7, sp, #264	; 0x108
 8008494:	2200      	movs	r2, #0
 8008496:	454a      	cmp	r2, r9
 8008498:	dc27      	bgt.n	80084ea <__kernel_rem_pio2f+0xa2>
 800849a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800849e:	eb0b 0302 	add.w	r3, fp, r2
 80084a2:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80084a6:	9d02      	ldr	r5, [sp, #8]
 80084a8:	eddf 7aad 	vldr	s15, [pc, #692]	; 8008760 <__kernel_rem_pio2f+0x318>
 80084ac:	f04f 0c00 	mov.w	ip, #0
 80084b0:	e015      	b.n	80084de <__kernel_rem_pio2f+0x96>
 80084b2:	42dd      	cmn	r5, r3
 80084b4:	bf5d      	ittte	pl
 80084b6:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80084ba:	ee07 2a90 	vmovpl	s15, r2
 80084be:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80084c2:	eef0 7a47 	vmovmi.f32	s15, s14
 80084c6:	ecee 7a01 	vstmia	lr!, {s15}
 80084ca:	3301      	adds	r3, #1
 80084cc:	e7df      	b.n	800848e <__kernel_rem_pio2f+0x46>
 80084ce:	ecf5 6a01 	vldmia	r5!, {s13}
 80084d2:	ed33 7a01 	vldmdb	r3!, {s14}
 80084d6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80084da:	f10c 0c01 	add.w	ip, ip, #1
 80084de:	45d4      	cmp	ip, sl
 80084e0:	ddf5      	ble.n	80084ce <__kernel_rem_pio2f+0x86>
 80084e2:	ece7 7a01 	vstmia	r7!, {s15}
 80084e6:	3201      	adds	r2, #1
 80084e8:	e7d5      	b.n	8008496 <__kernel_rem_pio2f+0x4e>
 80084ea:	ab06      	add	r3, sp, #24
 80084ec:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80084f0:	9304      	str	r3, [sp, #16]
 80084f2:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800875c <__kernel_rem_pio2f+0x314>
 80084f6:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8008758 <__kernel_rem_pio2f+0x310>
 80084fa:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 80084fe:	9303      	str	r3, [sp, #12]
 8008500:	464d      	mov	r5, r9
 8008502:	ab56      	add	r3, sp, #344	; 0x158
 8008504:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8008508:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800850c:	3f01      	subs	r7, #1
 800850e:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8008512:	00bf      	lsls	r7, r7, #2
 8008514:	ab56      	add	r3, sp, #344	; 0x158
 8008516:	19da      	adds	r2, r3, r7
 8008518:	3a4c      	subs	r2, #76	; 0x4c
 800851a:	2300      	movs	r3, #0
 800851c:	1ae9      	subs	r1, r5, r3
 800851e:	2900      	cmp	r1, #0
 8008520:	dc4c      	bgt.n	80085bc <__kernel_rem_pio2f+0x174>
 8008522:	4620      	mov	r0, r4
 8008524:	f000 fb78 	bl	8008c18 <scalbnf>
 8008528:	eeb0 8a40 	vmov.f32	s16, s0
 800852c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008530:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008534:	f000 fb2e 	bl	8008b94 <floorf>
 8008538:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800853c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008540:	2c00      	cmp	r4, #0
 8008542:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008546:	edcd 7a01 	vstr	s15, [sp, #4]
 800854a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800854e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008552:	dd48      	ble.n	80085e6 <__kernel_rem_pio2f+0x19e>
 8008554:	1e69      	subs	r1, r5, #1
 8008556:	ab06      	add	r3, sp, #24
 8008558:	f1c4 0008 	rsb	r0, r4, #8
 800855c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8008560:	9a01      	ldr	r2, [sp, #4]
 8008562:	fa4c f300 	asr.w	r3, ip, r0
 8008566:	441a      	add	r2, r3
 8008568:	4083      	lsls	r3, r0
 800856a:	9201      	str	r2, [sp, #4]
 800856c:	ebac 0203 	sub.w	r2, ip, r3
 8008570:	ab06      	add	r3, sp, #24
 8008572:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8008576:	f1c4 0307 	rsb	r3, r4, #7
 800857a:	fa42 f803 	asr.w	r8, r2, r3
 800857e:	f1b8 0f00 	cmp.w	r8, #0
 8008582:	dd41      	ble.n	8008608 <__kernel_rem_pio2f+0x1c0>
 8008584:	9b01      	ldr	r3, [sp, #4]
 8008586:	2000      	movs	r0, #0
 8008588:	3301      	adds	r3, #1
 800858a:	9301      	str	r3, [sp, #4]
 800858c:	4601      	mov	r1, r0
 800858e:	4285      	cmp	r5, r0
 8008590:	dc6d      	bgt.n	800866e <__kernel_rem_pio2f+0x226>
 8008592:	2c00      	cmp	r4, #0
 8008594:	dd04      	ble.n	80085a0 <__kernel_rem_pio2f+0x158>
 8008596:	2c01      	cmp	r4, #1
 8008598:	d07e      	beq.n	8008698 <__kernel_rem_pio2f+0x250>
 800859a:	2c02      	cmp	r4, #2
 800859c:	f000 8086 	beq.w	80086ac <__kernel_rem_pio2f+0x264>
 80085a0:	f1b8 0f02 	cmp.w	r8, #2
 80085a4:	d130      	bne.n	8008608 <__kernel_rem_pio2f+0x1c0>
 80085a6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80085aa:	ee30 8a48 	vsub.f32	s16, s0, s16
 80085ae:	b359      	cbz	r1, 8008608 <__kernel_rem_pio2f+0x1c0>
 80085b0:	4620      	mov	r0, r4
 80085b2:	f000 fb31 	bl	8008c18 <scalbnf>
 80085b6:	ee38 8a40 	vsub.f32	s16, s16, s0
 80085ba:	e025      	b.n	8008608 <__kernel_rem_pio2f+0x1c0>
 80085bc:	ee60 7a28 	vmul.f32	s15, s0, s17
 80085c0:	a806      	add	r0, sp, #24
 80085c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80085c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085ca:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80085ce:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80085d2:	ee10 1a10 	vmov	r1, s0
 80085d6:	ed32 0a01 	vldmdb	r2!, {s0}
 80085da:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 80085de:	ee37 0a80 	vadd.f32	s0, s15, s0
 80085e2:	3301      	adds	r3, #1
 80085e4:	e79a      	b.n	800851c <__kernel_rem_pio2f+0xd4>
 80085e6:	d106      	bne.n	80085f6 <__kernel_rem_pio2f+0x1ae>
 80085e8:	1e6b      	subs	r3, r5, #1
 80085ea:	aa06      	add	r2, sp, #24
 80085ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80085f0:	ea4f 2822 	mov.w	r8, r2, asr #8
 80085f4:	e7c3      	b.n	800857e <__kernel_rem_pio2f+0x136>
 80085f6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80085fa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80085fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008602:	da31      	bge.n	8008668 <__kernel_rem_pio2f+0x220>
 8008604:	f04f 0800 	mov.w	r8, #0
 8008608:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800860c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008610:	f040 80a8 	bne.w	8008764 <__kernel_rem_pio2f+0x31c>
 8008614:	1e6b      	subs	r3, r5, #1
 8008616:	4618      	mov	r0, r3
 8008618:	2200      	movs	r2, #0
 800861a:	4548      	cmp	r0, r9
 800861c:	da4d      	bge.n	80086ba <__kernel_rem_pio2f+0x272>
 800861e:	2a00      	cmp	r2, #0
 8008620:	f000 8087 	beq.w	8008732 <__kernel_rem_pio2f+0x2ea>
 8008624:	aa06      	add	r2, sp, #24
 8008626:	3c08      	subs	r4, #8
 8008628:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800862c:	2900      	cmp	r1, #0
 800862e:	f000 808d 	beq.w	800874c <__kernel_rem_pio2f+0x304>
 8008632:	4620      	mov	r0, r4
 8008634:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008638:	9302      	str	r3, [sp, #8]
 800863a:	f000 faed 	bl	8008c18 <scalbnf>
 800863e:	9b02      	ldr	r3, [sp, #8]
 8008640:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800875c <__kernel_rem_pio2f+0x314>
 8008644:	0099      	lsls	r1, r3, #2
 8008646:	aa42      	add	r2, sp, #264	; 0x108
 8008648:	1850      	adds	r0, r2, r1
 800864a:	1d05      	adds	r5, r0, #4
 800864c:	461c      	mov	r4, r3
 800864e:	2c00      	cmp	r4, #0
 8008650:	f280 80b8 	bge.w	80087c4 <__kernel_rem_pio2f+0x37c>
 8008654:	2500      	movs	r5, #0
 8008656:	1b5c      	subs	r4, r3, r5
 8008658:	2c00      	cmp	r4, #0
 800865a:	f2c0 80d8 	blt.w	800880e <__kernel_rem_pio2f+0x3c6>
 800865e:	4f3d      	ldr	r7, [pc, #244]	; (8008754 <__kernel_rem_pio2f+0x30c>)
 8008660:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8008760 <__kernel_rem_pio2f+0x318>
 8008664:	2400      	movs	r4, #0
 8008666:	e0c6      	b.n	80087f6 <__kernel_rem_pio2f+0x3ae>
 8008668:	f04f 0802 	mov.w	r8, #2
 800866c:	e78a      	b.n	8008584 <__kernel_rem_pio2f+0x13c>
 800866e:	ab06      	add	r3, sp, #24
 8008670:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8008674:	b949      	cbnz	r1, 800868a <__kernel_rem_pio2f+0x242>
 8008676:	b12b      	cbz	r3, 8008684 <__kernel_rem_pio2f+0x23c>
 8008678:	aa06      	add	r2, sp, #24
 800867a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800867e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008682:	2301      	movs	r3, #1
 8008684:	3001      	adds	r0, #1
 8008686:	4619      	mov	r1, r3
 8008688:	e781      	b.n	800858e <__kernel_rem_pio2f+0x146>
 800868a:	aa06      	add	r2, sp, #24
 800868c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8008690:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8008694:	460b      	mov	r3, r1
 8008696:	e7f5      	b.n	8008684 <__kernel_rem_pio2f+0x23c>
 8008698:	1e68      	subs	r0, r5, #1
 800869a:	ab06      	add	r3, sp, #24
 800869c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80086a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086a4:	aa06      	add	r2, sp, #24
 80086a6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80086aa:	e779      	b.n	80085a0 <__kernel_rem_pio2f+0x158>
 80086ac:	1e68      	subs	r0, r5, #1
 80086ae:	ab06      	add	r3, sp, #24
 80086b0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80086b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086b8:	e7f4      	b.n	80086a4 <__kernel_rem_pio2f+0x25c>
 80086ba:	a906      	add	r1, sp, #24
 80086bc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80086c0:	3801      	subs	r0, #1
 80086c2:	430a      	orrs	r2, r1
 80086c4:	e7a9      	b.n	800861a <__kernel_rem_pio2f+0x1d2>
 80086c6:	f10c 0c01 	add.w	ip, ip, #1
 80086ca:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80086ce:	2a00      	cmp	r2, #0
 80086d0:	d0f9      	beq.n	80086c6 <__kernel_rem_pio2f+0x27e>
 80086d2:	eb0b 0305 	add.w	r3, fp, r5
 80086d6:	aa1a      	add	r2, sp, #104	; 0x68
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	1898      	adds	r0, r3, r2
 80086dc:	3004      	adds	r0, #4
 80086de:	1c69      	adds	r1, r5, #1
 80086e0:	3704      	adds	r7, #4
 80086e2:	2200      	movs	r2, #0
 80086e4:	4465      	add	r5, ip
 80086e6:	9005      	str	r0, [sp, #20]
 80086e8:	428d      	cmp	r5, r1
 80086ea:	f6ff af0a 	blt.w	8008502 <__kernel_rem_pio2f+0xba>
 80086ee:	a81a      	add	r0, sp, #104	; 0x68
 80086f0:	eb02 0c03 	add.w	ip, r2, r3
 80086f4:	4484      	add	ip, r0
 80086f6:	9803      	ldr	r0, [sp, #12]
 80086f8:	f8dd e008 	ldr.w	lr, [sp, #8]
 80086fc:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8008700:	9001      	str	r0, [sp, #4]
 8008702:	ee07 0a90 	vmov	s15, r0
 8008706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800870a:	9805      	ldr	r0, [sp, #20]
 800870c:	edcc 7a00 	vstr	s15, [ip]
 8008710:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008760 <__kernel_rem_pio2f+0x318>
 8008714:	eb00 0802 	add.w	r8, r0, r2
 8008718:	f04f 0c00 	mov.w	ip, #0
 800871c:	45d4      	cmp	ip, sl
 800871e:	dd0c      	ble.n	800873a <__kernel_rem_pio2f+0x2f2>
 8008720:	eb02 0c07 	add.w	ip, r2, r7
 8008724:	a842      	add	r0, sp, #264	; 0x108
 8008726:	4484      	add	ip, r0
 8008728:	edcc 7a01 	vstr	s15, [ip, #4]
 800872c:	3101      	adds	r1, #1
 800872e:	3204      	adds	r2, #4
 8008730:	e7da      	b.n	80086e8 <__kernel_rem_pio2f+0x2a0>
 8008732:	9b04      	ldr	r3, [sp, #16]
 8008734:	f04f 0c01 	mov.w	ip, #1
 8008738:	e7c7      	b.n	80086ca <__kernel_rem_pio2f+0x282>
 800873a:	ecfe 6a01 	vldmia	lr!, {s13}
 800873e:	ed38 7a01 	vldmdb	r8!, {s14}
 8008742:	f10c 0c01 	add.w	ip, ip, #1
 8008746:	eee6 7a87 	vfma.f32	s15, s13, s14
 800874a:	e7e7      	b.n	800871c <__kernel_rem_pio2f+0x2d4>
 800874c:	3b01      	subs	r3, #1
 800874e:	e769      	b.n	8008624 <__kernel_rem_pio2f+0x1dc>
 8008750:	080090e4 	.word	0x080090e4
 8008754:	080090b8 	.word	0x080090b8
 8008758:	43800000 	.word	0x43800000
 800875c:	3b800000 	.word	0x3b800000
 8008760:	00000000 	.word	0x00000000
 8008764:	4260      	negs	r0, r4
 8008766:	eeb0 0a48 	vmov.f32	s0, s16
 800876a:	f000 fa55 	bl	8008c18 <scalbnf>
 800876e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8008758 <__kernel_rem_pio2f+0x310>
 8008772:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800877a:	db1a      	blt.n	80087b2 <__kernel_rem_pio2f+0x36a>
 800877c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800875c <__kernel_rem_pio2f+0x314>
 8008780:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008784:	aa06      	add	r2, sp, #24
 8008786:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800878a:	a906      	add	r1, sp, #24
 800878c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008790:	3408      	adds	r4, #8
 8008792:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800879a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800879e:	ee10 3a10 	vmov	r3, s0
 80087a2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80087a6:	1c6b      	adds	r3, r5, #1
 80087a8:	ee17 2a90 	vmov	r2, s15
 80087ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80087b0:	e73f      	b.n	8008632 <__kernel_rem_pio2f+0x1ea>
 80087b2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80087b6:	aa06      	add	r2, sp, #24
 80087b8:	ee10 3a10 	vmov	r3, s0
 80087bc:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80087c0:	462b      	mov	r3, r5
 80087c2:	e736      	b.n	8008632 <__kernel_rem_pio2f+0x1ea>
 80087c4:	aa06      	add	r2, sp, #24
 80087c6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80087ca:	9202      	str	r2, [sp, #8]
 80087cc:	ee07 2a90 	vmov	s15, r2
 80087d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087d4:	3c01      	subs	r4, #1
 80087d6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80087da:	ee20 0a07 	vmul.f32	s0, s0, s14
 80087de:	ed65 7a01 	vstmdb	r5!, {s15}
 80087e2:	e734      	b.n	800864e <__kernel_rem_pio2f+0x206>
 80087e4:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 80087e8:	ecf7 6a01 	vldmia	r7!, {s13}
 80087ec:	ed9c 7a00 	vldr	s14, [ip]
 80087f0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80087f4:	3401      	adds	r4, #1
 80087f6:	454c      	cmp	r4, r9
 80087f8:	dc01      	bgt.n	80087fe <__kernel_rem_pio2f+0x3b6>
 80087fa:	42a5      	cmp	r5, r4
 80087fc:	daf2      	bge.n	80087e4 <__kernel_rem_pio2f+0x39c>
 80087fe:	aa56      	add	r2, sp, #344	; 0x158
 8008800:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8008804:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8008808:	3501      	adds	r5, #1
 800880a:	3804      	subs	r0, #4
 800880c:	e723      	b.n	8008656 <__kernel_rem_pio2f+0x20e>
 800880e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008810:	2a03      	cmp	r2, #3
 8008812:	d84d      	bhi.n	80088b0 <__kernel_rem_pio2f+0x468>
 8008814:	e8df f002 	tbb	[pc, r2]
 8008818:	021f1f3e 	.word	0x021f1f3e
 800881c:	aa56      	add	r2, sp, #344	; 0x158
 800881e:	4411      	add	r1, r2
 8008820:	399c      	subs	r1, #156	; 0x9c
 8008822:	4608      	mov	r0, r1
 8008824:	461c      	mov	r4, r3
 8008826:	2c00      	cmp	r4, #0
 8008828:	dc5f      	bgt.n	80088ea <__kernel_rem_pio2f+0x4a2>
 800882a:	4608      	mov	r0, r1
 800882c:	461c      	mov	r4, r3
 800882e:	2c01      	cmp	r4, #1
 8008830:	dc6b      	bgt.n	800890a <__kernel_rem_pio2f+0x4c2>
 8008832:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8008760 <__kernel_rem_pio2f+0x318>
 8008836:	2b01      	cmp	r3, #1
 8008838:	dc77      	bgt.n	800892a <__kernel_rem_pio2f+0x4e2>
 800883a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800883e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008842:	f1b8 0f00 	cmp.w	r8, #0
 8008846:	d176      	bne.n	8008936 <__kernel_rem_pio2f+0x4ee>
 8008848:	edc6 6a00 	vstr	s13, [r6]
 800884c:	ed86 7a01 	vstr	s14, [r6, #4]
 8008850:	edc6 7a02 	vstr	s15, [r6, #8]
 8008854:	e02c      	b.n	80088b0 <__kernel_rem_pio2f+0x468>
 8008856:	aa56      	add	r2, sp, #344	; 0x158
 8008858:	4411      	add	r1, r2
 800885a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8008760 <__kernel_rem_pio2f+0x318>
 800885e:	399c      	subs	r1, #156	; 0x9c
 8008860:	4618      	mov	r0, r3
 8008862:	2800      	cmp	r0, #0
 8008864:	da32      	bge.n	80088cc <__kernel_rem_pio2f+0x484>
 8008866:	f1b8 0f00 	cmp.w	r8, #0
 800886a:	d035      	beq.n	80088d8 <__kernel_rem_pio2f+0x490>
 800886c:	eef1 7a47 	vneg.f32	s15, s14
 8008870:	edc6 7a00 	vstr	s15, [r6]
 8008874:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8008878:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800887c:	a82f      	add	r0, sp, #188	; 0xbc
 800887e:	2101      	movs	r1, #1
 8008880:	428b      	cmp	r3, r1
 8008882:	da2c      	bge.n	80088de <__kernel_rem_pio2f+0x496>
 8008884:	f1b8 0f00 	cmp.w	r8, #0
 8008888:	d001      	beq.n	800888e <__kernel_rem_pio2f+0x446>
 800888a:	eef1 7a67 	vneg.f32	s15, s15
 800888e:	edc6 7a01 	vstr	s15, [r6, #4]
 8008892:	e00d      	b.n	80088b0 <__kernel_rem_pio2f+0x468>
 8008894:	aa56      	add	r2, sp, #344	; 0x158
 8008896:	4411      	add	r1, r2
 8008898:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8008760 <__kernel_rem_pio2f+0x318>
 800889c:	399c      	subs	r1, #156	; 0x9c
 800889e:	2b00      	cmp	r3, #0
 80088a0:	da0e      	bge.n	80088c0 <__kernel_rem_pio2f+0x478>
 80088a2:	f1b8 0f00 	cmp.w	r8, #0
 80088a6:	d001      	beq.n	80088ac <__kernel_rem_pio2f+0x464>
 80088a8:	eef1 7a67 	vneg.f32	s15, s15
 80088ac:	edc6 7a00 	vstr	s15, [r6]
 80088b0:	9b01      	ldr	r3, [sp, #4]
 80088b2:	f003 0007 	and.w	r0, r3, #7
 80088b6:	b057      	add	sp, #348	; 0x15c
 80088b8:	ecbd 8b04 	vpop	{d8-d9}
 80088bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c0:	ed31 7a01 	vldmdb	r1!, {s14}
 80088c4:	3b01      	subs	r3, #1
 80088c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088ca:	e7e8      	b.n	800889e <__kernel_rem_pio2f+0x456>
 80088cc:	ed71 7a01 	vldmdb	r1!, {s15}
 80088d0:	3801      	subs	r0, #1
 80088d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80088d6:	e7c4      	b.n	8008862 <__kernel_rem_pio2f+0x41a>
 80088d8:	eef0 7a47 	vmov.f32	s15, s14
 80088dc:	e7c8      	b.n	8008870 <__kernel_rem_pio2f+0x428>
 80088de:	ecb0 7a01 	vldmia	r0!, {s14}
 80088e2:	3101      	adds	r1, #1
 80088e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088e8:	e7ca      	b.n	8008880 <__kernel_rem_pio2f+0x438>
 80088ea:	ed50 7a02 	vldr	s15, [r0, #-8]
 80088ee:	ed70 6a01 	vldmdb	r0!, {s13}
 80088f2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80088f6:	3c01      	subs	r4, #1
 80088f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80088fc:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008900:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008904:	edc0 7a00 	vstr	s15, [r0]
 8008908:	e78d      	b.n	8008826 <__kernel_rem_pio2f+0x3de>
 800890a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800890e:	ed70 6a01 	vldmdb	r0!, {s13}
 8008912:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008916:	3c01      	subs	r4, #1
 8008918:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800891c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008920:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008924:	edc0 7a00 	vstr	s15, [r0]
 8008928:	e781      	b.n	800882e <__kernel_rem_pio2f+0x3e6>
 800892a:	ed31 7a01 	vldmdb	r1!, {s14}
 800892e:	3b01      	subs	r3, #1
 8008930:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008934:	e77f      	b.n	8008836 <__kernel_rem_pio2f+0x3ee>
 8008936:	eef1 6a66 	vneg.f32	s13, s13
 800893a:	eeb1 7a47 	vneg.f32	s14, s14
 800893e:	edc6 6a00 	vstr	s13, [r6]
 8008942:	ed86 7a01 	vstr	s14, [r6, #4]
 8008946:	eef1 7a67 	vneg.f32	s15, s15
 800894a:	e781      	b.n	8008850 <__kernel_rem_pio2f+0x408>

0800894c <__kernel_sinf>:
 800894c:	ee10 3a10 	vmov	r3, s0
 8008950:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008954:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008958:	da04      	bge.n	8008964 <__kernel_sinf+0x18>
 800895a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800895e:	ee17 3a90 	vmov	r3, s15
 8008962:	b35b      	cbz	r3, 80089bc <__kernel_sinf+0x70>
 8008964:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008968:	eddf 7a15 	vldr	s15, [pc, #84]	; 80089c0 <__kernel_sinf+0x74>
 800896c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80089c4 <__kernel_sinf+0x78>
 8008970:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008974:	eddf 7a14 	vldr	s15, [pc, #80]	; 80089c8 <__kernel_sinf+0x7c>
 8008978:	eee6 7a07 	vfma.f32	s15, s12, s14
 800897c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80089cc <__kernel_sinf+0x80>
 8008980:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008984:	eddf 7a12 	vldr	s15, [pc, #72]	; 80089d0 <__kernel_sinf+0x84>
 8008988:	ee60 6a07 	vmul.f32	s13, s0, s14
 800898c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008990:	b930      	cbnz	r0, 80089a0 <__kernel_sinf+0x54>
 8008992:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80089d4 <__kernel_sinf+0x88>
 8008996:	eea7 6a27 	vfma.f32	s12, s14, s15
 800899a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800899e:	4770      	bx	lr
 80089a0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80089a4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80089a8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80089ac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80089b0:	eddf 7a09 	vldr	s15, [pc, #36]	; 80089d8 <__kernel_sinf+0x8c>
 80089b4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80089b8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	2f2ec9d3 	.word	0x2f2ec9d3
 80089c4:	b2d72f34 	.word	0xb2d72f34
 80089c8:	3638ef1b 	.word	0x3638ef1b
 80089cc:	b9500d01 	.word	0xb9500d01
 80089d0:	3c088889 	.word	0x3c088889
 80089d4:	be2aaaab 	.word	0xbe2aaaab
 80089d8:	3e2aaaab 	.word	0x3e2aaaab

080089dc <atanf>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	ee10 5a10 	vmov	r5, s0
 80089e2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80089e6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80089ea:	eef0 7a40 	vmov.f32	s15, s0
 80089ee:	db10      	blt.n	8008a12 <atanf+0x36>
 80089f0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80089f4:	dd04      	ble.n	8008a00 <atanf+0x24>
 80089f6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80089fa:	eeb0 0a67 	vmov.f32	s0, s15
 80089fe:	bd38      	pop	{r3, r4, r5, pc}
 8008a00:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8008b38 <atanf+0x15c>
 8008a04:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008b3c <atanf+0x160>
 8008a08:	2d00      	cmp	r5, #0
 8008a0a:	bfd8      	it	le
 8008a0c:	eef0 7a47 	vmovle.f32	s15, s14
 8008a10:	e7f3      	b.n	80089fa <atanf+0x1e>
 8008a12:	4b4b      	ldr	r3, [pc, #300]	; (8008b40 <atanf+0x164>)
 8008a14:	429c      	cmp	r4, r3
 8008a16:	dc10      	bgt.n	8008a3a <atanf+0x5e>
 8008a18:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008a1c:	da0a      	bge.n	8008a34 <atanf+0x58>
 8008a1e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008b44 <atanf+0x168>
 8008a22:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008a26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008a2a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a32:	dce2      	bgt.n	80089fa <atanf+0x1e>
 8008a34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008a38:	e013      	b.n	8008a62 <atanf+0x86>
 8008a3a:	f000 f8a3 	bl	8008b84 <fabsf>
 8008a3e:	4b42      	ldr	r3, [pc, #264]	; (8008b48 <atanf+0x16c>)
 8008a40:	429c      	cmp	r4, r3
 8008a42:	dc4f      	bgt.n	8008ae4 <atanf+0x108>
 8008a44:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008a48:	429c      	cmp	r4, r3
 8008a4a:	dc41      	bgt.n	8008ad0 <atanf+0xf4>
 8008a4c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008a50:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008a54:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008a58:	2300      	movs	r3, #0
 8008a5a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008a5e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008a62:	1c5a      	adds	r2, r3, #1
 8008a64:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008a68:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008b4c <atanf+0x170>
 8008a6c:	eddf 5a38 	vldr	s11, [pc, #224]	; 8008b50 <atanf+0x174>
 8008a70:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8008b54 <atanf+0x178>
 8008a74:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008a78:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008a7c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008b58 <atanf+0x17c>
 8008a80:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008a84:	eddf 5a35 	vldr	s11, [pc, #212]	; 8008b5c <atanf+0x180>
 8008a88:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008a8c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008b60 <atanf+0x184>
 8008a90:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008a94:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008b64 <atanf+0x188>
 8008a98:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008a9c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008b68 <atanf+0x18c>
 8008aa0:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008aa4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8008b6c <atanf+0x190>
 8008aa8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008aac:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8008b70 <atanf+0x194>
 8008ab0:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008ab4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008b74 <atanf+0x198>
 8008ab8:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008abc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008ac0:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008ac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ac8:	d121      	bne.n	8008b0e <atanf+0x132>
 8008aca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ace:	e794      	b.n	80089fa <atanf+0x1e>
 8008ad0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008ad4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008ad8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008adc:	2301      	movs	r3, #1
 8008ade:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008ae2:	e7be      	b.n	8008a62 <atanf+0x86>
 8008ae4:	4b24      	ldr	r3, [pc, #144]	; (8008b78 <atanf+0x19c>)
 8008ae6:	429c      	cmp	r4, r3
 8008ae8:	dc0b      	bgt.n	8008b02 <atanf+0x126>
 8008aea:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8008aee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008af2:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008af6:	2302      	movs	r3, #2
 8008af8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008afc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b00:	e7af      	b.n	8008a62 <atanf+0x86>
 8008b02:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008b06:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e7a9      	b.n	8008a62 <atanf+0x86>
 8008b0e:	4a1b      	ldr	r2, [pc, #108]	; (8008b7c <atanf+0x1a0>)
 8008b10:	491b      	ldr	r1, [pc, #108]	; (8008b80 <atanf+0x1a4>)
 8008b12:	009b      	lsls	r3, r3, #2
 8008b14:	441a      	add	r2, r3
 8008b16:	440b      	add	r3, r1
 8008b18:	edd3 6a00 	vldr	s13, [r3]
 8008b1c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008b20:	2d00      	cmp	r5, #0
 8008b22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b26:	ed92 7a00 	vldr	s14, [r2]
 8008b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b2e:	bfb8      	it	lt
 8008b30:	eef1 7a67 	vneglt.f32	s15, s15
 8008b34:	e761      	b.n	80089fa <atanf+0x1e>
 8008b36:	bf00      	nop
 8008b38:	bfc90fdb 	.word	0xbfc90fdb
 8008b3c:	3fc90fdb 	.word	0x3fc90fdb
 8008b40:	3edfffff 	.word	0x3edfffff
 8008b44:	7149f2ca 	.word	0x7149f2ca
 8008b48:	3f97ffff 	.word	0x3f97ffff
 8008b4c:	3c8569d7 	.word	0x3c8569d7
 8008b50:	3d4bda59 	.word	0x3d4bda59
 8008b54:	bd6ef16b 	.word	0xbd6ef16b
 8008b58:	3d886b35 	.word	0x3d886b35
 8008b5c:	3dba2e6e 	.word	0x3dba2e6e
 8008b60:	3e124925 	.word	0x3e124925
 8008b64:	3eaaaaab 	.word	0x3eaaaaab
 8008b68:	bd15a221 	.word	0xbd15a221
 8008b6c:	bd9d8795 	.word	0xbd9d8795
 8008b70:	bde38e38 	.word	0xbde38e38
 8008b74:	be4ccccd 	.word	0xbe4ccccd
 8008b78:	401bffff 	.word	0x401bffff
 8008b7c:	080090f0 	.word	0x080090f0
 8008b80:	08009100 	.word	0x08009100

08008b84 <fabsf>:
 8008b84:	ee10 3a10 	vmov	r3, s0
 8008b88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b8c:	ee00 3a10 	vmov	s0, r3
 8008b90:	4770      	bx	lr
	...

08008b94 <floorf>:
 8008b94:	ee10 3a10 	vmov	r3, s0
 8008b98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008b9c:	0dca      	lsrs	r2, r1, #23
 8008b9e:	3a7f      	subs	r2, #127	; 0x7f
 8008ba0:	2a16      	cmp	r2, #22
 8008ba2:	dc2a      	bgt.n	8008bfa <floorf+0x66>
 8008ba4:	2a00      	cmp	r2, #0
 8008ba6:	da11      	bge.n	8008bcc <floorf+0x38>
 8008ba8:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008c0c <floorf+0x78>
 8008bac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bb0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb8:	dd05      	ble.n	8008bc6 <floorf+0x32>
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	da23      	bge.n	8008c06 <floorf+0x72>
 8008bbe:	4a14      	ldr	r2, [pc, #80]	; (8008c10 <floorf+0x7c>)
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	bf18      	it	ne
 8008bc4:	4613      	movne	r3, r2
 8008bc6:	ee00 3a10 	vmov	s0, r3
 8008bca:	4770      	bx	lr
 8008bcc:	4911      	ldr	r1, [pc, #68]	; (8008c14 <floorf+0x80>)
 8008bce:	4111      	asrs	r1, r2
 8008bd0:	420b      	tst	r3, r1
 8008bd2:	d0fa      	beq.n	8008bca <floorf+0x36>
 8008bd4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008c0c <floorf+0x78>
 8008bd8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bdc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be4:	ddef      	ble.n	8008bc6 <floorf+0x32>
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	bfbe      	ittt	lt
 8008bea:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008bee:	fa40 f202 	asrlt.w	r2, r0, r2
 8008bf2:	189b      	addlt	r3, r3, r2
 8008bf4:	ea23 0301 	bic.w	r3, r3, r1
 8008bf8:	e7e5      	b.n	8008bc6 <floorf+0x32>
 8008bfa:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008bfe:	d3e4      	bcc.n	8008bca <floorf+0x36>
 8008c00:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008c04:	4770      	bx	lr
 8008c06:	2300      	movs	r3, #0
 8008c08:	e7dd      	b.n	8008bc6 <floorf+0x32>
 8008c0a:	bf00      	nop
 8008c0c:	7149f2ca 	.word	0x7149f2ca
 8008c10:	bf800000 	.word	0xbf800000
 8008c14:	007fffff 	.word	0x007fffff

08008c18 <scalbnf>:
 8008c18:	b508      	push	{r3, lr}
 8008c1a:	ee10 2a10 	vmov	r2, s0
 8008c1e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8008c22:	ed2d 8b02 	vpush	{d8}
 8008c26:	eef0 0a40 	vmov.f32	s1, s0
 8008c2a:	d004      	beq.n	8008c36 <scalbnf+0x1e>
 8008c2c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008c30:	d306      	bcc.n	8008c40 <scalbnf+0x28>
 8008c32:	ee70 0a00 	vadd.f32	s1, s0, s0
 8008c36:	ecbd 8b02 	vpop	{d8}
 8008c3a:	eeb0 0a60 	vmov.f32	s0, s1
 8008c3e:	bd08      	pop	{r3, pc}
 8008c40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008c44:	d21c      	bcs.n	8008c80 <scalbnf+0x68>
 8008c46:	4b1f      	ldr	r3, [pc, #124]	; (8008cc4 <scalbnf+0xac>)
 8008c48:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008cc8 <scalbnf+0xb0>
 8008c4c:	4298      	cmp	r0, r3
 8008c4e:	ee60 0a27 	vmul.f32	s1, s0, s15
 8008c52:	db10      	blt.n	8008c76 <scalbnf+0x5e>
 8008c54:	ee10 2a90 	vmov	r2, s1
 8008c58:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8008c5c:	3b19      	subs	r3, #25
 8008c5e:	4403      	add	r3, r0
 8008c60:	2bfe      	cmp	r3, #254	; 0xfe
 8008c62:	dd0f      	ble.n	8008c84 <scalbnf+0x6c>
 8008c64:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8008ccc <scalbnf+0xb4>
 8008c68:	eeb0 0a48 	vmov.f32	s0, s16
 8008c6c:	f000 f834 	bl	8008cd8 <copysignf>
 8008c70:	ee60 0a08 	vmul.f32	s1, s0, s16
 8008c74:	e7df      	b.n	8008c36 <scalbnf+0x1e>
 8008c76:	eddf 7a16 	vldr	s15, [pc, #88]	; 8008cd0 <scalbnf+0xb8>
 8008c7a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8008c7e:	e7da      	b.n	8008c36 <scalbnf+0x1e>
 8008c80:	0ddb      	lsrs	r3, r3, #23
 8008c82:	e7ec      	b.n	8008c5e <scalbnf+0x46>
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	dd06      	ble.n	8008c96 <scalbnf+0x7e>
 8008c88:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008c8c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008c90:	ee00 3a90 	vmov	s1, r3
 8008c94:	e7cf      	b.n	8008c36 <scalbnf+0x1e>
 8008c96:	f113 0f16 	cmn.w	r3, #22
 8008c9a:	da06      	bge.n	8008caa <scalbnf+0x92>
 8008c9c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008ca0:	4298      	cmp	r0, r3
 8008ca2:	dcdf      	bgt.n	8008c64 <scalbnf+0x4c>
 8008ca4:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8008cd0 <scalbnf+0xb8>
 8008ca8:	e7de      	b.n	8008c68 <scalbnf+0x50>
 8008caa:	3319      	adds	r3, #25
 8008cac:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008cb0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008cb4:	eddf 7a07 	vldr	s15, [pc, #28]	; 8008cd4 <scalbnf+0xbc>
 8008cb8:	ee07 3a10 	vmov	s14, r3
 8008cbc:	ee67 0a27 	vmul.f32	s1, s14, s15
 8008cc0:	e7b9      	b.n	8008c36 <scalbnf+0x1e>
 8008cc2:	bf00      	nop
 8008cc4:	ffff3cb0 	.word	0xffff3cb0
 8008cc8:	4c000000 	.word	0x4c000000
 8008ccc:	7149f2ca 	.word	0x7149f2ca
 8008cd0:	0da24260 	.word	0x0da24260
 8008cd4:	33000000 	.word	0x33000000

08008cd8 <copysignf>:
 8008cd8:	ee10 3a10 	vmov	r3, s0
 8008cdc:	ee10 2a90 	vmov	r2, s1
 8008ce0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ce4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	ee00 3a10 	vmov	s0, r3
 8008cee:	4770      	bx	lr

08008cf0 <_init>:
 8008cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf2:	bf00      	nop
 8008cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cf6:	bc08      	pop	{r3}
 8008cf8:	469e      	mov	lr, r3
 8008cfa:	4770      	bx	lr

08008cfc <_fini>:
 8008cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cfe:	bf00      	nop
 8008d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d02:	bc08      	pop	{r3}
 8008d04:	469e      	mov	lr, r3
 8008d06:	4770      	bx	lr
