#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1aef0f0 .scope module, "add_sub_last" "add_sub_last" 2 24;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
o0x7f583df89018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f583df89048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1b55410/d .functor XOR 1, o0x7f583df89018, o0x7f583df89048, C4<0>, C4<0>;
L_0x1b55410 .delay 1 (30000,30000,30000) L_0x1b55410/d;
o0x7f583df89078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1b55530/d .functor XOR 1, L_0x1b55410, o0x7f583df89078, C4<0>, C4<0>;
L_0x1b55530 .delay 1 (30000,30000,30000) L_0x1b55530/d;
L_0x1b556e0/d .functor AND 1, L_0x1b55410, o0x7f583df89078, C4<1>, C4<1>;
L_0x1b556e0 .delay 1 (30000,30000,30000) L_0x1b556e0/d;
L_0x1b55890/d .functor AND 1, o0x7f583df89018, o0x7f583df89048, C4<1>, C4<1>;
L_0x1b55890 .delay 1 (30000,30000,30000) L_0x1b55890/d;
L_0x1b55a40/d .functor OR 1, L_0x1b556e0, L_0x1b55890, C4<0>, C4<0>;
L_0x1b55a40 .delay 1 (30000,30000,30000) L_0x1b55a40/d;
L_0x1b55bf0/d .functor XOR 1, L_0x1b55a40, o0x7f583df89078, C4<0>, C4<0>;
L_0x1b55bf0 .delay 1 (30000,30000,30000) L_0x1b55bf0/d;
v0x1a4d460_0 .net "A", 0 0, o0x7f583df89018;  0 drivers
v0x1a9c240_0 .net "B", 0 0, o0x7f583df89048;  0 drivers
v0x1a9c300_0 .net "carryin", 0 0, o0x7f583df89078;  0 drivers
v0x1a96d50_0 .net "carryout", 0 0, L_0x1b55a40;  1 drivers
v0x1a96e10_0 .net "out1", 0 0, L_0x1b55410;  1 drivers
v0x1a81b60_0 .net "out2", 0 0, L_0x1b556e0;  1 drivers
v0x1a81c20_0 .net "out3", 0 0, L_0x1b55890;  1 drivers
v0x1a7afd0_0 .net "overflow", 0 0, L_0x1b55bf0;  1 drivers
v0x1a7b090_0 .net "sum", 0 0, L_0x1b55530;  1 drivers
S_0x1ae2be0 .scope module, "testAlu" "testAlu" 3 5;
 .timescale -9 -12;
v0x1b54e50_0 .var "A", 31 0;
v0x1b54f30_0 .var "B", 31 0;
v0x1b54fd0_0 .net "carryout", 0 0, L_0x1b89dd0;  1 drivers
v0x1b55100_0 .var "command", 2 0;
v0x1b551a0_0 .net "overflow", 0 0, L_0x1b8ab00;  1 drivers
v0x1b552d0_0 .net "result", 31 0, L_0x1b8ad20;  1 drivers
o0x7f583df990f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b55370_0 .net "zero", 0 0, o0x7f583df990f8;  0 drivers
S_0x1a5b410 .scope module, "alu" "ALU" 3 14, 4 90 0, S_0x1ae2be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
    .port_info 6 /INPUT 3 "command"
v0x1b54160_0 .net "A", 31 0, v0x1b54e50_0;  1 drivers
v0x1b54260_0 .net "B", 31 0, v0x1b54f30_0;  1 drivers
v0x1b54340_0 .net "carryout", 0 0, L_0x1b89dd0;  alias, 1 drivers
v0x1b54410_0 .net "command", 2 0, v0x1b55100_0;  1 drivers
v0x1b1aa40_0 .net "cout", 30 0, L_0x1b54980;  1 drivers
v0x1b1ab70_0 .net "overflow", 0 0, L_0x1b8ab00;  alias, 1 drivers
v0x1b1ac10_0 .net "result", 31 0, L_0x1b8ad20;  alias, 1 drivers
v0x1b1acf0_0 .net "slt", 0 0, L_0x1b8abc0;  1 drivers
v0x1b54cc0_0 .net "zero", 0 0, o0x7f583df990f8;  alias, 0 drivers
L_0x1b57470 .part v0x1b54e50_0, 0, 1;
L_0x1b57560 .part v0x1b54f30_0, 0, 1;
L_0x1b57650 .part v0x1b55100_0, 0, 1;
L_0x1b58f10 .part v0x1b54e50_0, 1, 1;
L_0x1b58fb0 .part v0x1b54f30_0, 1, 1;
L_0x1b59050 .part L_0x1b54980, 0, 1;
L_0x1b5a910 .part v0x1b54e50_0, 2, 1;
L_0x1b5aa40 .part v0x1b54f30_0, 2, 1;
L_0x1b5ab70 .part L_0x1b54980, 1, 1;
L_0x1b5c3e0 .part v0x1b54e50_0, 3, 1;
L_0x1b5c4e0 .part v0x1b54f30_0, 3, 1;
L_0x1b5c580 .part L_0x1b54980, 2, 1;
L_0x1b5dda0 .part v0x1b54e50_0, 4, 1;
L_0x1b5de40 .part v0x1b54f30_0, 4, 1;
L_0x1b5df60 .part L_0x1b54980, 3, 1;
L_0x1b5f780 .part v0x1b54e50_0, 5, 1;
L_0x1b5f8b0 .part v0x1b54f30_0, 5, 1;
L_0x1b5f950 .part L_0x1b54980, 4, 1;
L_0x1b61130 .part v0x1b54e50_0, 6, 1;
L_0x1b612e0 .part v0x1b54f30_0, 6, 1;
L_0x1b5fa80 .part L_0x1b54980, 5, 1;
L_0x1b62bc0 .part v0x1b54e50_0, 7, 1;
L_0x1b61490 .part v0x1b54f30_0, 7, 1;
L_0x1b62d20 .part L_0x1b54980, 6, 1;
L_0x1b64610 .part v0x1b54e50_0, 8, 1;
L_0x1b646b0 .part v0x1b54f30_0, 8, 1;
L_0x1b62e50 .part L_0x1b54980, 7, 1;
L_0x1b66030 .part v0x1b54e50_0, 9, 1;
L_0x1b64750 .part v0x1b54f30_0, 9, 1;
L_0x1b661c0 .part L_0x1b54980, 8, 1;
L_0x1b67aa0 .part v0x1b54e50_0, 10, 1;
L_0x1b67b40 .part v0x1b54f30_0, 10, 1;
L_0x1b662f0 .part L_0x1b54980, 9, 1;
L_0x1b694a0 .part v0x1b54e50_0, 11, 1;
L_0x1b67be0 .part v0x1b54f30_0, 11, 1;
L_0x1b69660 .part L_0x1b54980, 10, 1;
L_0x1b6aed0 .part v0x1b54e50_0, 12, 1;
L_0x1b6af70 .part v0x1b54f30_0, 12, 1;
L_0x1b69790 .part L_0x1b54980, 11, 1;
L_0x1b6c8e0 .part v0x1b54e50_0, 13, 1;
L_0x1b6b010 .part v0x1b54f30_0, 13, 1;
L_0x1b6b0b0 .part L_0x1b54980, 12, 1;
L_0x1b6e320 .part v0x1b54e50_0, 14, 1;
L_0x1b611d0 .part v0x1b54f30_0, 14, 1;
L_0x1b61380 .part L_0x1b54980, 13, 1;
L_0x1b6ff60 .part v0x1b54e50_0, 15, 1;
L_0x1b6e7e0 .part v0x1b54f30_0, 15, 1;
L_0x1b6e880 .part L_0x1b54980, 14, 1;
L_0x1b71ac0 .part v0x1b54e50_0, 16, 1;
L_0x1b71b60 .part v0x1b54f30_0, 16, 1;
L_0x1b70210 .part L_0x1b54980, 15, 1;
L_0x1b73570 .part v0x1b54e50_0, 17, 1;
L_0x1b71c00 .part v0x1b54f30_0, 17, 1;
L_0x1b71ca0 .part L_0x1b54980, 16, 1;
L_0x1b74f30 .part v0x1b54e50_0, 18, 1;
L_0x1b74fd0 .part v0x1b54f30_0, 18, 1;
L_0x1b73850 .part L_0x1b54980, 17, 1;
L_0x1b76870 .part v0x1b54e50_0, 19, 1;
L_0x1b75070 .part v0x1b54f30_0, 19, 1;
L_0x1b75110 .part L_0x1b54980, 18, 1;
L_0x1b78290 .part v0x1b54e50_0, 20, 1;
L_0x1b78330 .part v0x1b54f30_0, 20, 1;
L_0x1b76910 .part L_0x1b54980, 19, 1;
L_0x1b79c30 .part v0x1b54e50_0, 21, 1;
L_0x1b783d0 .part v0x1b54f30_0, 21, 1;
L_0x1b78470 .part L_0x1b54980, 20, 1;
L_0x1b7b630 .part v0x1b54e50_0, 22, 1;
L_0x1b7b6d0 .part v0x1b54f30_0, 22, 1;
L_0x1b79cd0 .part L_0x1b54980, 21, 1;
L_0x1b7d000 .part v0x1b54e50_0, 23, 1;
L_0x1b7b770 .part v0x1b54f30_0, 23, 1;
L_0x1b7b810 .part L_0x1b54980, 22, 1;
L_0x1b7e9c0 .part v0x1b54e50_0, 24, 1;
L_0x1b7ea60 .part v0x1b54f30_0, 24, 1;
L_0x1b7d0a0 .part L_0x1b54980, 23, 1;
L_0x1b80320 .part v0x1b54e50_0, 25, 1;
L_0x1b7eb00 .part v0x1b54f30_0, 25, 1;
L_0x1b7eba0 .part L_0x1b54980, 24, 1;
L_0x1b81cc0 .part v0x1b54e50_0, 26, 1;
L_0x1b81d60 .part v0x1b54f30_0, 26, 1;
L_0x1b803c0 .part L_0x1b54980, 25, 1;
L_0x1b83680 .part v0x1b54e50_0, 27, 1;
L_0x1b81e00 .part v0x1b54f30_0, 27, 1;
L_0x1b81ea0 .part L_0x1b54980, 26, 1;
L_0x1b85030 .part v0x1b54e50_0, 28, 1;
L_0x1b850d0 .part v0x1b54f30_0, 28, 1;
L_0x1b83720 .part L_0x1b54980, 27, 1;
L_0x1b869f0 .part v0x1b54e50_0, 29, 1;
L_0x1b85170 .part v0x1b54f30_0, 29, 1;
L_0x1b85210 .part L_0x1b54980, 28, 1;
LS_0x1b54980_0_0 .concat8 [ 1 1 1 1], L_0x1b565f0, L_0x1b58070, L_0x1b59a70, L_0x1b5b540;
LS_0x1b54980_0_4 .concat8 [ 1 1 1 1], L_0x1b5ceb0, L_0x1b5e8e0, L_0x1b5dee0, L_0x1b61d70;
LS_0x1b54980_0_8 .concat8 [ 1 1 1 1], L_0x1b636e0, L_0x1b65190, L_0x1b66c00, L_0x1b68600;
LS_0x1b54980_0_12 .concat8 [ 1 1 1 1], L_0x1b6a030, L_0x1b6ba40, L_0x1b6d480, L_0x1b6f0c0;
LS_0x1b54980_0_16 .concat8 [ 1 1 1 1], L_0x1b70b10, L_0x1b726d0, L_0x1b74090, L_0x1b75a70;
LS_0x1b54980_0_20 .concat8 [ 1 1 1 1], L_0x1b773f0, L_0x1b78d90, L_0x1b7a7e0, L_0x1b7c160;
LS_0x1b54980_0_24 .concat8 [ 1 1 1 1], L_0x1b7db20, L_0x1b7f480, L_0x1b80e70, L_0x1b827e0;
LS_0x1b54980_0_28 .concat8 [ 1 1 1 0], L_0x1b84190, L_0x1b85ba0, L_0x1b87530;
LS_0x1b54980_1_0 .concat8 [ 4 4 4 4], LS_0x1b54980_0_0, LS_0x1b54980_0_4, LS_0x1b54980_0_8, LS_0x1b54980_0_12;
LS_0x1b54980_1_4 .concat8 [ 4 4 4 3], LS_0x1b54980_0_16, LS_0x1b54980_0_20, LS_0x1b54980_0_24, LS_0x1b54980_0_28;
L_0x1b54980 .concat8 [ 16 15 0 0], LS_0x1b54980_1_0, LS_0x1b54980_1_4;
L_0x1b54b30 .part v0x1b54e50_0, 30, 1;
L_0x1b54bd0 .part v0x1b54f30_0, 30, 1;
L_0x1b86a90 .part L_0x1b54980, 29, 1;
LS_0x1b8ad20_0_0 .concat8 [ 1 1 1 1], L_0x1b56e80, L_0x1b588d0, L_0x1b5a2d0, L_0x1b5bda0;
LS_0x1b8ad20_0_4 .concat8 [ 1 1 1 1], L_0x1b5d710, L_0x1b5f140, L_0x1b60af0, L_0x1b62580;
LS_0x1b8ad20_0_8 .concat8 [ 1 1 1 1], L_0x1b63f40, L_0x1b659f0, L_0x1b67460, L_0x1b68e60;
LS_0x1b8ad20_0_12 .concat8 [ 1 1 1 1], L_0x1b6a890, L_0x1b6c2a0, L_0x1b6dce0, L_0x1b6f920;
LS_0x1b8ad20_0_16 .concat8 [ 1 1 1 1], L_0x1b71370, L_0x1b72f30, L_0x1b748f0, L_0x1b76230;
LS_0x1b8ad20_0_20 .concat8 [ 1 1 1 1], L_0x1b77c50, L_0x1b795f0, L_0x1b7aff0, L_0x1b7c9c0;
LS_0x1b8ad20_0_24 .concat8 [ 1 1 1 1], L_0x1b7e380, L_0x1b7fce0, L_0x1b81680, L_0x1b83040;
LS_0x1b8ad20_0_28 .concat8 [ 1 1 1 1], L_0x1b849f0, L_0x1b863b0, L_0x1b87d90, L_0x1b8aa10;
LS_0x1b8ad20_1_0 .concat8 [ 4 4 4 4], LS_0x1b8ad20_0_0, LS_0x1b8ad20_0_4, LS_0x1b8ad20_0_8, LS_0x1b8ad20_0_12;
LS_0x1b8ad20_1_4 .concat8 [ 4 4 4 4], LS_0x1b8ad20_0_16, LS_0x1b8ad20_0_20, LS_0x1b8ad20_0_24, LS_0x1b8ad20_0_28;
L_0x1b8ad20 .concat8 [ 16 16 0 0], LS_0x1b8ad20_1_0, LS_0x1b8ad20_1_4;
L_0x1b8af90 .part v0x1b54e50_0, 31, 1;
L_0x1b6e3c0 .part v0x1b54f30_0, 31, 1;
L_0x1b6e460 .part L_0x1b54980, 30, 1;
S_0x1ad4e60 .scope module, "alu0" "ALU_1bit" 4 104, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b57030 .functor BUFZ 1, L_0x1b56110, C4<0>, C4<0>, C4<0>;
L_0x1b570a0 .functor BUFZ 1, L_0x1b56110, C4<0>, C4<0>, C4<0>;
v0x1a86b40_0 .net "A", 0 0, L_0x1b57470;  1 drivers
v0x1a86be0_0 .net "B", 0 0, L_0x1b57560;  1 drivers
v0x1a4c720_0 .net "I", 7 0, L_0x1b571a0;  1 drivers
v0x1a4c7f0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1a6bdb0_0 .net *"_s15", 0 0, L_0x1b57030;  1 drivers
v0x1a6be50_0 .net *"_s19", 0 0, L_0x1b570a0;  1 drivers
L_0x7f583df40018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a66960_0 .net/2s *"_s23", 0 0, L_0x7f583df40018;  1 drivers
v0x1a66a40_0 .net "addORsub", 0 0, L_0x1b56110;  1 drivers
v0x1a8d5e0_0 .net "carryin", 0 0, L_0x1b57650;  1 drivers
v0x1aead00_0 .net "carryout", 0 0, L_0x1b565f0;  1 drivers
v0x1aeada0_0 .net "modB", 0 0, L_0x1b55d90;  1 drivers
v0x1ae58b0_0 .net "out", 0 0, L_0x1b56e80;  1 drivers
L_0x1b55eb0 .part v0x1b55100_0, 2, 1;
LS_0x1b571a0_0_0 .concat8 [ 1 1 1 1], L_0x1b57030, L_0x1b570a0, L_0x1b567a0, L_0x7f583df40018;
LS_0x1b571a0_0_4 .concat8 [ 1 1 1 1], L_0x1acb860, L_0x1b56a60, L_0x1b56bc0, L_0x1b56d20;
L_0x1b571a0 .concat8 [ 4 4 0 0], LS_0x1b571a0_0_0, LS_0x1b571a0_0_4;
S_0x1ab5290 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b56010/d .functor XOR 1, L_0x1b57470, L_0x1b55d90, C4<0>, C4<0>;
L_0x1b56010 .delay 1 (30000,30000,30000) L_0x1b56010/d;
L_0x1b56110/d .functor XOR 1, L_0x1b56010, L_0x1b57650, C4<0>, C4<0>;
L_0x1b56110 .delay 1 (30000,30000,30000) L_0x1b56110/d;
L_0x1b56310/d .functor AND 1, L_0x1b56010, L_0x1b57650, C4<1>, C4<1>;
L_0x1b56310 .delay 1 (30000,30000,30000) L_0x1b56310/d;
L_0x1b56470/d .functor AND 1, L_0x1b57470, L_0x1b55d90, C4<1>, C4<1>;
L_0x1b56470 .delay 1 (30000,30000,30000) L_0x1b56470/d;
L_0x1b565f0/d .functor OR 1, L_0x1b56310, L_0x1b56470, C4<0>, C4<0>;
L_0x1b565f0 .delay 1 (30000,30000,30000) L_0x1b565f0/d;
v0x1a9aba0_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1a9ac80_0 .net "B", 0 0, L_0x1b55d90;  alias, 1 drivers
v0x1a956b0_0 .net "carryin", 0 0, L_0x1b57650;  alias, 1 drivers
v0x1a95750_0 .net "carryout", 0 0, L_0x1b565f0;  alias, 1 drivers
v0x1a81750_0 .net "out1", 0 0, L_0x1b56010;  1 drivers
v0x1a6ec70_0 .net "out2", 0 0, L_0x1b56310;  1 drivers
v0x1a6ed30_0 .net "out3", 0 0, L_0x1b56470;  1 drivers
v0x1a69820_0 .net "sum", 0 0, L_0x1b56110;  alias, 1 drivers
S_0x1a643d0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1acb860/d .functor AND 1, L_0x1b57470, L_0x1b57560, C4<1>, C4<1>;
L_0x1acb860 .delay 1 (30000,30000,30000) L_0x1acb860/d;
v0x1ae8770_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1ae8830_0 .net "B", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1acdff0_0 .net "out", 0 0, L_0x1acb860;  1 drivers
S_0x1ac8ba0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1ac37a0_0 .net "I", 7 0, L_0x1b571a0;  alias, 1 drivers
v0x1aae400_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1aae4e0_0 .net "out", 0 0, L_0x1b56e80;  alias, 1 drivers
L_0x1b56e80 .part/v L_0x1b571a0, v0x1b55100_0, 1;
S_0x1aa8fb0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b56a60/d .functor NAND 1, L_0x1b57470, L_0x1b57560, C4<1>, C4<1>;
L_0x1b56a60 .delay 1 (20000,20000,20000) L_0x1b56a60/d;
v0x1aa3bb0_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1a8e830_0 .net "B", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1a8e8d0_0 .net "out", 0 0, L_0x1b56a60;  1 drivers
S_0x1a893e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b56bc0/d .functor NOR 1, L_0x1b57470, L_0x1b57560, C4<0>, C4<0>;
L_0x1b56bc0 .delay 1 (20000,20000,20000) L_0x1b56bc0/d;
v0x1a84030_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1a55f40_0 .net "B", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1a56030_0 .net "out", 0 0, L_0x1b56bc0;  1 drivers
S_0x1a6c3d0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b56d20/d .functor OR 1, L_0x1b57470, L_0x1b57560, C4<0>, C4<0>;
L_0x1b56d20 .delay 1 (30000,30000,30000) L_0x1b56d20/d;
v0x1a66fd0_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1aeb320_0 .net "B", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1aeb3e0_0 .net "out", 0 0, L_0x1b56d20;  1 drivers
S_0x1ae5ed0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b55d90/d .functor XOR 1, L_0x1b57560, L_0x1b55eb0, C4<0>, C4<0>;
L_0x1b55d90 .delay 1 (10000,10000,10000) L_0x1b55d90/d;
v0x1acb7a0_0 .net "A", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1ac6300_0 .net "B", 0 0, L_0x1b55eb0;  1 drivers
v0x1ac63c0_0 .net "out", 0 0, L_0x1b55d90;  alias, 1 drivers
S_0x1aabb60 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1ad4e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b567a0/d .functor XOR 1, L_0x1b57470, L_0x1b57560, C4<0>, C4<0>;
L_0x1b567a0 .delay 1 (10000,10000,10000) L_0x1b567a0/d;
v0x1aa6760_0 .net "A", 0 0, L_0x1b57470;  alias, 1 drivers
v0x1aa6820_0 .net "B", 0 0, L_0x1b57560;  alias, 1 drivers
v0x1a8bf90_0 .net "out", 0 0, L_0x1b567a0;  1 drivers
S_0x1acb130 .scope module, "alu1" "ALU_1bit" 4 105, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b58a80 .functor BUFZ 1, L_0x1b57a50, C4<0>, C4<0>, C4<0>;
L_0x1b58af0 .functor BUFZ 1, L_0x1b57a50, C4<0>, C4<0>, C4<0>;
v0x19f4230_0 .net "A", 0 0, L_0x1b58f10;  1 drivers
v0x19f42d0_0 .net "B", 0 0, L_0x1b58fb0;  1 drivers
v0x19ef810_0 .net "I", 7 0, L_0x1b58bf0;  1 drivers
v0x19ef8e0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x19eadf0_0 .net *"_s15", 0 0, L_0x1b58a80;  1 drivers
v0x19eaeb0_0 .net *"_s19", 0 0, L_0x1b58af0;  1 drivers
L_0x7f583df40060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19e63d0_0 .net/2s *"_s23", 0 0, L_0x7f583df40060;  1 drivers
v0x19e64b0_0 .net "addORsub", 0 0, L_0x1b57a50;  1 drivers
v0x19e19b0_0 .net "carryin", 0 0, L_0x1b59050;  1 drivers
v0x1a7df20_0 .net "carryout", 0 0, L_0x1b58070;  1 drivers
v0x1a7dff0_0 .net "modB", 0 0, L_0x1b57780;  1 drivers
v0x1a7db30_0 .net "out", 0 0, L_0x1b588d0;  1 drivers
L_0x1b577f0 .part v0x1b55100_0, 2, 1;
LS_0x1b58bf0_0_0 .concat8 [ 1 1 1 1], L_0x1b58a80, L_0x1b58af0, L_0x1b581d0, L_0x7f583df40060;
LS_0x1b58bf0_0_4 .concat8 [ 1 1 1 1], L_0x1b58440, L_0x1b584b0, L_0x1b58610, L_0x1b58770;
L_0x1b58bf0 .concat8 [ 4 4 0 0], LS_0x1b58bf0_0_0, LS_0x1b58bf0_0_4;
S_0x1aab540 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b57950/d .functor XOR 1, L_0x1b58f10, L_0x1b57780, C4<0>, C4<0>;
L_0x1b57950 .delay 1 (30000,30000,30000) L_0x1b57950/d;
L_0x1b57a50/d .functor XOR 1, L_0x1b57950, L_0x1b59050, C4<0>, C4<0>;
L_0x1b57a50 .delay 1 (30000,30000,30000) L_0x1b57a50/d;
L_0x1b57ca0/d .functor AND 1, L_0x1b57950, L_0x1b59050, C4<1>, C4<1>;
L_0x1b57ca0 .delay 1 (30000,30000,30000) L_0x1b57ca0/d;
L_0x1b57e00/d .functor AND 1, L_0x1b58f10, L_0x1b57780, C4<1>, C4<1>;
L_0x1b57e00 .delay 1 (30000,30000,30000) L_0x1b57e00/d;
L_0x1b58070/d .functor OR 1, L_0x1b57ca0, L_0x1b57e00, C4<0>, C4<0>;
L_0x1b58070 .delay 1 (30000,30000,30000) L_0x1b58070/d;
v0x1ac5d80_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x1aa60f0_0 .net "B", 0 0, L_0x1b57780;  alias, 1 drivers
v0x1aa61b0_0 .net "carryin", 0 0, L_0x1b59050;  alias, 1 drivers
v0x1a8b970_0 .net "carryout", 0 0, L_0x1b58070;  alias, 1 drivers
v0x1a8ba10_0 .net "out1", 0 0, L_0x1b57950;  1 drivers
v0x1a86520_0 .net "out2", 0 0, L_0x1b57ca0;  1 drivers
v0x1a865e0_0 .net "out3", 0 0, L_0x1b57e00;  1 drivers
v0x19dcf90_0 .net "sum", 0 0, L_0x1b57a50;  alias, 1 drivers
S_0x19d8570 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b58440/d .functor AND 1, L_0x1b58f10, L_0x1b58fb0, C4<1>, C4<1>;
L_0x1b58440 .delay 1 (30000,30000,30000) L_0x1b58440/d;
v0x19d3b50_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x19d3c10_0 .net "B", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x19cf130_0 .net "out", 0 0, L_0x1b58440;  1 drivers
S_0x19ca760 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x19c5d40_0 .net "I", 7 0, L_0x1b58bf0;  alias, 1 drivers
v0x19c5e40_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1a3e430_0 .net "out", 0 0, L_0x1b588d0;  alias, 1 drivers
L_0x1b588d0 .part/v L_0x1b58bf0, v0x1b55100_0, 1;
S_0x1a39a10 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b584b0/d .functor NAND 1, L_0x1b58f10, L_0x1b58fb0, C4<1>, C4<1>;
L_0x1b584b0 .delay 1 (20000,20000,20000) L_0x1b584b0/d;
v0x1a34ff0_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x1a35100_0 .net "B", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x1a305d0_0 .net "out", 0 0, L_0x1b584b0;  1 drivers
S_0x1a2bbb0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b58610/d .functor NOR 1, L_0x1b58f10, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b58610 .delay 1 (20000,20000,20000) L_0x1b58610/d;
v0x1a27230_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x1a22770_0 .net "B", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x1a22830_0 .net "out", 0 0, L_0x1b58610;  1 drivers
S_0x1a1dd50 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b58770/d .functor OR 1, L_0x1b58f10, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b58770 .delay 1 (30000,30000,30000) L_0x1b58770/d;
v0x1a193d0_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x1a149a0_0 .net "B", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x1a0fef0_0 .net "out", 0 0, L_0x1b58770;  1 drivers
S_0x1a0b4d0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b57780/d .functor XOR 1, L_0x1b58fb0, L_0x1b577f0, C4<0>, C4<0>;
L_0x1b57780 .delay 1 (10000,10000,10000) L_0x1b57780/d;
v0x1a0fff0_0 .net "A", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x1a06b40_0 .net "B", 0 0, L_0x1b577f0;  1 drivers
v0x1a02090_0 .net "out", 0 0, L_0x1b57780;  alias, 1 drivers
S_0x19fd670 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1acb130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b581d0/d .functor XOR 1, L_0x1b58f10, L_0x1b58fb0, C4<0>, C4<0>;
L_0x1b581d0 .delay 1 (10000,10000,10000) L_0x1b581d0/d;
v0x1a02170_0 .net "A", 0 0, L_0x1b58f10;  alias, 1 drivers
v0x19f8c50_0 .net "B", 0 0, L_0x1b58fb0;  alias, 1 drivers
v0x19f8d10_0 .net "out", 0 0, L_0x1b581d0;  1 drivers
S_0x1a78e30 .scope module, "alu10" "ALU_1bit" 4 114, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b67610 .functor BUFZ 1, L_0x1b665e0, C4<0>, C4<0>, C4<0>;
L_0x1b67680 .functor BUFZ 1, L_0x1b665e0, C4<0>, C4<0>, C4<0>;
v0x1ab82e0_0 .net "A", 0 0, L_0x1b67aa0;  1 drivers
v0x1ab7df0_0 .net "B", 0 0, L_0x1b67b40;  1 drivers
v0x1ab7eb0_0 .net "I", 7 0, L_0x1b67780;  1 drivers
v0x1ab30f0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1ab3190_0 .net *"_s15", 0 0, L_0x1b67610;  1 drivers
v0x1ab2cf0_0 .net *"_s19", 0 0, L_0x1b67680;  1 drivers
L_0x7f583df402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ab2dd0_0 .net/2s *"_s23", 0 0, L_0x7f583df402e8;  1 drivers
v0x1ab2900_0 .net "addORsub", 0 0, L_0x1b665e0;  1 drivers
v0x1ab29a0_0 .net "carryin", 0 0, L_0x1b662f0;  1 drivers
v0x1a53d70_0 .net "carryout", 0 0, L_0x1b66c00;  1 drivers
v0x1a53e40_0 .net "modB", 0 0, L_0x1b660d0;  1 drivers
v0x1a53970_0 .net "out", 0 0, L_0x1b67460;  1 drivers
L_0x1b663f0 .part v0x1b55100_0, 2, 1;
LS_0x1b67780_0_0 .concat8 [ 1 1 1 1], L_0x1b67610, L_0x1b67680, L_0x1b66d60, L_0x7f583df402e8;
LS_0x1b67780_0_4 .concat8 [ 1 1 1 1], L_0x1b66fd0, L_0x1b67040, L_0x1b671a0, L_0x1b67300;
L_0x1b67780 .concat8 [ 4 4 0 0], LS_0x1b67780_0_0, LS_0x1b67780_0_4;
S_0x1a78a30 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b664e0/d .functor XOR 1, L_0x1b67aa0, L_0x1b660d0, C4<0>, C4<0>;
L_0x1b664e0 .delay 1 (30000,30000,30000) L_0x1b664e0/d;
L_0x1b665e0/d .functor XOR 1, L_0x1b664e0, L_0x1b662f0, C4<0>, C4<0>;
L_0x1b665e0 .delay 1 (30000,30000,30000) L_0x1b665e0/d;
L_0x1b66830/d .functor AND 1, L_0x1b664e0, L_0x1b662f0, C4<1>, C4<1>;
L_0x1b66830 .delay 1 (30000,30000,30000) L_0x1b66830/d;
L_0x1b66990/d .functor AND 1, L_0x1b67aa0, L_0x1b660d0, C4<1>, C4<1>;
L_0x1b66990 .delay 1 (30000,30000,30000) L_0x1b66990/d;
L_0x1b66c00/d .functor OR 1, L_0x1b66830, L_0x1b66990, C4<0>, C4<0>;
L_0x1b66c00 .delay 1 (30000,30000,30000) L_0x1b66c00/d;
v0x1a78640_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1a78720_0 .net "B", 0 0, L_0x1b660d0;  alias, 1 drivers
v0x1a73940_0 .net "carryin", 0 0, L_0x1b662f0;  alias, 1 drivers
v0x1a739e0_0 .net "carryout", 0 0, L_0x1b66c00;  alias, 1 drivers
v0x1a73540_0 .net "out1", 0 0, L_0x1b664e0;  1 drivers
v0x1a73650_0 .net "out2", 0 0, L_0x1b66830;  1 drivers
v0x1a73150_0 .net "out3", 0 0, L_0x1b66990;  1 drivers
v0x1a73210_0 .net "sum", 0 0, L_0x1b665e0;  alias, 1 drivers
S_0x1a5e760 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b66fd0/d .functor AND 1, L_0x1b67aa0, L_0x1b67b40, C4<1>, C4<1>;
L_0x1b66fd0 .delay 1 (30000,30000,30000) L_0x1b66fd0/d;
v0x1a5e360_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1a5e400_0 .net "B", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1a5df70_0 .net "out", 0 0, L_0x1b66fd0;  1 drivers
S_0x1a59270 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1add6b0_0 .net "I", 7 0, L_0x1b67780;  alias, 1 drivers
v0x1add790_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1add2b0_0 .net "out", 0 0, L_0x1b67460;  alias, 1 drivers
L_0x1b67460 .part/v L_0x1b67780, v0x1b55100_0, 1;
S_0x1adcec0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b67040/d .functor NAND 1, L_0x1b67aa0, L_0x1b67b40, C4<1>, C4<1>;
L_0x1b67040 .delay 1 (20000,20000,20000) L_0x1b67040/d;
v0x1add3d0_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1a58ec0_0 .net "B", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1a58f80_0 .net "out", 0 0, L_0x1b67040;  1 drivers
S_0x1ad81c0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b671a0/d .functor NOR 1, L_0x1b67aa0, L_0x1b67b40, C4<0>, C4<0>;
L_0x1b671a0 .delay 1 (20000,20000,20000) L_0x1b671a0/d;
v0x1ad7e60_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1ad79d0_0 .net "B", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1ad7ae0_0 .net "out", 0 0, L_0x1b671a0;  1 drivers
S_0x1ad2cf0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b67300/d .functor OR 1, L_0x1b67aa0, L_0x1b67b40, C4<0>, C4<0>;
L_0x1b67300 .delay 1 (30000,30000,30000) L_0x1b67300/d;
v0x1ad2930_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1ad24f0_0 .net "B", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1ad25b0_0 .net "out", 0 0, L_0x1b67300;  1 drivers
S_0x1a58a80 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b660d0/d .functor XOR 1, L_0x1b67b40, L_0x1b663f0, C4<0>, C4<0>;
L_0x1b660d0 .delay 1 (10000,10000,10000) L_0x1b660d0/d;
v0x1abdad0_0 .net "A", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1abd6d0_0 .net "B", 0 0, L_0x1b663f0;  1 drivers
v0x1abd790_0 .net "out", 0 0, L_0x1b660d0;  alias, 1 drivers
S_0x1abd2e0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1a78e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b66d60/d .functor XOR 1, L_0x1b67aa0, L_0x1b67b40, C4<0>, C4<0>;
L_0x1b66d60 .delay 1 (10000,10000,10000) L_0x1b66d60/d;
v0x1ab85e0_0 .net "A", 0 0, L_0x1b67aa0;  alias, 1 drivers
v0x1ab86a0_0 .net "B", 0 0, L_0x1b67b40;  alias, 1 drivers
v0x1ab81e0_0 .net "out", 0 0, L_0x1b66d60;  1 drivers
S_0x1a9def0 .scope module, "alu11" "ALU_1bit" 4 115, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b69010 .functor BUFZ 1, L_0x1b67fe0, C4<0>, C4<0>, C4<0>;
L_0x1b69080 .functor BUFZ 1, L_0x1b67fe0, C4<0>, C4<0>, C4<0>;
v0x1a6db50_0 .net "A", 0 0, L_0x1b694a0;  1 drivers
v0x1a4c100_0 .net "B", 0 0, L_0x1b67be0;  1 drivers
v0x1a4c1c0_0 .net "I", 7 0, L_0x1b69180;  1 drivers
v0x1aad1b0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1aad250_0 .net *"_s15", 0 0, L_0x1b69010;  1 drivers
v0x1a50a60_0 .net *"_s19", 0 0, L_0x1b69080;  1 drivers
L_0x7f583df40330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a50b40_0 .net/2s *"_s23", 0 0, L_0x7f583df40330;  1 drivers
v0x1a50480_0 .net "addORsub", 0 0, L_0x1b67fe0;  1 drivers
v0x1a50520_0 .net "carryin", 0 0, L_0x1b69660;  1 drivers
v0x1a505c0_0 .net "carryout", 0 0, L_0x1b68600;  1 drivers
v0x1a70040_0 .net "modB", 0 0, L_0x1b67d80;  1 drivers
v0x1a700e0_0 .net "out", 0 0, L_0x1b68e60;  1 drivers
L_0x1b67df0 .part v0x1b55100_0, 2, 1;
LS_0x1b69180_0_0 .concat8 [ 1 1 1 1], L_0x1b69010, L_0x1b69080, L_0x1b68760, L_0x7f583df40330;
LS_0x1b69180_0_4 .concat8 [ 1 1 1 1], L_0x1b689d0, L_0x1b68a40, L_0x1b68ba0, L_0x1b68d00;
L_0x1b69180 .concat8 [ 4 4 0 0], LS_0x1b69180_0_0, LS_0x1b69180_0_4;
S_0x1a9daf0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b67ee0/d .functor XOR 1, L_0x1b694a0, L_0x1b67d80, C4<0>, C4<0>;
L_0x1b67ee0 .delay 1 (30000,30000,30000) L_0x1b67ee0/d;
L_0x1b67fe0/d .functor XOR 1, L_0x1b67ee0, L_0x1b69660, C4<0>, C4<0>;
L_0x1b67fe0 .delay 1 (30000,30000,30000) L_0x1b67fe0/d;
L_0x1b68230/d .functor AND 1, L_0x1b67ee0, L_0x1b69660, C4<1>, C4<1>;
L_0x1b68230 .delay 1 (30000,30000,30000) L_0x1b68230/d;
L_0x1b68390/d .functor AND 1, L_0x1b694a0, L_0x1b67d80, C4<1>, C4<1>;
L_0x1b68390 .delay 1 (30000,30000,30000) L_0x1b68390/d;
L_0x1b68600/d .functor OR 1, L_0x1b68230, L_0x1b68390, C4<0>, C4<0>;
L_0x1b68600 .delay 1 (30000,30000,30000) L_0x1b68600/d;
v0x1a9d700_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1a9d7e0_0 .net "B", 0 0, L_0x1b67d80;  alias, 1 drivers
v0x1a53580_0 .net "carryin", 0 0, L_0x1b69660;  alias, 1 drivers
v0x1a53620_0 .net "carryout", 0 0, L_0x1b68600;  alias, 1 drivers
v0x1a98a00_0 .net "out1", 0 0, L_0x1b67ee0;  1 drivers
v0x1a98b10_0 .net "out2", 0 0, L_0x1b68230;  1 drivers
v0x1a98600_0 .net "out3", 0 0, L_0x1b68390;  1 drivers
v0x1a986c0_0 .net "sum", 0 0, L_0x1b67fe0;  alias, 1 drivers
S_0x1a98210 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b689d0/d .functor AND 1, L_0x1b694a0, L_0x1b67be0, C4<1>, C4<1>;
L_0x1b689d0 .delay 1 (30000,30000,30000) L_0x1b689d0/d;
v0x1a93510_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1a93600_0 .net "B", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1a93110_0 .net "out", 0 0, L_0x1b689d0;  1 drivers
S_0x1a92d20 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1a795c0_0 .net "I", 7 0, L_0x1b69180;  alias, 1 drivers
v0x1a796a0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1a740d0_0 .net "out", 0 0, L_0x1b68e60;  alias, 1 drivers
L_0x1b68e60 .part/v L_0x1b69180, v0x1b55100_0, 1;
S_0x1a5eef0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b68a40/d .functor NAND 1, L_0x1b694a0, L_0x1b67be0, C4<1>, C4<1>;
L_0x1b68a40 .delay 1 (20000,20000,20000) L_0x1b68a40/d;
v0x1a59a00_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1a59b10_0 .net "B", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1adde40_0 .net "out", 0 0, L_0x1b68a40;  1 drivers
S_0x1ad8950 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b68ba0/d .functor NOR 1, L_0x1b694a0, L_0x1b67be0, C4<0>, C4<0>;
L_0x1b68ba0 .delay 1 (20000,20000,20000) L_0x1b68ba0/d;
v0x1addf70_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1ad34a0_0 .net "B", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1ad35b0_0 .net "out", 0 0, L_0x1b68ba0;  1 drivers
S_0x1ab8d70 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b68d00/d .functor OR 1, L_0x1b694a0, L_0x1b67be0, C4<0>, C4<0>;
L_0x1b68d00 .delay 1 (30000,30000,30000) L_0x1b68d00/d;
v0x1abe310_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1ab3910_0 .net "B", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1a54500_0 .net "out", 0 0, L_0x1b68d00;  1 drivers
S_0x1a9e680 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b67d80/d .functor XOR 1, L_0x1b67be0, L_0x1b67df0, C4<0>, C4<0>;
L_0x1b67d80 .delay 1 (10000,10000,10000) L_0x1b67d80/d;
v0x1a54630_0 .net "A", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1a99220_0 .net "B", 0 0, L_0x1b67df0;  1 drivers
v0x1a93ca0_0 .net "out", 0 0, L_0x1b67d80;  alias, 1 drivers
S_0x1a7eab0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1a9def0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b68760/d .functor XOR 1, L_0x1b694a0, L_0x1b67be0, C4<0>, C4<0>;
L_0x1b68760 .delay 1 (10000,10000,10000) L_0x1b68760/d;
v0x1a7e320_0 .net "A", 0 0, L_0x1b694a0;  alias, 1 drivers
v0x1a7e3e0_0 .net "B", 0 0, L_0x1b67be0;  alias, 1 drivers
v0x1a6da20_0 .net "out", 0 0, L_0x1b68760;  1 drivers
S_0x1aed120 .scope module, "alu12" "ALU_1bit" 4 116, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b6aa40 .functor BUFZ 1, L_0x1b69a10, C4<0>, C4<0>, C4<0>;
L_0x1b6aab0 .functor BUFZ 1, L_0x1b69a10, C4<0>, C4<0>, C4<0>;
v0x1961470_0 .net "A", 0 0, L_0x1b6aed0;  1 drivers
v0x1961510_0 .net "B", 0 0, L_0x1b6af70;  1 drivers
v0x19615d0_0 .net "I", 7 0, L_0x1b6abb0;  1 drivers
v0x19616d0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1961770_0 .net *"_s15", 0 0, L_0x1b6aa40;  1 drivers
v0x1924d10_0 .net *"_s19", 0 0, L_0x1b6aab0;  1 drivers
L_0x7f583df40378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1924df0_0 .net/2s *"_s23", 0 0, L_0x7f583df40378;  1 drivers
v0x1924ed0_0 .net "addORsub", 0 0, L_0x1b69a10;  1 drivers
v0x1924f70_0 .net "carryin", 0 0, L_0x1b69790;  1 drivers
v0x197f9e0_0 .net "carryout", 0 0, L_0x1b6a030;  1 drivers
v0x197fab0_0 .net "modB", 0 0, L_0x1b67c80;  1 drivers
v0x197fba0_0 .net "out", 0 0, L_0x1b6a890;  1 drivers
L_0x1b69540 .part v0x1b55100_0, 2, 1;
LS_0x1b6abb0_0_0 .concat8 [ 1 1 1 1], L_0x1b6aa40, L_0x1b6aab0, L_0x1b6a190, L_0x7f583df40378;
LS_0x1b6abb0_0_4 .concat8 [ 1 1 1 1], L_0x1b6a400, L_0x1b6a470, L_0x1b6a5d0, L_0x1b6a730;
L_0x1b6abb0 .concat8 [ 4 4 0 0], LS_0x1b6abb0_0_0, LS_0x1b6abb0_0_4;
S_0x1af12a0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b69910/d .functor XOR 1, L_0x1b6aed0, L_0x1b67c80, C4<0>, C4<0>;
L_0x1b69910 .delay 1 (30000,30000,30000) L_0x1b69910/d;
L_0x1b69a10/d .functor XOR 1, L_0x1b69910, L_0x1b69790, C4<0>, C4<0>;
L_0x1b69a10 .delay 1 (30000,30000,30000) L_0x1b69a10/d;
L_0x1b69c60/d .functor AND 1, L_0x1b69910, L_0x1b69790, C4<1>, C4<1>;
L_0x1b69c60 .delay 1 (30000,30000,30000) L_0x1b69c60/d;
L_0x1b69dc0/d .functor AND 1, L_0x1b6aed0, L_0x1b67c80, C4<1>, C4<1>;
L_0x1b69dc0 .delay 1 (30000,30000,30000) L_0x1b69dc0/d;
L_0x1b6a030/d .functor OR 1, L_0x1b69c60, L_0x1b69dc0, C4<0>, C4<0>;
L_0x1b6a030 .delay 1 (30000,30000,30000) L_0x1b6a030/d;
v0x1ab0390_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x1ab0450_0 .net "B", 0 0, L_0x1b67c80;  alias, 1 drivers
v0x1ab0510_0 .net "carryin", 0 0, L_0x1b69790;  alias, 1 drivers
v0x1af0a40_0 .net "carryout", 0 0, L_0x1b6a030;  alias, 1 drivers
v0x1af0ae0_0 .net "out1", 0 0, L_0x1b69910;  1 drivers
v0x1af0bd0_0 .net "out2", 0 0, L_0x1b69c60;  1 drivers
v0x1af0c90_0 .net "out3", 0 0, L_0x1b69dc0;  1 drivers
v0x1aec970_0 .net "sum", 0 0, L_0x1b69a10;  alias, 1 drivers
S_0x1aecad0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6a400/d .functor AND 1, L_0x1b6aed0, L_0x1b6af70, C4<1>, C4<1>;
L_0x1b6a400 .delay 1 (30000,30000,30000) L_0x1b6a400/d;
v0x1968850_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x1968910_0 .net "B", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x19689b0_0 .net "out", 0 0, L_0x1b6a400;  1 drivers
S_0x1968ad0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1963ec0_0 .net "I", 7 0, L_0x1b6abb0;  alias, 1 drivers
v0x1963f80_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1964150_0 .net "out", 0 0, L_0x1b6a890;  alias, 1 drivers
L_0x1b6a890 .part/v L_0x1b6abb0, v0x1b55100_0, 1;
S_0x195a880 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6a470/d .functor NAND 1, L_0x1b6aed0, L_0x1b6af70, C4<1>, C4<1>;
L_0x1b6a470 .delay 1 (20000,20000,20000) L_0x1b6a470/d;
v0x195aaa0_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x195abb0_0 .net "B", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x195c5a0_0 .net "out", 0 0, L_0x1b6a470;  1 drivers
S_0x195c680 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6a5d0/d .functor NOR 1, L_0x1b6aed0, L_0x1b6af70, C4<0>, C4<0>;
L_0x1b6a5d0 .delay 1 (20000,20000,20000) L_0x1b6a5d0/d;
v0x195c8f0_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x195d3b0_0 .net "B", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x195d4c0_0 .net "out", 0 0, L_0x1b6a5d0;  1 drivers
S_0x195d5e0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6a730/d .functor OR 1, L_0x1b6aed0, L_0x1b6af70, C4<0>, C4<0>;
L_0x1b6a730 .delay 1 (30000,30000,30000) L_0x1b6a730/d;
v0x195b7e0_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x195b910_0 .net "B", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x195b9d0_0 .net "out", 0 0, L_0x1b6a730;  1 drivers
S_0x195e1c0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b67c80/d .functor XOR 1, L_0x1b6af70, L_0x1b69540, C4<0>, C4<0>;
L_0x1b67c80 .delay 1 (10000,10000,10000) L_0x1b67c80/d;
v0x195e390_0 .net "A", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x195e4e0_0 .net "B", 0 0, L_0x1b69540;  1 drivers
v0x195bad0_0 .net "out", 0 0, L_0x1b67c80;  alias, 1 drivers
S_0x195f010 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1aed120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6a190/d .functor XOR 1, L_0x1b6aed0, L_0x1b6af70, C4<0>, C4<0>;
L_0x1b6a190 .delay 1 (10000,10000,10000) L_0x1b6a190/d;
v0x195f1e0_0 .net "A", 0 0, L_0x1b6aed0;  alias, 1 drivers
v0x195f2a0_0 .net "B", 0 0, L_0x1b6af70;  alias, 1 drivers
v0x195f360_0 .net "out", 0 0, L_0x1b6a190;  1 drivers
S_0x197fc80 .scope module, "alu13" "ALU_1bit" 4 117, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b6c450 .functor BUFZ 1, L_0x1b6b420, C4<0>, C4<0>, C4<0>;
L_0x1b6c4c0 .functor BUFZ 1, L_0x1b6b420, C4<0>, C4<0>, C4<0>;
v0x1af4790_0 .net "A", 0 0, L_0x1b6c8e0;  1 drivers
v0x1af4830_0 .net "B", 0 0, L_0x1b6b010;  1 drivers
v0x1af48f0_0 .net "I", 7 0, L_0x1b6c5c0;  1 drivers
v0x1af49f0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1af4a90_0 .net *"_s15", 0 0, L_0x1b6c450;  1 drivers
v0x1af4ba0_0 .net *"_s19", 0 0, L_0x1b6c4c0;  1 drivers
L_0x7f583df403c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1af4c80_0 .net/2s *"_s23", 0 0, L_0x7f583df403c0;  1 drivers
v0x1af4d60_0 .net "addORsub", 0 0, L_0x1b6b420;  1 drivers
v0x1af4e00_0 .net "carryin", 0 0, L_0x1b6b0b0;  1 drivers
v0x1af4f60_0 .net "carryout", 0 0, L_0x1b6ba40;  1 drivers
v0x1af5030_0 .net "modB", 0 0, L_0x1b6b150;  1 drivers
v0x1af50d0_0 .net "out", 0 0, L_0x1b6c2a0;  1 drivers
L_0x1b6b1c0 .part v0x1b55100_0, 2, 1;
LS_0x1b6c5c0_0_0 .concat8 [ 1 1 1 1], L_0x1b6c450, L_0x1b6c4c0, L_0x1b6bba0, L_0x7f583df403c0;
LS_0x1b6c5c0_0_4 .concat8 [ 1 1 1 1], L_0x1b6be10, L_0x1b6be80, L_0x1b6bfe0, L_0x1b6c140;
L_0x1b6c5c0 .concat8 [ 4 4 0 0], LS_0x1b6c5c0_0_0, LS_0x1b6c5c0_0_4;
S_0x196c820 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b6b320/d .functor XOR 1, L_0x1b6c8e0, L_0x1b6b150, C4<0>, C4<0>;
L_0x1b6b320 .delay 1 (30000,30000,30000) L_0x1b6b320/d;
L_0x1b6b420/d .functor XOR 1, L_0x1b6b320, L_0x1b6b0b0, C4<0>, C4<0>;
L_0x1b6b420 .delay 1 (30000,30000,30000) L_0x1b6b420/d;
L_0x1b6b670/d .functor AND 1, L_0x1b6b320, L_0x1b6b0b0, C4<1>, C4<1>;
L_0x1b6b670 .delay 1 (30000,30000,30000) L_0x1b6b670/d;
L_0x1b6b7d0/d .functor AND 1, L_0x1b6c8e0, L_0x1b6b150, C4<1>, C4<1>;
L_0x1b6b7d0 .delay 1 (30000,30000,30000) L_0x1b6b7d0/d;
L_0x1b6ba40/d .functor OR 1, L_0x1b6b670, L_0x1b6b7d0, C4<0>, C4<0>;
L_0x1b6ba40 .delay 1 (30000,30000,30000) L_0x1b6ba40/d;
v0x1af14f0_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af15d0_0 .net "B", 0 0, L_0x1b6b150;  alias, 1 drivers
v0x1af1690_0 .net "carryin", 0 0, L_0x1b6b0b0;  alias, 1 drivers
v0x1af1760_0 .net "carryout", 0 0, L_0x1b6ba40;  alias, 1 drivers
v0x1af1820_0 .net "out1", 0 0, L_0x1b6b320;  1 drivers
v0x1af2210_0 .net "out2", 0 0, L_0x1b6b670;  1 drivers
v0x1af22b0_0 .net "out3", 0 0, L_0x1b6b7d0;  1 drivers
v0x1af2350_0 .net "sum", 0 0, L_0x1b6b420;  alias, 1 drivers
S_0x1af2450 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6be10/d .functor AND 1, L_0x1b6c8e0, L_0x1b6b010, C4<1>, C4<1>;
L_0x1b6be10 .delay 1 (30000,30000,30000) L_0x1b6be10/d;
v0x1af2690_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af2750_0 .net "B", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af27f0_0 .net "out", 0 0, L_0x1b6be10;  1 drivers
S_0x1af2940 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1af2b90_0 .net "I", 7 0, L_0x1b6c5c0;  alias, 1 drivers
v0x1af2c70_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1af2d30_0 .net "out", 0 0, L_0x1b6c2a0;  alias, 1 drivers
L_0x1b6c2a0 .part/v L_0x1b6c5c0, v0x1b55100_0, 1;
S_0x1af2e80 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6be80/d .functor NAND 1, L_0x1b6c8e0, L_0x1b6b010, C4<1>, C4<1>;
L_0x1b6be80 .delay 1 (20000,20000,20000) L_0x1b6be80/d;
v0x1af30a0_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af31b0_0 .net "B", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af3270_0 .net "out", 0 0, L_0x1b6be80;  1 drivers
S_0x1af3380 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6bfe0/d .functor NOR 1, L_0x1b6c8e0, L_0x1b6b010, C4<0>, C4<0>;
L_0x1b6bfe0 .delay 1 (20000,20000,20000) L_0x1b6bfe0/d;
v0x1af35f0_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af36b0_0 .net "B", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af37c0_0 .net "out", 0 0, L_0x1b6bfe0;  1 drivers
S_0x1af38c0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6c140/d .functor OR 1, L_0x1b6c8e0, L_0x1b6b010, C4<0>, C4<0>;
L_0x1b6c140 .delay 1 (30000,30000,30000) L_0x1b6c140/d;
v0x1af3ae0_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af3c30_0 .net "B", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af3cf0_0 .net "out", 0 0, L_0x1b6c140;  1 drivers
S_0x1af3df0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6b150/d .functor XOR 1, L_0x1b6b010, L_0x1b6b1c0, C4<0>, C4<0>;
L_0x1b6b150 .delay 1 (10000,10000,10000) L_0x1b6b150/d;
v0x1af3fc0_0 .net "A", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af4110_0 .net "B", 0 0, L_0x1b6b1c0;  1 drivers
v0x1af41d0_0 .net "out", 0 0, L_0x1b6b150;  alias, 1 drivers
S_0x1af4310 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x197fc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6bba0/d .functor XOR 1, L_0x1b6c8e0, L_0x1b6b010, C4<0>, C4<0>;
L_0x1b6bba0 .delay 1 (10000,10000,10000) L_0x1b6bba0/d;
v0x1af44e0_0 .net "A", 0 0, L_0x1b6c8e0;  alias, 1 drivers
v0x1af45a0_0 .net "B", 0 0, L_0x1b6b010;  alias, 1 drivers
v0x1af4660_0 .net "out", 0 0, L_0x1b6bba0;  1 drivers
S_0x1af51b0 .scope module, "alu14" "ALU_1bit" 4 118, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b6de90 .functor BUFZ 1, L_0x1b6ce60, C4<0>, C4<0>, C4<0>;
L_0x1b6df00 .functor BUFZ 1, L_0x1b6ce60, C4<0>, C4<0>, C4<0>;
v0x1af8120_0 .net "A", 0 0, L_0x1b6e320;  1 drivers
v0x1af81c0_0 .net "B", 0 0, L_0x1b611d0;  1 drivers
v0x1af8280_0 .net "I", 7 0, L_0x1b6e000;  1 drivers
v0x1af8380_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1af8420_0 .net *"_s15", 0 0, L_0x1b6de90;  1 drivers
v0x1af8530_0 .net *"_s19", 0 0, L_0x1b6df00;  1 drivers
L_0x7f583df40408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1af8610_0 .net/2s *"_s23", 0 0, L_0x7f583df40408;  1 drivers
v0x1af86f0_0 .net "addORsub", 0 0, L_0x1b6ce60;  1 drivers
v0x1af8790_0 .net "carryin", 0 0, L_0x1b61380;  1 drivers
v0x1af88f0_0 .net "carryout", 0 0, L_0x1b6d480;  1 drivers
v0x1af89c0_0 .net "modB", 0 0, L_0x1b6c980;  1 drivers
v0x1af8a60_0 .net "out", 0 0, L_0x1b6dce0;  1 drivers
L_0x1b6ccc0 .part v0x1b55100_0, 2, 1;
LS_0x1b6e000_0_0 .concat8 [ 1 1 1 1], L_0x1b6de90, L_0x1b6df00, L_0x1b6d5e0, L_0x7f583df40408;
LS_0x1b6e000_0_4 .concat8 [ 1 1 1 1], L_0x1b6d850, L_0x1b6d8c0, L_0x1b6da20, L_0x1b6db80;
L_0x1b6e000 .concat8 [ 4 4 0 0], LS_0x1b6e000_0_0, LS_0x1b6e000_0_4;
S_0x1af5420 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b6cd60/d .functor XOR 1, L_0x1b6e320, L_0x1b6c980, C4<0>, C4<0>;
L_0x1b6cd60 .delay 1 (30000,30000,30000) L_0x1b6cd60/d;
L_0x1b6ce60/d .functor XOR 1, L_0x1b6cd60, L_0x1b61380, C4<0>, C4<0>;
L_0x1b6ce60 .delay 1 (30000,30000,30000) L_0x1b6ce60/d;
L_0x1b6d0b0/d .functor AND 1, L_0x1b6cd60, L_0x1b61380, C4<1>, C4<1>;
L_0x1b6d0b0 .delay 1 (30000,30000,30000) L_0x1b6d0b0/d;
L_0x1b6d210/d .functor AND 1, L_0x1b6e320, L_0x1b6c980, C4<1>, C4<1>;
L_0x1b6d210 .delay 1 (30000,30000,30000) L_0x1b6d210/d;
L_0x1b6d480/d .functor OR 1, L_0x1b6d0b0, L_0x1b6d210, C4<0>, C4<0>;
L_0x1b6d480 .delay 1 (30000,30000,30000) L_0x1b6d480/d;
v0x1af56c0_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af57a0_0 .net "B", 0 0, L_0x1b6c980;  alias, 1 drivers
v0x1af5860_0 .net "carryin", 0 0, L_0x1b61380;  alias, 1 drivers
v0x1af5930_0 .net "carryout", 0 0, L_0x1b6d480;  alias, 1 drivers
v0x1af59f0_0 .net "out1", 0 0, L_0x1b6cd60;  1 drivers
v0x1af5b00_0 .net "out2", 0 0, L_0x1b6d0b0;  1 drivers
v0x1af5bc0_0 .net "out3", 0 0, L_0x1b6d210;  1 drivers
v0x1af5c80_0 .net "sum", 0 0, L_0x1b6ce60;  alias, 1 drivers
S_0x1af5de0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6d850/d .functor AND 1, L_0x1b6e320, L_0x1b611d0, C4<1>, C4<1>;
L_0x1b6d850 .delay 1 (30000,30000,30000) L_0x1b6d850/d;
v0x1af6020_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af60e0_0 .net "B", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af6180_0 .net "out", 0 0, L_0x1b6d850;  1 drivers
S_0x1af62d0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1af6520_0 .net "I", 7 0, L_0x1b6e000;  alias, 1 drivers
v0x1af6600_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1af66c0_0 .net "out", 0 0, L_0x1b6dce0;  alias, 1 drivers
L_0x1b6dce0 .part/v L_0x1b6e000, v0x1b55100_0, 1;
S_0x1af6810 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6d8c0/d .functor NAND 1, L_0x1b6e320, L_0x1b611d0, C4<1>, C4<1>;
L_0x1b6d8c0 .delay 1 (20000,20000,20000) L_0x1b6d8c0/d;
v0x1af6a30_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af6b40_0 .net "B", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af6c00_0 .net "out", 0 0, L_0x1b6d8c0;  1 drivers
S_0x1af6d10 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6da20/d .functor NOR 1, L_0x1b6e320, L_0x1b611d0, C4<0>, C4<0>;
L_0x1b6da20 .delay 1 (20000,20000,20000) L_0x1b6da20/d;
v0x1af6f80_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af7040_0 .net "B", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af7150_0 .net "out", 0 0, L_0x1b6da20;  1 drivers
S_0x1af7250 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6db80/d .functor OR 1, L_0x1b6e320, L_0x1b611d0, C4<0>, C4<0>;
L_0x1b6db80 .delay 1 (30000,30000,30000) L_0x1b6db80/d;
v0x1af7470_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af75c0_0 .net "B", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af7680_0 .net "out", 0 0, L_0x1b6db80;  1 drivers
S_0x1af7780 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6c980/d .functor XOR 1, L_0x1b611d0, L_0x1b6ccc0, C4<0>, C4<0>;
L_0x1b6c980 .delay 1 (10000,10000,10000) L_0x1b6c980/d;
v0x1af7950_0 .net "A", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af7aa0_0 .net "B", 0 0, L_0x1b6ccc0;  1 drivers
v0x1af7b60_0 .net "out", 0 0, L_0x1b6c980;  alias, 1 drivers
S_0x1af7ca0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1af51b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6d5e0/d .functor XOR 1, L_0x1b6e320, L_0x1b611d0, C4<0>, C4<0>;
L_0x1b6d5e0 .delay 1 (10000,10000,10000) L_0x1b6d5e0/d;
v0x1af7e70_0 .net "A", 0 0, L_0x1b6e320;  alias, 1 drivers
v0x1af7f30_0 .net "B", 0 0, L_0x1b611d0;  alias, 1 drivers
v0x1af7ff0_0 .net "out", 0 0, L_0x1b6d5e0;  1 drivers
S_0x1af8b80 .scope module, "alu15" "ALU_1bit" 4 119, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b6fad0 .functor BUFZ 1, L_0x1b6eaa0, C4<0>, C4<0>, C4<0>;
L_0x1b6fb40 .functor BUFZ 1, L_0x1b6eaa0, C4<0>, C4<0>, C4<0>;
v0x1afbaf0_0 .net "A", 0 0, L_0x1b6ff60;  1 drivers
v0x1afbb90_0 .net "B", 0 0, L_0x1b6e7e0;  1 drivers
v0x1afbc50_0 .net "I", 7 0, L_0x1b6fc40;  1 drivers
v0x1afbd50_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1afbdf0_0 .net *"_s15", 0 0, L_0x1b6fad0;  1 drivers
v0x1afbf00_0 .net *"_s19", 0 0, L_0x1b6fb40;  1 drivers
L_0x7f583df40450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1afbfe0_0 .net/2s *"_s23", 0 0, L_0x7f583df40450;  1 drivers
v0x1afc0c0_0 .net "addORsub", 0 0, L_0x1b6eaa0;  1 drivers
v0x1afc160_0 .net "carryin", 0 0, L_0x1b6e880;  1 drivers
v0x1afc2c0_0 .net "carryout", 0 0, L_0x1b6f0c0;  1 drivers
v0x1afc390_0 .net "modB", 0 0, L_0x1b61270;  1 drivers
v0x1afc430_0 .net "out", 0 0, L_0x1b6f920;  1 drivers
L_0x1b6cbf0 .part v0x1b55100_0, 2, 1;
LS_0x1b6fc40_0_0 .concat8 [ 1 1 1 1], L_0x1b6fad0, L_0x1b6fb40, L_0x1b6f220, L_0x7f583df40450;
LS_0x1b6fc40_0_4 .concat8 [ 1 1 1 1], L_0x1b6f490, L_0x1b6f500, L_0x1b6f660, L_0x1b6f7c0;
L_0x1b6fc40 .concat8 [ 4 4 0 0], LS_0x1b6fc40_0_0, LS_0x1b6fc40_0_4;
S_0x1af8df0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b6e9a0/d .functor XOR 1, L_0x1b6ff60, L_0x1b61270, C4<0>, C4<0>;
L_0x1b6e9a0 .delay 1 (30000,30000,30000) L_0x1b6e9a0/d;
L_0x1b6eaa0/d .functor XOR 1, L_0x1b6e9a0, L_0x1b6e880, C4<0>, C4<0>;
L_0x1b6eaa0 .delay 1 (30000,30000,30000) L_0x1b6eaa0/d;
L_0x1b6ecf0/d .functor AND 1, L_0x1b6e9a0, L_0x1b6e880, C4<1>, C4<1>;
L_0x1b6ecf0 .delay 1 (30000,30000,30000) L_0x1b6ecf0/d;
L_0x1b6ee50/d .functor AND 1, L_0x1b6ff60, L_0x1b61270, C4<1>, C4<1>;
L_0x1b6ee50 .delay 1 (30000,30000,30000) L_0x1b6ee50/d;
L_0x1b6f0c0/d .functor OR 1, L_0x1b6ecf0, L_0x1b6ee50, C4<0>, C4<0>;
L_0x1b6f0c0 .delay 1 (30000,30000,30000) L_0x1b6f0c0/d;
v0x1af9090_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1af9170_0 .net "B", 0 0, L_0x1b61270;  alias, 1 drivers
v0x1af9230_0 .net "carryin", 0 0, L_0x1b6e880;  alias, 1 drivers
v0x1af9300_0 .net "carryout", 0 0, L_0x1b6f0c0;  alias, 1 drivers
v0x1af93c0_0 .net "out1", 0 0, L_0x1b6e9a0;  1 drivers
v0x1af94d0_0 .net "out2", 0 0, L_0x1b6ecf0;  1 drivers
v0x1af9590_0 .net "out3", 0 0, L_0x1b6ee50;  1 drivers
v0x1af9650_0 .net "sum", 0 0, L_0x1b6eaa0;  alias, 1 drivers
S_0x1af97b0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6f490/d .functor AND 1, L_0x1b6ff60, L_0x1b6e7e0, C4<1>, C4<1>;
L_0x1b6f490 .delay 1 (30000,30000,30000) L_0x1b6f490/d;
v0x1af99f0_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1af9ab0_0 .net "B", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1af9b50_0 .net "out", 0 0, L_0x1b6f490;  1 drivers
S_0x1af9ca0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1af9ef0_0 .net "I", 7 0, L_0x1b6fc40;  alias, 1 drivers
v0x1af9fd0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1afa090_0 .net "out", 0 0, L_0x1b6f920;  alias, 1 drivers
L_0x1b6f920 .part/v L_0x1b6fc40, v0x1b55100_0, 1;
S_0x1afa1e0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6f500/d .functor NAND 1, L_0x1b6ff60, L_0x1b6e7e0, C4<1>, C4<1>;
L_0x1b6f500 .delay 1 (20000,20000,20000) L_0x1b6f500/d;
v0x1afa400_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1afa510_0 .net "B", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1afa5d0_0 .net "out", 0 0, L_0x1b6f500;  1 drivers
S_0x1afa6e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6f660/d .functor NOR 1, L_0x1b6ff60, L_0x1b6e7e0, C4<0>, C4<0>;
L_0x1b6f660 .delay 1 (20000,20000,20000) L_0x1b6f660/d;
v0x1afa950_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1afaa10_0 .net "B", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1afab20_0 .net "out", 0 0, L_0x1b6f660;  1 drivers
S_0x1afac20 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6f7c0/d .functor OR 1, L_0x1b6ff60, L_0x1b6e7e0, C4<0>, C4<0>;
L_0x1b6f7c0 .delay 1 (30000,30000,30000) L_0x1b6f7c0/d;
v0x1afae40_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1afaf90_0 .net "B", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1afb050_0 .net "out", 0 0, L_0x1b6f7c0;  1 drivers
S_0x1afb150 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b61270/d .functor XOR 1, L_0x1b6e7e0, L_0x1b6cbf0, C4<0>, C4<0>;
L_0x1b61270 .delay 1 (10000,10000,10000) L_0x1b61270/d;
v0x1afb320_0 .net "A", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1afb470_0 .net "B", 0 0, L_0x1b6cbf0;  1 drivers
v0x1afb530_0 .net "out", 0 0, L_0x1b61270;  alias, 1 drivers
S_0x1afb670 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1af8b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b6f220/d .functor XOR 1, L_0x1b6ff60, L_0x1b6e7e0, C4<0>, C4<0>;
L_0x1b6f220 .delay 1 (10000,10000,10000) L_0x1b6f220/d;
v0x1afb840_0 .net "A", 0 0, L_0x1b6ff60;  alias, 1 drivers
v0x1afb900_0 .net "B", 0 0, L_0x1b6e7e0;  alias, 1 drivers
v0x1afb9c0_0 .net "out", 0 0, L_0x1b6f220;  1 drivers
S_0x1afc550 .scope module, "alu16" "ALU_1bit" 4 120, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b71520 .functor BUFZ 1, L_0x1b704f0, C4<0>, C4<0>, C4<0>;
L_0x1b71590 .functor BUFZ 1, L_0x1b704f0, C4<0>, C4<0>, C4<0>;
v0x1aff600_0 .net "A", 0 0, L_0x1b71ac0;  1 drivers
v0x1aff6a0_0 .net "B", 0 0, L_0x1b71b60;  1 drivers
v0x1aff760_0 .net "I", 7 0, L_0x1b71690;  1 drivers
v0x1aff860_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1aff900_0 .net *"_s15", 0 0, L_0x1b71520;  1 drivers
v0x1affa10_0 .net *"_s19", 0 0, L_0x1b71590;  1 drivers
L_0x7f583df40498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1affaf0_0 .net/2s *"_s23", 0 0, L_0x7f583df40498;  1 drivers
v0x1affbd0_0 .net "addORsub", 0 0, L_0x1b704f0;  1 drivers
v0x1affc70_0 .net "carryin", 0 0, L_0x1b70210;  1 drivers
v0x1affdd0_0 .net "carryout", 0 0, L_0x1b70b10;  1 drivers
v0x1affea0_0 .net "modB", 0 0, L_0x1b70000;  1 drivers
v0x1afff40_0 .net "out", 0 0, L_0x1b71370;  1 drivers
L_0x1b70070 .part v0x1b55100_0, 2, 1;
LS_0x1b71690_0_0 .concat8 [ 1 1 1 1], L_0x1b71520, L_0x1b71590, L_0x1b70c70, L_0x7f583df40498;
LS_0x1b71690_0_4 .concat8 [ 1 1 1 1], L_0x1b70ee0, L_0x1b70f50, L_0x1b710b0, L_0x1b71210;
L_0x1b71690 .concat8 [ 4 4 0 0], LS_0x1b71690_0_0, LS_0x1b71690_0_4;
S_0x1afc850 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b703f0/d .functor XOR 1, L_0x1b71ac0, L_0x1b70000, C4<0>, C4<0>;
L_0x1b703f0 .delay 1 (30000,30000,30000) L_0x1b703f0/d;
L_0x1b704f0/d .functor XOR 1, L_0x1b703f0, L_0x1b70210, C4<0>, C4<0>;
L_0x1b704f0 .delay 1 (30000,30000,30000) L_0x1b704f0/d;
L_0x1b70740/d .functor AND 1, L_0x1b703f0, L_0x1b70210, C4<1>, C4<1>;
L_0x1b70740 .delay 1 (30000,30000,30000) L_0x1b70740/d;
L_0x1b708a0/d .functor AND 1, L_0x1b71ac0, L_0x1b70000, C4<1>, C4<1>;
L_0x1b708a0 .delay 1 (30000,30000,30000) L_0x1b708a0/d;
L_0x1b70b10/d .functor OR 1, L_0x1b70740, L_0x1b708a0, C4<0>, C4<0>;
L_0x1b70b10 .delay 1 (30000,30000,30000) L_0x1b70b10/d;
v0x1afcaa0_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1afcb80_0 .net "B", 0 0, L_0x1b70000;  alias, 1 drivers
v0x1afcc40_0 .net "carryin", 0 0, L_0x1b70210;  alias, 1 drivers
v0x1afcd10_0 .net "carryout", 0 0, L_0x1b70b10;  alias, 1 drivers
v0x1afcdd0_0 .net "out1", 0 0, L_0x1b703f0;  1 drivers
v0x1afcee0_0 .net "out2", 0 0, L_0x1b70740;  1 drivers
v0x1afcfa0_0 .net "out3", 0 0, L_0x1b708a0;  1 drivers
v0x1afd060_0 .net "sum", 0 0, L_0x1b704f0;  alias, 1 drivers
S_0x1afd1c0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b70ee0/d .functor AND 1, L_0x1b71ac0, L_0x1b71b60, C4<1>, C4<1>;
L_0x1b70ee0 .delay 1 (30000,30000,30000) L_0x1b70ee0/d;
v0x1afd400_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1afd4c0_0 .net "B", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1afd560_0 .net "out", 0 0, L_0x1b70ee0;  1 drivers
S_0x1afd6b0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1afd900_0 .net "I", 7 0, L_0x1b71690;  alias, 1 drivers
v0x1afd9e0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1964040_0 .net "out", 0 0, L_0x1b71370;  alias, 1 drivers
L_0x1b71370 .part/v L_0x1b71690, v0x1b55100_0, 1;
S_0x1afdcf0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b70f50/d .functor NAND 1, L_0x1b71ac0, L_0x1b71b60, C4<1>, C4<1>;
L_0x1b70f50 .delay 1 (20000,20000,20000) L_0x1b70f50/d;
v0x1afdf10_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1afe020_0 .net "B", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1afe0e0_0 .net "out", 0 0, L_0x1b70f50;  1 drivers
S_0x1afe1f0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b710b0/d .functor NOR 1, L_0x1b71ac0, L_0x1b71b60, C4<0>, C4<0>;
L_0x1b710b0 .delay 1 (20000,20000,20000) L_0x1b710b0/d;
v0x1afe460_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1afe520_0 .net "B", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1afe630_0 .net "out", 0 0, L_0x1b710b0;  1 drivers
S_0x1afe730 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b71210/d .functor OR 1, L_0x1b71ac0, L_0x1b71b60, C4<0>, C4<0>;
L_0x1b71210 .delay 1 (30000,30000,30000) L_0x1b71210/d;
v0x1afe950_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1afeaa0_0 .net "B", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1afeb60_0 .net "out", 0 0, L_0x1b71210;  1 drivers
S_0x1afec60 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b70000/d .functor XOR 1, L_0x1b71b60, L_0x1b70070, C4<0>, C4<0>;
L_0x1b70000 .delay 1 (10000,10000,10000) L_0x1b70000/d;
v0x1afee30_0 .net "A", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1afef80_0 .net "B", 0 0, L_0x1b70070;  1 drivers
v0x1aff040_0 .net "out", 0 0, L_0x1b70000;  alias, 1 drivers
S_0x1aff180 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1afc550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b70c70/d .functor XOR 1, L_0x1b71ac0, L_0x1b71b60, C4<0>, C4<0>;
L_0x1b70c70 .delay 1 (10000,10000,10000) L_0x1b70c70/d;
v0x1aff350_0 .net "A", 0 0, L_0x1b71ac0;  alias, 1 drivers
v0x1aff410_0 .net "B", 0 0, L_0x1b71b60;  alias, 1 drivers
v0x1aff4d0_0 .net "out", 0 0, L_0x1b70c70;  1 drivers
S_0x1b00060 .scope module, "alu17" "ALU_1bit" 4 121, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b730e0 .functor BUFZ 1, L_0x1b720b0, C4<0>, C4<0>, C4<0>;
L_0x1b73150 .functor BUFZ 1, L_0x1b720b0, C4<0>, C4<0>, C4<0>;
v0x1b02fd0_0 .net "A", 0 0, L_0x1b73570;  1 drivers
v0x1b03070_0 .net "B", 0 0, L_0x1b71c00;  1 drivers
v0x1b03130_0 .net "I", 7 0, L_0x1b73250;  1 drivers
v0x1b03230_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b032d0_0 .net *"_s15", 0 0, L_0x1b730e0;  1 drivers
v0x1b033e0_0 .net *"_s19", 0 0, L_0x1b73150;  1 drivers
L_0x7f583df404e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b034c0_0 .net/2s *"_s23", 0 0, L_0x7f583df404e0;  1 drivers
v0x1b035a0_0 .net "addORsub", 0 0, L_0x1b720b0;  1 drivers
v0x1b03640_0 .net "carryin", 0 0, L_0x1b71ca0;  1 drivers
v0x1b037a0_0 .net "carryout", 0 0, L_0x1b726d0;  1 drivers
v0x1b03870_0 .net "modB", 0 0, L_0x1b702b0;  1 drivers
v0x1b03910_0 .net "out", 0 0, L_0x1b72f30;  1 drivers
L_0x1b648c0 .part v0x1b55100_0, 2, 1;
LS_0x1b73250_0_0 .concat8 [ 1 1 1 1], L_0x1b730e0, L_0x1b73150, L_0x1b72830, L_0x7f583df404e0;
LS_0x1b73250_0_4 .concat8 [ 1 1 1 1], L_0x1b72aa0, L_0x1b72b10, L_0x1b72c70, L_0x1b72dd0;
L_0x1b73250 .concat8 [ 4 4 0 0], LS_0x1b73250_0_0, LS_0x1b73250_0_4;
S_0x1b002d0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b71fb0/d .functor XOR 1, L_0x1b73570, L_0x1b702b0, C4<0>, C4<0>;
L_0x1b71fb0 .delay 1 (30000,30000,30000) L_0x1b71fb0/d;
L_0x1b720b0/d .functor XOR 1, L_0x1b71fb0, L_0x1b71ca0, C4<0>, C4<0>;
L_0x1b720b0 .delay 1 (30000,30000,30000) L_0x1b720b0/d;
L_0x1b72300/d .functor AND 1, L_0x1b71fb0, L_0x1b71ca0, C4<1>, C4<1>;
L_0x1b72300 .delay 1 (30000,30000,30000) L_0x1b72300/d;
L_0x1b72460/d .functor AND 1, L_0x1b73570, L_0x1b702b0, C4<1>, C4<1>;
L_0x1b72460 .delay 1 (30000,30000,30000) L_0x1b72460/d;
L_0x1b726d0/d .functor OR 1, L_0x1b72300, L_0x1b72460, C4<0>, C4<0>;
L_0x1b726d0 .delay 1 (30000,30000,30000) L_0x1b726d0/d;
v0x1b00570_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b00650_0 .net "B", 0 0, L_0x1b702b0;  alias, 1 drivers
v0x1b00710_0 .net "carryin", 0 0, L_0x1b71ca0;  alias, 1 drivers
v0x1b007e0_0 .net "carryout", 0 0, L_0x1b726d0;  alias, 1 drivers
v0x1b008a0_0 .net "out1", 0 0, L_0x1b71fb0;  1 drivers
v0x1b009b0_0 .net "out2", 0 0, L_0x1b72300;  1 drivers
v0x1b00a70_0 .net "out3", 0 0, L_0x1b72460;  1 drivers
v0x1b00b30_0 .net "sum", 0 0, L_0x1b720b0;  alias, 1 drivers
S_0x1b00c90 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b72aa0/d .functor AND 1, L_0x1b73570, L_0x1b71c00, C4<1>, C4<1>;
L_0x1b72aa0 .delay 1 (30000,30000,30000) L_0x1b72aa0/d;
v0x1b00ed0_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b00f90_0 .net "B", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b01030_0 .net "out", 0 0, L_0x1b72aa0;  1 drivers
S_0x1b01180 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b013d0_0 .net "I", 7 0, L_0x1b73250;  alias, 1 drivers
v0x1b014b0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b01570_0 .net "out", 0 0, L_0x1b72f30;  alias, 1 drivers
L_0x1b72f30 .part/v L_0x1b73250, v0x1b55100_0, 1;
S_0x1b016c0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b72b10/d .functor NAND 1, L_0x1b73570, L_0x1b71c00, C4<1>, C4<1>;
L_0x1b72b10 .delay 1 (20000,20000,20000) L_0x1b72b10/d;
v0x1b018e0_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b019f0_0 .net "B", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b01ab0_0 .net "out", 0 0, L_0x1b72b10;  1 drivers
S_0x1b01bc0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b72c70/d .functor NOR 1, L_0x1b73570, L_0x1b71c00, C4<0>, C4<0>;
L_0x1b72c70 .delay 1 (20000,20000,20000) L_0x1b72c70/d;
v0x1b01e30_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b01ef0_0 .net "B", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b02000_0 .net "out", 0 0, L_0x1b72c70;  1 drivers
S_0x1b02100 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b72dd0/d .functor OR 1, L_0x1b73570, L_0x1b71c00, C4<0>, C4<0>;
L_0x1b72dd0 .delay 1 (30000,30000,30000) L_0x1b72dd0/d;
v0x1b02320_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b02470_0 .net "B", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b02530_0 .net "out", 0 0, L_0x1b72dd0;  1 drivers
S_0x1b02630 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b702b0/d .functor XOR 1, L_0x1b71c00, L_0x1b648c0, C4<0>, C4<0>;
L_0x1b702b0 .delay 1 (10000,10000,10000) L_0x1b702b0/d;
v0x1b02800_0 .net "A", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b02950_0 .net "B", 0 0, L_0x1b648c0;  1 drivers
v0x1b02a10_0 .net "out", 0 0, L_0x1b702b0;  alias, 1 drivers
S_0x1b02b50 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b00060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b72830/d .functor XOR 1, L_0x1b73570, L_0x1b71c00, C4<0>, C4<0>;
L_0x1b72830 .delay 1 (10000,10000,10000) L_0x1b72830/d;
v0x1b02d20_0 .net "A", 0 0, L_0x1b73570;  alias, 1 drivers
v0x1b02de0_0 .net "B", 0 0, L_0x1b71c00;  alias, 1 drivers
v0x1b02ea0_0 .net "out", 0 0, L_0x1b72830;  1 drivers
S_0x1b03a30 .scope module, "alu18" "ALU_1bit" 4 122, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b74aa0 .functor BUFZ 1, L_0x1b73b10, C4<0>, C4<0>, C4<0>;
L_0x1b74b10 .functor BUFZ 1, L_0x1b73b10, C4<0>, C4<0>, C4<0>;
v0x1b069a0_0 .net "A", 0 0, L_0x1b74f30;  1 drivers
v0x1b06a40_0 .net "B", 0 0, L_0x1b74fd0;  1 drivers
v0x1b06b00_0 .net "I", 7 0, L_0x1b74c10;  1 drivers
v0x1b06c00_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b06ca0_0 .net *"_s15", 0 0, L_0x1b74aa0;  1 drivers
v0x1b06db0_0 .net *"_s19", 0 0, L_0x1b74b10;  1 drivers
L_0x7f583df40528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b06e90_0 .net/2s *"_s23", 0 0, L_0x7f583df40528;  1 drivers
v0x1b06f70_0 .net "addORsub", 0 0, L_0x1b73b10;  1 drivers
v0x1b07010_0 .net "carryin", 0 0, L_0x1b73850;  1 drivers
v0x1b07170_0 .net "carryout", 0 0, L_0x1b74090;  1 drivers
v0x1b07240_0 .net "modB", 0 0, L_0x1b73610;  1 drivers
v0x1b072e0_0 .net "out", 0 0, L_0x1b748f0;  1 drivers
L_0x1b73680 .part v0x1b55100_0, 2, 1;
LS_0x1b74c10_0_0 .concat8 [ 1 1 1 1], L_0x1b74aa0, L_0x1b74b10, L_0x1b741f0, L_0x7f583df40528;
LS_0x1b74c10_0_4 .concat8 [ 1 1 1 1], L_0x1b74460, L_0x1b744d0, L_0x1b74630, L_0x1b74790;
L_0x1b74c10 .concat8 [ 4 4 0 0], LS_0x1b74c10_0_0, LS_0x1b74c10_0_4;
S_0x1b03ca0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b73a10/d .functor XOR 1, L_0x1b74f30, L_0x1b73610, C4<0>, C4<0>;
L_0x1b73a10 .delay 1 (30000,30000,30000) L_0x1b73a10/d;
L_0x1b73b10/d .functor XOR 1, L_0x1b73a10, L_0x1b73850, C4<0>, C4<0>;
L_0x1b73b10 .delay 1 (30000,30000,30000) L_0x1b73b10/d;
L_0x1b73cc0/d .functor AND 1, L_0x1b73a10, L_0x1b73850, C4<1>, C4<1>;
L_0x1b73cc0 .delay 1 (30000,30000,30000) L_0x1b73cc0/d;
L_0x1b73e20/d .functor AND 1, L_0x1b74f30, L_0x1b73610, C4<1>, C4<1>;
L_0x1b73e20 .delay 1 (30000,30000,30000) L_0x1b73e20/d;
L_0x1b74090/d .functor OR 1, L_0x1b73cc0, L_0x1b73e20, C4<0>, C4<0>;
L_0x1b74090 .delay 1 (30000,30000,30000) L_0x1b74090/d;
v0x1b03f40_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b04020_0 .net "B", 0 0, L_0x1b73610;  alias, 1 drivers
v0x1b040e0_0 .net "carryin", 0 0, L_0x1b73850;  alias, 1 drivers
v0x1b041b0_0 .net "carryout", 0 0, L_0x1b74090;  alias, 1 drivers
v0x1b04270_0 .net "out1", 0 0, L_0x1b73a10;  1 drivers
v0x1b04380_0 .net "out2", 0 0, L_0x1b73cc0;  1 drivers
v0x1b04440_0 .net "out3", 0 0, L_0x1b73e20;  1 drivers
v0x1b04500_0 .net "sum", 0 0, L_0x1b73b10;  alias, 1 drivers
S_0x1b04660 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b74460/d .functor AND 1, L_0x1b74f30, L_0x1b74fd0, C4<1>, C4<1>;
L_0x1b74460 .delay 1 (30000,30000,30000) L_0x1b74460/d;
v0x1b048a0_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b04960_0 .net "B", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b04a00_0 .net "out", 0 0, L_0x1b74460;  1 drivers
S_0x1b04b50 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b04da0_0 .net "I", 7 0, L_0x1b74c10;  alias, 1 drivers
v0x1b04e80_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b04f40_0 .net "out", 0 0, L_0x1b748f0;  alias, 1 drivers
L_0x1b748f0 .part/v L_0x1b74c10, v0x1b55100_0, 1;
S_0x1b05090 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b744d0/d .functor NAND 1, L_0x1b74f30, L_0x1b74fd0, C4<1>, C4<1>;
L_0x1b744d0 .delay 1 (20000,20000,20000) L_0x1b744d0/d;
v0x1b052b0_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b053c0_0 .net "B", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b05480_0 .net "out", 0 0, L_0x1b744d0;  1 drivers
S_0x1b05590 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b74630/d .functor NOR 1, L_0x1b74f30, L_0x1b74fd0, C4<0>, C4<0>;
L_0x1b74630 .delay 1 (20000,20000,20000) L_0x1b74630/d;
v0x1b05800_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b058c0_0 .net "B", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b059d0_0 .net "out", 0 0, L_0x1b74630;  1 drivers
S_0x1b05ad0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b74790/d .functor OR 1, L_0x1b74f30, L_0x1b74fd0, C4<0>, C4<0>;
L_0x1b74790 .delay 1 (30000,30000,30000) L_0x1b74790/d;
v0x1b05cf0_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b05e40_0 .net "B", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b05f00_0 .net "out", 0 0, L_0x1b74790;  1 drivers
S_0x1b06000 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b73610/d .functor XOR 1, L_0x1b74fd0, L_0x1b73680, C4<0>, C4<0>;
L_0x1b73610 .delay 1 (10000,10000,10000) L_0x1b73610/d;
v0x1b061d0_0 .net "A", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b06320_0 .net "B", 0 0, L_0x1b73680;  1 drivers
v0x1b063e0_0 .net "out", 0 0, L_0x1b73610;  alias, 1 drivers
S_0x1b06520 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b03a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b741f0/d .functor XOR 1, L_0x1b74f30, L_0x1b74fd0, C4<0>, C4<0>;
L_0x1b741f0 .delay 1 (10000,10000,10000) L_0x1b741f0/d;
v0x1b066f0_0 .net "A", 0 0, L_0x1b74f30;  alias, 1 drivers
v0x1b067b0_0 .net "B", 0 0, L_0x1b74fd0;  alias, 1 drivers
v0x1b06870_0 .net "out", 0 0, L_0x1b741f0;  1 drivers
S_0x1b07400 .scope module, "alu19" "ALU_1bit" 4 123, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b763e0 .functor BUFZ 1, L_0x1b754a0, C4<0>, C4<0>, C4<0>;
L_0x1b76450 .functor BUFZ 1, L_0x1b754a0, C4<0>, C4<0>, C4<0>;
v0x1b0a370_0 .net "A", 0 0, L_0x1b76870;  1 drivers
v0x1b0a410_0 .net "B", 0 0, L_0x1b75070;  1 drivers
v0x1b0a4d0_0 .net "I", 7 0, L_0x1b76550;  1 drivers
v0x1b0a5d0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b0a670_0 .net *"_s15", 0 0, L_0x1b763e0;  1 drivers
v0x1b0a780_0 .net *"_s19", 0 0, L_0x1b76450;  1 drivers
L_0x7f583df40570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b0a860_0 .net/2s *"_s23", 0 0, L_0x7f583df40570;  1 drivers
v0x1b0a940_0 .net "addORsub", 0 0, L_0x1b754a0;  1 drivers
v0x1b0a9e0_0 .net "carryin", 0 0, L_0x1b75110;  1 drivers
v0x1b0ab40_0 .net "carryout", 0 0, L_0x1b75a70;  1 drivers
v0x1b0ac10_0 .net "modB", 0 0, L_0x1b73980;  1 drivers
v0x1b0acb0_0 .net "out", 0 0, L_0x1b76230;  1 drivers
L_0x1b75240 .part v0x1b55100_0, 2, 1;
LS_0x1b76550_0_0 .concat8 [ 1 1 1 1], L_0x1b763e0, L_0x1b76450, L_0x1b75bd0, L_0x7f583df40570;
LS_0x1b76550_0_4 .concat8 [ 1 1 1 1], L_0x1b75e40, L_0x1b75eb0, L_0x1b75f70, L_0x1b760d0;
L_0x1b76550 .concat8 [ 4 4 0 0], LS_0x1b76550_0_0, LS_0x1b76550_0_4;
S_0x1b07670 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b753a0/d .functor XOR 1, L_0x1b76870, L_0x1b73980, C4<0>, C4<0>;
L_0x1b753a0 .delay 1 (30000,30000,30000) L_0x1b753a0/d;
L_0x1b754a0/d .functor XOR 1, L_0x1b753a0, L_0x1b75110, C4<0>, C4<0>;
L_0x1b754a0 .delay 1 (30000,30000,30000) L_0x1b754a0/d;
L_0x1b756a0/d .functor AND 1, L_0x1b753a0, L_0x1b75110, C4<1>, C4<1>;
L_0x1b756a0 .delay 1 (30000,30000,30000) L_0x1b756a0/d;
L_0x1b75800/d .functor AND 1, L_0x1b76870, L_0x1b73980, C4<1>, C4<1>;
L_0x1b75800 .delay 1 (30000,30000,30000) L_0x1b75800/d;
L_0x1b75a70/d .functor OR 1, L_0x1b756a0, L_0x1b75800, C4<0>, C4<0>;
L_0x1b75a70 .delay 1 (30000,30000,30000) L_0x1b75a70/d;
v0x1b07910_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b079f0_0 .net "B", 0 0, L_0x1b73980;  alias, 1 drivers
v0x1b07ab0_0 .net "carryin", 0 0, L_0x1b75110;  alias, 1 drivers
v0x1b07b80_0 .net "carryout", 0 0, L_0x1b75a70;  alias, 1 drivers
v0x1b07c40_0 .net "out1", 0 0, L_0x1b753a0;  1 drivers
v0x1b07d50_0 .net "out2", 0 0, L_0x1b756a0;  1 drivers
v0x1b07e10_0 .net "out3", 0 0, L_0x1b75800;  1 drivers
v0x1b07ed0_0 .net "sum", 0 0, L_0x1b754a0;  alias, 1 drivers
S_0x1b08030 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b75e40/d .functor AND 1, L_0x1b76870, L_0x1b75070, C4<1>, C4<1>;
L_0x1b75e40 .delay 1 (30000,30000,30000) L_0x1b75e40/d;
v0x1b08270_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b08330_0 .net "B", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b083d0_0 .net "out", 0 0, L_0x1b75e40;  1 drivers
S_0x1b08520 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b08770_0 .net "I", 7 0, L_0x1b76550;  alias, 1 drivers
v0x1b08850_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b08910_0 .net "out", 0 0, L_0x1b76230;  alias, 1 drivers
L_0x1b76230 .part/v L_0x1b76550, v0x1b55100_0, 1;
S_0x1b08a60 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b75eb0/d .functor NAND 1, L_0x1b76870, L_0x1b75070, C4<1>, C4<1>;
L_0x1b75eb0 .delay 1 (20000,20000,20000) L_0x1b75eb0/d;
v0x1b08c80_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b08d90_0 .net "B", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b08e50_0 .net "out", 0 0, L_0x1b75eb0;  1 drivers
S_0x1b08f60 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b75f70/d .functor NOR 1, L_0x1b76870, L_0x1b75070, C4<0>, C4<0>;
L_0x1b75f70 .delay 1 (20000,20000,20000) L_0x1b75f70/d;
v0x1b091d0_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b09290_0 .net "B", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b093a0_0 .net "out", 0 0, L_0x1b75f70;  1 drivers
S_0x1b094a0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b760d0/d .functor OR 1, L_0x1b76870, L_0x1b75070, C4<0>, C4<0>;
L_0x1b760d0 .delay 1 (30000,30000,30000) L_0x1b760d0/d;
v0x1b096c0_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b09810_0 .net "B", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b098d0_0 .net "out", 0 0, L_0x1b760d0;  1 drivers
S_0x1b099d0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b73980/d .functor XOR 1, L_0x1b75070, L_0x1b75240, C4<0>, C4<0>;
L_0x1b73980 .delay 1 (10000,10000,10000) L_0x1b73980/d;
v0x1b09ba0_0 .net "A", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b09cf0_0 .net "B", 0 0, L_0x1b75240;  1 drivers
v0x1b09db0_0 .net "out", 0 0, L_0x1b73980;  alias, 1 drivers
S_0x1b09ef0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b07400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b75bd0/d .functor XOR 1, L_0x1b76870, L_0x1b75070, C4<0>, C4<0>;
L_0x1b75bd0 .delay 1 (10000,10000,10000) L_0x1b75bd0/d;
v0x1b0a0c0_0 .net "A", 0 0, L_0x1b76870;  alias, 1 drivers
v0x1b0a180_0 .net "B", 0 0, L_0x1b75070;  alias, 1 drivers
v0x1b0a240_0 .net "out", 0 0, L_0x1b75bd0;  1 drivers
S_0x1b0add0 .scope module, "alu2" "ALU_1bit" 4 106, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b5a480 .functor BUFZ 1, L_0x1b59450, C4<0>, C4<0>, C4<0>;
L_0x1b5a4f0 .functor BUFZ 1, L_0x1b59450, C4<0>, C4<0>, C4<0>;
v0x1b0dd40_0 .net "A", 0 0, L_0x1b5a910;  1 drivers
v0x1b0dde0_0 .net "B", 0 0, L_0x1b5aa40;  1 drivers
v0x1b0dea0_0 .net "I", 7 0, L_0x1b5a5f0;  1 drivers
v0x1b0dfa0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b0e040_0 .net *"_s15", 0 0, L_0x1b5a480;  1 drivers
v0x1b0e150_0 .net *"_s19", 0 0, L_0x1b5a4f0;  1 drivers
L_0x7f583df400a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b0e230_0 .net/2s *"_s23", 0 0, L_0x7f583df400a8;  1 drivers
v0x1b0e310_0 .net "addORsub", 0 0, L_0x1b59450;  1 drivers
v0x1b0e3b0_0 .net "carryin", 0 0, L_0x1b5ab70;  1 drivers
v0x1b0e510_0 .net "carryout", 0 0, L_0x1b59a70;  1 drivers
v0x1b0e5e0_0 .net "modB", 0 0, L_0x1b59180;  1 drivers
v0x1b0e680_0 .net "out", 0 0, L_0x1b5a2d0;  1 drivers
L_0x1b591f0 .part v0x1b55100_0, 2, 1;
LS_0x1b5a5f0_0_0 .concat8 [ 1 1 1 1], L_0x1b5a480, L_0x1b5a4f0, L_0x1b59bd0, L_0x7f583df400a8;
LS_0x1b5a5f0_0_4 .concat8 [ 1 1 1 1], L_0x1b59e40, L_0x1b59eb0, L_0x1b5a010, L_0x1b5a170;
L_0x1b5a5f0 .concat8 [ 4 4 0 0], LS_0x1b5a5f0_0_0, LS_0x1b5a5f0_0_4;
S_0x1b0b040 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b59350/d .functor XOR 1, L_0x1b5a910, L_0x1b59180, C4<0>, C4<0>;
L_0x1b59350 .delay 1 (30000,30000,30000) L_0x1b59350/d;
L_0x1b59450/d .functor XOR 1, L_0x1b59350, L_0x1b5ab70, C4<0>, C4<0>;
L_0x1b59450 .delay 1 (30000,30000,30000) L_0x1b59450/d;
L_0x1b596a0/d .functor AND 1, L_0x1b59350, L_0x1b5ab70, C4<1>, C4<1>;
L_0x1b596a0 .delay 1 (30000,30000,30000) L_0x1b596a0/d;
L_0x1b59800/d .functor AND 1, L_0x1b5a910, L_0x1b59180, C4<1>, C4<1>;
L_0x1b59800 .delay 1 (30000,30000,30000) L_0x1b59800/d;
L_0x1b59a70/d .functor OR 1, L_0x1b596a0, L_0x1b59800, C4<0>, C4<0>;
L_0x1b59a70 .delay 1 (30000,30000,30000) L_0x1b59a70/d;
v0x1b0b2e0_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0b3c0_0 .net "B", 0 0, L_0x1b59180;  alias, 1 drivers
v0x1b0b480_0 .net "carryin", 0 0, L_0x1b5ab70;  alias, 1 drivers
v0x1b0b550_0 .net "carryout", 0 0, L_0x1b59a70;  alias, 1 drivers
v0x1b0b610_0 .net "out1", 0 0, L_0x1b59350;  1 drivers
v0x1b0b720_0 .net "out2", 0 0, L_0x1b596a0;  1 drivers
v0x1b0b7e0_0 .net "out3", 0 0, L_0x1b59800;  1 drivers
v0x1b0b8a0_0 .net "sum", 0 0, L_0x1b59450;  alias, 1 drivers
S_0x1b0ba00 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b59e40/d .functor AND 1, L_0x1b5a910, L_0x1b5aa40, C4<1>, C4<1>;
L_0x1b59e40 .delay 1 (30000,30000,30000) L_0x1b59e40/d;
v0x1b0bc40_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0bd00_0 .net "B", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0bda0_0 .net "out", 0 0, L_0x1b59e40;  1 drivers
S_0x1b0bef0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b0c140_0 .net "I", 7 0, L_0x1b5a5f0;  alias, 1 drivers
v0x1b0c220_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b0c2e0_0 .net "out", 0 0, L_0x1b5a2d0;  alias, 1 drivers
L_0x1b5a2d0 .part/v L_0x1b5a5f0, v0x1b55100_0, 1;
S_0x1b0c430 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b59eb0/d .functor NAND 1, L_0x1b5a910, L_0x1b5aa40, C4<1>, C4<1>;
L_0x1b59eb0 .delay 1 (20000,20000,20000) L_0x1b59eb0/d;
v0x1b0c650_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0c760_0 .net "B", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0c820_0 .net "out", 0 0, L_0x1b59eb0;  1 drivers
S_0x1b0c930 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5a010/d .functor NOR 1, L_0x1b5a910, L_0x1b5aa40, C4<0>, C4<0>;
L_0x1b5a010 .delay 1 (20000,20000,20000) L_0x1b5a010/d;
v0x1b0cba0_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0cc60_0 .net "B", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0cd70_0 .net "out", 0 0, L_0x1b5a010;  1 drivers
S_0x1b0ce70 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5a170/d .functor OR 1, L_0x1b5a910, L_0x1b5aa40, C4<0>, C4<0>;
L_0x1b5a170 .delay 1 (30000,30000,30000) L_0x1b5a170/d;
v0x1b0d090_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0d1e0_0 .net "B", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0d2a0_0 .net "out", 0 0, L_0x1b5a170;  1 drivers
S_0x1b0d3a0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b59180/d .functor XOR 1, L_0x1b5aa40, L_0x1b591f0, C4<0>, C4<0>;
L_0x1b59180 .delay 1 (10000,10000,10000) L_0x1b59180/d;
v0x1b0d570_0 .net "A", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0d6c0_0 .net "B", 0 0, L_0x1b591f0;  1 drivers
v0x1b0d780_0 .net "out", 0 0, L_0x1b59180;  alias, 1 drivers
S_0x1b0d8c0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b0add0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b59bd0/d .functor XOR 1, L_0x1b5a910, L_0x1b5aa40, C4<0>, C4<0>;
L_0x1b59bd0 .delay 1 (10000,10000,10000) L_0x1b59bd0/d;
v0x1b0da90_0 .net "A", 0 0, L_0x1b5a910;  alias, 1 drivers
v0x1b0db50_0 .net "B", 0 0, L_0x1b5aa40;  alias, 1 drivers
v0x1b0dc10_0 .net "out", 0 0, L_0x1b59bd0;  1 drivers
S_0x1b0e7a0 .scope module, "alu20" "ALU_1bit" 4 124, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b77e00 .functor BUFZ 1, L_0x1b76dd0, C4<0>, C4<0>, C4<0>;
L_0x1b77e70 .functor BUFZ 1, L_0x1b76dd0, C4<0>, C4<0>, C4<0>;
v0x1b11710_0 .net "A", 0 0, L_0x1b78290;  1 drivers
v0x1b117b0_0 .net "B", 0 0, L_0x1b78330;  1 drivers
v0x1b11870_0 .net "I", 7 0, L_0x1b77f70;  1 drivers
v0x1b11970_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b11a10_0 .net *"_s15", 0 0, L_0x1b77e00;  1 drivers
v0x1b11b20_0 .net *"_s19", 0 0, L_0x1b77e70;  1 drivers
L_0x7f583df405b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b11c00_0 .net/2s *"_s23", 0 0, L_0x7f583df405b8;  1 drivers
v0x1b11ce0_0 .net "addORsub", 0 0, L_0x1b76dd0;  1 drivers
v0x1b11d80_0 .net "carryin", 0 0, L_0x1b76910;  1 drivers
v0x1b11ee0_0 .net "carryout", 0 0, L_0x1b773f0;  1 drivers
v0x1b11fb0_0 .net "modB", 0 0, L_0x1b76b00;  1 drivers
v0x1b12050_0 .net "out", 0 0, L_0x1b77c50;  1 drivers
L_0x1b76b70 .part v0x1b55100_0, 2, 1;
LS_0x1b77f70_0_0 .concat8 [ 1 1 1 1], L_0x1b77e00, L_0x1b77e70, L_0x1b77550, L_0x7f583df405b8;
LS_0x1b77f70_0_4 .concat8 [ 1 1 1 1], L_0x1b777c0, L_0x1b77830, L_0x1b77990, L_0x1b77af0;
L_0x1b77f70 .concat8 [ 4 4 0 0], LS_0x1b77f70_0_0, LS_0x1b77f70_0_4;
S_0x1b0ea10 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b76cd0/d .functor XOR 1, L_0x1b78290, L_0x1b76b00, C4<0>, C4<0>;
L_0x1b76cd0 .delay 1 (30000,30000,30000) L_0x1b76cd0/d;
L_0x1b76dd0/d .functor XOR 1, L_0x1b76cd0, L_0x1b76910, C4<0>, C4<0>;
L_0x1b76dd0 .delay 1 (30000,30000,30000) L_0x1b76dd0/d;
L_0x1b77020/d .functor AND 1, L_0x1b76cd0, L_0x1b76910, C4<1>, C4<1>;
L_0x1b77020 .delay 1 (30000,30000,30000) L_0x1b77020/d;
L_0x1b77180/d .functor AND 1, L_0x1b78290, L_0x1b76b00, C4<1>, C4<1>;
L_0x1b77180 .delay 1 (30000,30000,30000) L_0x1b77180/d;
L_0x1b773f0/d .functor OR 1, L_0x1b77020, L_0x1b77180, C4<0>, C4<0>;
L_0x1b773f0 .delay 1 (30000,30000,30000) L_0x1b773f0/d;
v0x1b0ecb0_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b0ed90_0 .net "B", 0 0, L_0x1b76b00;  alias, 1 drivers
v0x1b0ee50_0 .net "carryin", 0 0, L_0x1b76910;  alias, 1 drivers
v0x1b0ef20_0 .net "carryout", 0 0, L_0x1b773f0;  alias, 1 drivers
v0x1b0efe0_0 .net "out1", 0 0, L_0x1b76cd0;  1 drivers
v0x1b0f0f0_0 .net "out2", 0 0, L_0x1b77020;  1 drivers
v0x1b0f1b0_0 .net "out3", 0 0, L_0x1b77180;  1 drivers
v0x1b0f270_0 .net "sum", 0 0, L_0x1b76dd0;  alias, 1 drivers
S_0x1b0f3d0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b777c0/d .functor AND 1, L_0x1b78290, L_0x1b78330, C4<1>, C4<1>;
L_0x1b777c0 .delay 1 (30000,30000,30000) L_0x1b777c0/d;
v0x1b0f610_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b0f6d0_0 .net "B", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b0f770_0 .net "out", 0 0, L_0x1b777c0;  1 drivers
S_0x1b0f8c0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b0fb10_0 .net "I", 7 0, L_0x1b77f70;  alias, 1 drivers
v0x1b0fbf0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b0fcb0_0 .net "out", 0 0, L_0x1b77c50;  alias, 1 drivers
L_0x1b77c50 .part/v L_0x1b77f70, v0x1b55100_0, 1;
S_0x1b0fe00 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b77830/d .functor NAND 1, L_0x1b78290, L_0x1b78330, C4<1>, C4<1>;
L_0x1b77830 .delay 1 (20000,20000,20000) L_0x1b77830/d;
v0x1b10020_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b10130_0 .net "B", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b101f0_0 .net "out", 0 0, L_0x1b77830;  1 drivers
S_0x1b10300 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b77990/d .functor NOR 1, L_0x1b78290, L_0x1b78330, C4<0>, C4<0>;
L_0x1b77990 .delay 1 (20000,20000,20000) L_0x1b77990/d;
v0x1b10570_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b10630_0 .net "B", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b10740_0 .net "out", 0 0, L_0x1b77990;  1 drivers
S_0x1b10840 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b77af0/d .functor OR 1, L_0x1b78290, L_0x1b78330, C4<0>, C4<0>;
L_0x1b77af0 .delay 1 (30000,30000,30000) L_0x1b77af0/d;
v0x1b10a60_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b10bb0_0 .net "B", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b10c70_0 .net "out", 0 0, L_0x1b77af0;  1 drivers
S_0x1b10d70 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b76b00/d .functor XOR 1, L_0x1b78330, L_0x1b76b70, C4<0>, C4<0>;
L_0x1b76b00 .delay 1 (10000,10000,10000) L_0x1b76b00/d;
v0x1b10f40_0 .net "A", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b11090_0 .net "B", 0 0, L_0x1b76b70;  1 drivers
v0x1b11150_0 .net "out", 0 0, L_0x1b76b00;  alias, 1 drivers
S_0x1b11290 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b0e7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b77550/d .functor XOR 1, L_0x1b78290, L_0x1b78330, C4<0>, C4<0>;
L_0x1b77550 .delay 1 (10000,10000,10000) L_0x1b77550/d;
v0x1b11460_0 .net "A", 0 0, L_0x1b78290;  alias, 1 drivers
v0x1b11520_0 .net "B", 0 0, L_0x1b78330;  alias, 1 drivers
v0x1b115e0_0 .net "out", 0 0, L_0x1b77550;  1 drivers
S_0x1b12170 .scope module, "alu21" "ALU_1bit" 4 125, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b797a0 .functor BUFZ 1, L_0x1b78770, C4<0>, C4<0>, C4<0>;
L_0x1b79810 .functor BUFZ 1, L_0x1b78770, C4<0>, C4<0>, C4<0>;
v0x1b15080_0 .net "A", 0 0, L_0x1b79c30;  1 drivers
v0x1b15120_0 .net "B", 0 0, L_0x1b783d0;  1 drivers
v0x1b151e0_0 .net "I", 7 0, L_0x1b79910;  1 drivers
v0x1b152e0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b15380_0 .net *"_s15", 0 0, L_0x1b797a0;  1 drivers
v0x1b15490_0 .net *"_s19", 0 0, L_0x1b79810;  1 drivers
L_0x7f583df40600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b15570_0 .net/2s *"_s23", 0 0, L_0x7f583df40600;  1 drivers
v0x1b15650_0 .net "addORsub", 0 0, L_0x1b78770;  1 drivers
v0x1b156f0_0 .net "carryin", 0 0, L_0x1b78470;  1 drivers
v0x1b15850_0 .net "carryout", 0 0, L_0x1b78d90;  1 drivers
v0x1b15920_0 .net "modB", 0 0, L_0x1b76a40;  1 drivers
v0x1b159c0_0 .net "out", 0 0, L_0x1b795f0;  1 drivers
L_0x1b785d0 .part v0x1b55100_0, 2, 1;
LS_0x1b79910_0_0 .concat8 [ 1 1 1 1], L_0x1b797a0, L_0x1b79810, L_0x1b78ef0, L_0x7f583df40600;
LS_0x1b79910_0_4 .concat8 [ 1 1 1 1], L_0x1b79160, L_0x1b791d0, L_0x1b79330, L_0x1b79490;
L_0x1b79910 .concat8 [ 4 4 0 0], LS_0x1b79910_0_0, LS_0x1b79910_0_4;
S_0x1b123e0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b78670/d .functor XOR 1, L_0x1b79c30, L_0x1b76a40, C4<0>, C4<0>;
L_0x1b78670 .delay 1 (30000,30000,30000) L_0x1b78670/d;
L_0x1b78770/d .functor XOR 1, L_0x1b78670, L_0x1b78470, C4<0>, C4<0>;
L_0x1b78770 .delay 1 (30000,30000,30000) L_0x1b78770/d;
L_0x1b789c0/d .functor AND 1, L_0x1b78670, L_0x1b78470, C4<1>, C4<1>;
L_0x1b789c0 .delay 1 (30000,30000,30000) L_0x1b789c0/d;
L_0x1b78b20/d .functor AND 1, L_0x1b79c30, L_0x1b76a40, C4<1>, C4<1>;
L_0x1b78b20 .delay 1 (30000,30000,30000) L_0x1b78b20/d;
L_0x1b78d90/d .functor OR 1, L_0x1b789c0, L_0x1b78b20, C4<0>, C4<0>;
L_0x1b78d90 .delay 1 (30000,30000,30000) L_0x1b78d90/d;
v0x1b12680_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b12760_0 .net "B", 0 0, L_0x1b76a40;  alias, 1 drivers
v0x1b12820_0 .net "carryin", 0 0, L_0x1b78470;  alias, 1 drivers
v0x1b128f0_0 .net "carryout", 0 0, L_0x1b78d90;  alias, 1 drivers
v0x1b129b0_0 .net "out1", 0 0, L_0x1b78670;  1 drivers
v0x1b12ac0_0 .net "out2", 0 0, L_0x1b789c0;  1 drivers
v0x1b12b80_0 .net "out3", 0 0, L_0x1b78b20;  1 drivers
v0x1b12c40_0 .net "sum", 0 0, L_0x1b78770;  alias, 1 drivers
S_0x1b12da0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b79160/d .functor AND 1, L_0x1b79c30, L_0x1b783d0, C4<1>, C4<1>;
L_0x1b79160 .delay 1 (30000,30000,30000) L_0x1b79160/d;
v0x1b12fe0_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b13080_0 .net "B", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b13120_0 .net "out", 0 0, L_0x1b79160;  1 drivers
S_0x1b13240 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b13490_0 .net "I", 7 0, L_0x1b79910;  alias, 1 drivers
v0x1b13570_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b13630_0 .net "out", 0 0, L_0x1b795f0;  alias, 1 drivers
L_0x1b795f0 .part/v L_0x1b79910, v0x1b55100_0, 1;
S_0x1b13780 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b791d0/d .functor NAND 1, L_0x1b79c30, L_0x1b783d0, C4<1>, C4<1>;
L_0x1b791d0 .delay 1 (20000,20000,20000) L_0x1b791d0/d;
v0x1b139a0_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b13ab0_0 .net "B", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b13b70_0 .net "out", 0 0, L_0x1b791d0;  1 drivers
S_0x1b13c70 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b79330/d .functor NOR 1, L_0x1b79c30, L_0x1b783d0, C4<0>, C4<0>;
L_0x1b79330 .delay 1 (20000,20000,20000) L_0x1b79330/d;
v0x1b13ee0_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b13fa0_0 .net "B", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b140b0_0 .net "out", 0 0, L_0x1b79330;  1 drivers
S_0x1b141b0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b79490/d .functor OR 1, L_0x1b79c30, L_0x1b783d0, C4<0>, C4<0>;
L_0x1b79490 .delay 1 (30000,30000,30000) L_0x1b79490/d;
v0x1b143d0_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b14520_0 .net "B", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b145e0_0 .net "out", 0 0, L_0x1b79490;  1 drivers
S_0x1b146e0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b76a40/d .functor XOR 1, L_0x1b783d0, L_0x1b785d0, C4<0>, C4<0>;
L_0x1b76a40 .delay 1 (10000,10000,10000) L_0x1b76a40/d;
v0x1b148b0_0 .net "A", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b14a00_0 .net "B", 0 0, L_0x1b785d0;  1 drivers
v0x1b14ac0_0 .net "out", 0 0, L_0x1b76a40;  alias, 1 drivers
S_0x1b14c00 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b12170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b78ef0/d .functor XOR 1, L_0x1b79c30, L_0x1b783d0, C4<0>, C4<0>;
L_0x1b78ef0 .delay 1 (10000,10000,10000) L_0x1b78ef0/d;
v0x1b14dd0_0 .net "A", 0 0, L_0x1b79c30;  alias, 1 drivers
v0x1b14e90_0 .net "B", 0 0, L_0x1b783d0;  alias, 1 drivers
v0x1b14f50_0 .net "out", 0 0, L_0x1b78ef0;  1 drivers
S_0x1b15ae0 .scope module, "alu22" "ALU_1bit" 4 126, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b7b1a0 .functor BUFZ 1, L_0x1b7a1c0, C4<0>, C4<0>, C4<0>;
L_0x1b7b210 .functor BUFZ 1, L_0x1b7a1c0, C4<0>, C4<0>, C4<0>;
v0x1b18a50_0 .net "A", 0 0, L_0x1b7b630;  1 drivers
v0x1b18af0_0 .net "B", 0 0, L_0x1b7b6d0;  1 drivers
v0x1b18bb0_0 .net "I", 7 0, L_0x1b7b310;  1 drivers
v0x1b18cb0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b18d50_0 .net *"_s15", 0 0, L_0x1b7b1a0;  1 drivers
v0x1b18e60_0 .net *"_s19", 0 0, L_0x1b7b210;  1 drivers
L_0x7f583df40648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b18f40_0 .net/2s *"_s23", 0 0, L_0x7f583df40648;  1 drivers
v0x1b19020_0 .net "addORsub", 0 0, L_0x1b7a1c0;  1 drivers
v0x1b190c0_0 .net "carryin", 0 0, L_0x1b79cd0;  1 drivers
v0x1b19220_0 .net "carryout", 0 0, L_0x1b7a7e0;  1 drivers
v0x1b192f0_0 .net "modB", 0 0, L_0x1b79ef0;  1 drivers
v0x1b19390_0 .net "out", 0 0, L_0x1b7aff0;  1 drivers
L_0x1b79f60 .part v0x1b55100_0, 2, 1;
LS_0x1b7b310_0_0 .concat8 [ 1 1 1 1], L_0x1b7b1a0, L_0x1b7b210, L_0x1b7a8f0, L_0x7f583df40648;
LS_0x1b7b310_0_4 .concat8 [ 1 1 1 1], L_0x1b7ab60, L_0x1b7abd0, L_0x1b7ad30, L_0x1b7ae90;
L_0x1b7b310 .concat8 [ 4 4 0 0], LS_0x1b7b310_0_0, LS_0x1b7b310_0_4;
S_0x1b15d50 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b7a0c0/d .functor XOR 1, L_0x1b7b630, L_0x1b79ef0, C4<0>, C4<0>;
L_0x1b7a0c0 .delay 1 (30000,30000,30000) L_0x1b7a0c0/d;
L_0x1b7a1c0/d .functor XOR 1, L_0x1b7a0c0, L_0x1b79cd0, C4<0>, C4<0>;
L_0x1b7a1c0 .delay 1 (30000,30000,30000) L_0x1b7a1c0/d;
L_0x1b7a410/d .functor AND 1, L_0x1b7a0c0, L_0x1b79cd0, C4<1>, C4<1>;
L_0x1b7a410 .delay 1 (30000,30000,30000) L_0x1b7a410/d;
L_0x1b7a570/d .functor AND 1, L_0x1b7b630, L_0x1b79ef0, C4<1>, C4<1>;
L_0x1b7a570 .delay 1 (30000,30000,30000) L_0x1b7a570/d;
L_0x1b7a7e0/d .functor OR 1, L_0x1b7a410, L_0x1b7a570, C4<0>, C4<0>;
L_0x1b7a7e0 .delay 1 (30000,30000,30000) L_0x1b7a7e0/d;
v0x1b15ff0_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b160d0_0 .net "B", 0 0, L_0x1b79ef0;  alias, 1 drivers
v0x1b16190_0 .net "carryin", 0 0, L_0x1b79cd0;  alias, 1 drivers
v0x1b16260_0 .net "carryout", 0 0, L_0x1b7a7e0;  alias, 1 drivers
v0x1b16320_0 .net "out1", 0 0, L_0x1b7a0c0;  1 drivers
v0x1b16430_0 .net "out2", 0 0, L_0x1b7a410;  1 drivers
v0x1b164f0_0 .net "out3", 0 0, L_0x1b7a570;  1 drivers
v0x1b165b0_0 .net "sum", 0 0, L_0x1b7a1c0;  alias, 1 drivers
S_0x1b16710 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7ab60/d .functor AND 1, L_0x1b7b630, L_0x1b7b6d0, C4<1>, C4<1>;
L_0x1b7ab60 .delay 1 (30000,30000,30000) L_0x1b7ab60/d;
v0x1b16950_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b16a10_0 .net "B", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b16ab0_0 .net "out", 0 0, L_0x1b7ab60;  1 drivers
S_0x1b16c00 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b16e50_0 .net "I", 7 0, L_0x1b7b310;  alias, 1 drivers
v0x1b16f30_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b16ff0_0 .net "out", 0 0, L_0x1b7aff0;  alias, 1 drivers
L_0x1b7aff0 .part/v L_0x1b7b310, v0x1b55100_0, 1;
S_0x1b17140 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7abd0/d .functor NAND 1, L_0x1b7b630, L_0x1b7b6d0, C4<1>, C4<1>;
L_0x1b7abd0 .delay 1 (20000,20000,20000) L_0x1b7abd0/d;
v0x1b17360_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b17470_0 .net "B", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b17530_0 .net "out", 0 0, L_0x1b7abd0;  1 drivers
S_0x1b17640 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7ad30/d .functor NOR 1, L_0x1b7b630, L_0x1b7b6d0, C4<0>, C4<0>;
L_0x1b7ad30 .delay 1 (20000,20000,20000) L_0x1b7ad30/d;
v0x1b178b0_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b17970_0 .net "B", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b17a80_0 .net "out", 0 0, L_0x1b7ad30;  1 drivers
S_0x1b17b80 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7ae90/d .functor OR 1, L_0x1b7b630, L_0x1b7b6d0, C4<0>, C4<0>;
L_0x1b7ae90 .delay 1 (30000,30000,30000) L_0x1b7ae90/d;
v0x1b17da0_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b17ef0_0 .net "B", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b17fb0_0 .net "out", 0 0, L_0x1b7ae90;  1 drivers
S_0x1b180b0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b79ef0/d .functor XOR 1, L_0x1b7b6d0, L_0x1b79f60, C4<0>, C4<0>;
L_0x1b79ef0 .delay 1 (10000,10000,10000) L_0x1b79ef0/d;
v0x1b18280_0 .net "A", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b183d0_0 .net "B", 0 0, L_0x1b79f60;  1 drivers
v0x1b18490_0 .net "out", 0 0, L_0x1b79ef0;  alias, 1 drivers
S_0x1b185d0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b15ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7a8f0/d .functor XOR 1, L_0x1b7b630, L_0x1b7b6d0, C4<0>, C4<0>;
L_0x1b7a8f0 .delay 1 (10000,10000,10000) L_0x1b7a8f0/d;
v0x1b187a0_0 .net "A", 0 0, L_0x1b7b630;  alias, 1 drivers
v0x1b18860_0 .net "B", 0 0, L_0x1b7b6d0;  alias, 1 drivers
v0x1b18920_0 .net "out", 0 0, L_0x1b7a8f0;  1 drivers
S_0x1b194b0 .scope module, "alu23" "ALU_1bit" 4 127, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b7cb70 .functor BUFZ 1, L_0x1b7bb40, C4<0>, C4<0>, C4<0>;
L_0x1b7cbe0 .functor BUFZ 1, L_0x1b7bb40, C4<0>, C4<0>, C4<0>;
v0x1b1c6a0_0 .net "A", 0 0, L_0x1b7d000;  1 drivers
v0x1b1c740_0 .net "B", 0 0, L_0x1b7b770;  1 drivers
v0x1b1c800_0 .net "I", 7 0, L_0x1b7cce0;  1 drivers
v0x1b1c900_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b1c9a0_0 .net *"_s15", 0 0, L_0x1b7cb70;  1 drivers
v0x1b1cab0_0 .net *"_s19", 0 0, L_0x1b7cbe0;  1 drivers
L_0x7f583df40690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b1cb90_0 .net/2s *"_s23", 0 0, L_0x7f583df40690;  1 drivers
v0x1b1cc70_0 .net "addORsub", 0 0, L_0x1b7bb40;  1 drivers
v0x1b1cd10_0 .net "carryin", 0 0, L_0x1b7b810;  1 drivers
v0x1b1ce70_0 .net "carryout", 0 0, L_0x1b7c160;  1 drivers
v0x1b1cf40_0 .net "modB", 0 0, L_0x1b79e00;  1 drivers
v0x1b1cfe0_0 .net "out", 0 0, L_0x1b7c9c0;  1 drivers
L_0x1b7b9a0 .part v0x1b55100_0, 2, 1;
LS_0x1b7cce0_0_0 .concat8 [ 1 1 1 1], L_0x1b7cb70, L_0x1b7cbe0, L_0x1b7c2c0, L_0x7f583df40690;
LS_0x1b7cce0_0_4 .concat8 [ 1 1 1 1], L_0x1b7c530, L_0x1b7c5a0, L_0x1b7c700, L_0x1b7c860;
L_0x1b7cce0 .concat8 [ 4 4 0 0], LS_0x1b7cce0_0_0, LS_0x1b7cce0_0_4;
S_0x1b19830 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b7ba40/d .functor XOR 1, L_0x1b7d000, L_0x1b79e00, C4<0>, C4<0>;
L_0x1b7ba40 .delay 1 (30000,30000,30000) L_0x1b7ba40/d;
L_0x1b7bb40/d .functor XOR 1, L_0x1b7ba40, L_0x1b7b810, C4<0>, C4<0>;
L_0x1b7bb40 .delay 1 (30000,30000,30000) L_0x1b7bb40/d;
L_0x1b7bd90/d .functor AND 1, L_0x1b7ba40, L_0x1b7b810, C4<1>, C4<1>;
L_0x1b7bd90 .delay 1 (30000,30000,30000) L_0x1b7bd90/d;
L_0x1b7bef0/d .functor AND 1, L_0x1b7d000, L_0x1b79e00, C4<1>, C4<1>;
L_0x1b7bef0 .delay 1 (30000,30000,30000) L_0x1b7bef0/d;
L_0x1b7c160/d .functor OR 1, L_0x1b7bd90, L_0x1b7bef0, C4<0>, C4<0>;
L_0x1b7c160 .delay 1 (30000,30000,30000) L_0x1b7c160/d;
v0x1b19a60_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b19b20_0 .net "B", 0 0, L_0x1b79e00;  alias, 1 drivers
v0x1b19be0_0 .net "carryin", 0 0, L_0x1b7b810;  alias, 1 drivers
v0x1b19cb0_0 .net "carryout", 0 0, L_0x1b7c160;  alias, 1 drivers
v0x1b19d70_0 .net "out1", 0 0, L_0x1b7ba40;  1 drivers
v0x1b19e80_0 .net "out2", 0 0, L_0x1b7bd90;  1 drivers
v0x1b19f40_0 .net "out3", 0 0, L_0x1b7bef0;  1 drivers
v0x1b1a000_0 .net "sum", 0 0, L_0x1b7bb40;  alias, 1 drivers
S_0x1b1a160 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7c530/d .functor AND 1, L_0x1b7d000, L_0x1b7b770, C4<1>, C4<1>;
L_0x1b7c530 .delay 1 (30000,30000,30000) L_0x1b7c530/d;
v0x1b1a3a0_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b1a460_0 .net "B", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1a500_0 .net "out", 0 0, L_0x1b7c530;  1 drivers
S_0x1b1a650 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b1a8a0_0 .net "I", 7 0, L_0x1b7cce0;  alias, 1 drivers
v0x1b1a980_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1afdaa0_0 .net "out", 0 0, L_0x1b7c9c0;  alias, 1 drivers
L_0x1b7c9c0 .part/v L_0x1b7cce0, v0x1b55100_0, 1;
S_0x1b1ae50 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7c5a0/d .functor NAND 1, L_0x1b7d000, L_0x1b7b770, C4<1>, C4<1>;
L_0x1b7c5a0 .delay 1 (20000,20000,20000) L_0x1b7c5a0/d;
v0x1b1afd0_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b1b0c0_0 .net "B", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1b180_0 .net "out", 0 0, L_0x1b7c5a0;  1 drivers
S_0x1b1b290 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7c700/d .functor NOR 1, L_0x1b7d000, L_0x1b7b770, C4<0>, C4<0>;
L_0x1b7c700 .delay 1 (20000,20000,20000) L_0x1b7c700/d;
v0x1b1b500_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b1b5c0_0 .net "B", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1b6d0_0 .net "out", 0 0, L_0x1b7c700;  1 drivers
S_0x1b1b7d0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7c860/d .functor OR 1, L_0x1b7d000, L_0x1b7b770, C4<0>, C4<0>;
L_0x1b7c860 .delay 1 (30000,30000,30000) L_0x1b7c860/d;
v0x1b1b9f0_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b1bb40_0 .net "B", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1bc00_0 .net "out", 0 0, L_0x1b7c860;  1 drivers
S_0x1b1bd00 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b79e00/d .functor XOR 1, L_0x1b7b770, L_0x1b7b9a0, C4<0>, C4<0>;
L_0x1b79e00 .delay 1 (10000,10000,10000) L_0x1b79e00/d;
v0x1b1bed0_0 .net "A", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1c020_0 .net "B", 0 0, L_0x1b7b9a0;  1 drivers
v0x1b1c0e0_0 .net "out", 0 0, L_0x1b79e00;  alias, 1 drivers
S_0x1b1c220 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b194b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7c2c0/d .functor XOR 1, L_0x1b7d000, L_0x1b7b770, C4<0>, C4<0>;
L_0x1b7c2c0 .delay 1 (10000,10000,10000) L_0x1b7c2c0/d;
v0x1b1c3f0_0 .net "A", 0 0, L_0x1b7d000;  alias, 1 drivers
v0x1b1c4b0_0 .net "B", 0 0, L_0x1b7b770;  alias, 1 drivers
v0x1b1c570_0 .net "out", 0 0, L_0x1b7c2c0;  1 drivers
S_0x1b1d100 .scope module, "alu24" "ALU_1bit" 4 128, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b7e530 .functor BUFZ 1, L_0x1b7d500, C4<0>, C4<0>, C4<0>;
L_0x1b7e5a0 .functor BUFZ 1, L_0x1b7d500, C4<0>, C4<0>, C4<0>;
v0x1b20070_0 .net "A", 0 0, L_0x1b7e9c0;  1 drivers
v0x1b20110_0 .net "B", 0 0, L_0x1b7ea60;  1 drivers
v0x1b201d0_0 .net "I", 7 0, L_0x1b7e6a0;  1 drivers
v0x1b202d0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b20370_0 .net *"_s15", 0 0, L_0x1b7e530;  1 drivers
v0x1b20480_0 .net *"_s19", 0 0, L_0x1b7e5a0;  1 drivers
L_0x7f583df406d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b20560_0 .net/2s *"_s23", 0 0, L_0x7f583df406d8;  1 drivers
v0x1b20640_0 .net "addORsub", 0 0, L_0x1b7d500;  1 drivers
v0x1b206e0_0 .net "carryin", 0 0, L_0x1b7d0a0;  1 drivers
v0x1b20840_0 .net "carryout", 0 0, L_0x1b7db20;  1 drivers
v0x1b20910_0 .net "modB", 0 0, L_0x1b7d2f0;  1 drivers
v0x1b209b0_0 .net "out", 0 0, L_0x1b7e380;  1 drivers
L_0x1b7d360 .part v0x1b55100_0, 2, 1;
LS_0x1b7e6a0_0_0 .concat8 [ 1 1 1 1], L_0x1b7e530, L_0x1b7e5a0, L_0x1b7dc80, L_0x7f583df406d8;
LS_0x1b7e6a0_0_4 .concat8 [ 1 1 1 1], L_0x1b7def0, L_0x1b7df60, L_0x1b7e0c0, L_0x1b7e220;
L_0x1b7e6a0 .concat8 [ 4 4 0 0], LS_0x1b7e6a0_0_0, LS_0x1b7e6a0_0_4;
S_0x1b1d370 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b7d400/d .functor XOR 1, L_0x1b7e9c0, L_0x1b7d2f0, C4<0>, C4<0>;
L_0x1b7d400 .delay 1 (30000,30000,30000) L_0x1b7d400/d;
L_0x1b7d500/d .functor XOR 1, L_0x1b7d400, L_0x1b7d0a0, C4<0>, C4<0>;
L_0x1b7d500 .delay 1 (30000,30000,30000) L_0x1b7d500/d;
L_0x1b7d750/d .functor AND 1, L_0x1b7d400, L_0x1b7d0a0, C4<1>, C4<1>;
L_0x1b7d750 .delay 1 (30000,30000,30000) L_0x1b7d750/d;
L_0x1b7d8b0/d .functor AND 1, L_0x1b7e9c0, L_0x1b7d2f0, C4<1>, C4<1>;
L_0x1b7d8b0 .delay 1 (30000,30000,30000) L_0x1b7d8b0/d;
L_0x1b7db20/d .functor OR 1, L_0x1b7d750, L_0x1b7d8b0, C4<0>, C4<0>;
L_0x1b7db20 .delay 1 (30000,30000,30000) L_0x1b7db20/d;
v0x1b1d610_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1d6f0_0 .net "B", 0 0, L_0x1b7d2f0;  alias, 1 drivers
v0x1b1d7b0_0 .net "carryin", 0 0, L_0x1b7d0a0;  alias, 1 drivers
v0x1b1d880_0 .net "carryout", 0 0, L_0x1b7db20;  alias, 1 drivers
v0x1b1d940_0 .net "out1", 0 0, L_0x1b7d400;  1 drivers
v0x1b1da50_0 .net "out2", 0 0, L_0x1b7d750;  1 drivers
v0x1b1db10_0 .net "out3", 0 0, L_0x1b7d8b0;  1 drivers
v0x1b1dbd0_0 .net "sum", 0 0, L_0x1b7d500;  alias, 1 drivers
S_0x1b1dd30 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7def0/d .functor AND 1, L_0x1b7e9c0, L_0x1b7ea60, C4<1>, C4<1>;
L_0x1b7def0 .delay 1 (30000,30000,30000) L_0x1b7def0/d;
v0x1b1df70_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1e030_0 .net "B", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1e0d0_0 .net "out", 0 0, L_0x1b7def0;  1 drivers
S_0x1b1e220 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b1e470_0 .net "I", 7 0, L_0x1b7e6a0;  alias, 1 drivers
v0x1b1e550_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b1e610_0 .net "out", 0 0, L_0x1b7e380;  alias, 1 drivers
L_0x1b7e380 .part/v L_0x1b7e6a0, v0x1b55100_0, 1;
S_0x1b1e760 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7df60/d .functor NAND 1, L_0x1b7e9c0, L_0x1b7ea60, C4<1>, C4<1>;
L_0x1b7df60 .delay 1 (20000,20000,20000) L_0x1b7df60/d;
v0x1b1e980_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1ea90_0 .net "B", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1eb50_0 .net "out", 0 0, L_0x1b7df60;  1 drivers
S_0x1b1ec60 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7e0c0/d .functor NOR 1, L_0x1b7e9c0, L_0x1b7ea60, C4<0>, C4<0>;
L_0x1b7e0c0 .delay 1 (20000,20000,20000) L_0x1b7e0c0/d;
v0x1b1eed0_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1ef90_0 .net "B", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1f0a0_0 .net "out", 0 0, L_0x1b7e0c0;  1 drivers
S_0x1b1f1a0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7e220/d .functor OR 1, L_0x1b7e9c0, L_0x1b7ea60, C4<0>, C4<0>;
L_0x1b7e220 .delay 1 (30000,30000,30000) L_0x1b7e220/d;
v0x1b1f3c0_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1f510_0 .net "B", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1f5d0_0 .net "out", 0 0, L_0x1b7e220;  1 drivers
S_0x1b1f6d0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7d2f0/d .functor XOR 1, L_0x1b7ea60, L_0x1b7d360, C4<0>, C4<0>;
L_0x1b7d2f0 .delay 1 (10000,10000,10000) L_0x1b7d2f0/d;
v0x1b1f8a0_0 .net "A", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1f9f0_0 .net "B", 0 0, L_0x1b7d360;  1 drivers
v0x1b1fab0_0 .net "out", 0 0, L_0x1b7d2f0;  alias, 1 drivers
S_0x1b1fbf0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b1d100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7dc80/d .functor XOR 1, L_0x1b7e9c0, L_0x1b7ea60, C4<0>, C4<0>;
L_0x1b7dc80 .delay 1 (10000,10000,10000) L_0x1b7dc80/d;
v0x1b1fdc0_0 .net "A", 0 0, L_0x1b7e9c0;  alias, 1 drivers
v0x1b1fe80_0 .net "B", 0 0, L_0x1b7ea60;  alias, 1 drivers
v0x1b1ff40_0 .net "out", 0 0, L_0x1b7dc80;  1 drivers
S_0x1b20ad0 .scope module, "alu25" "ALU_1bit" 4 129, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b7fe90 .functor BUFZ 1, L_0x1b7ef00, C4<0>, C4<0>, C4<0>;
L_0x1b7ff00 .functor BUFZ 1, L_0x1b7ef00, C4<0>, C4<0>, C4<0>;
v0x1b23a40_0 .net "A", 0 0, L_0x1b80320;  1 drivers
v0x1b23ae0_0 .net "B", 0 0, L_0x1b7eb00;  1 drivers
v0x1b23ba0_0 .net "I", 7 0, L_0x1b80000;  1 drivers
v0x1b23ca0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b23d40_0 .net *"_s15", 0 0, L_0x1b7fe90;  1 drivers
v0x1b23e50_0 .net *"_s19", 0 0, L_0x1b7ff00;  1 drivers
L_0x7f583df40720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b23f30_0 .net/2s *"_s23", 0 0, L_0x7f583df40720;  1 drivers
v0x1b24010_0 .net "addORsub", 0 0, L_0x1b7ef00;  1 drivers
v0x1b240b0_0 .net "carryin", 0 0, L_0x1b7eba0;  1 drivers
v0x1b24210_0 .net "carryout", 0 0, L_0x1b7f480;  1 drivers
v0x1b242e0_0 .net "modB", 0 0, L_0x1b7d1d0;  1 drivers
v0x1b24380_0 .net "out", 0 0, L_0x1b7fce0;  1 drivers
L_0x1b7ed60 .part v0x1b55100_0, 2, 1;
LS_0x1b80000_0_0 .concat8 [ 1 1 1 1], L_0x1b7fe90, L_0x1b7ff00, L_0x1b7f5e0, L_0x7f583df40720;
LS_0x1b80000_0_4 .concat8 [ 1 1 1 1], L_0x1b7f850, L_0x1b7f8c0, L_0x1b7fa20, L_0x1b7fb80;
L_0x1b80000 .concat8 [ 4 4 0 0], LS_0x1b80000_0_0, LS_0x1b80000_0_4;
S_0x1b20d40 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b7ee00/d .functor XOR 1, L_0x1b80320, L_0x1b7d1d0, C4<0>, C4<0>;
L_0x1b7ee00 .delay 1 (30000,30000,30000) L_0x1b7ee00/d;
L_0x1b7ef00/d .functor XOR 1, L_0x1b7ee00, L_0x1b7eba0, C4<0>, C4<0>;
L_0x1b7ef00 .delay 1 (30000,30000,30000) L_0x1b7ef00/d;
L_0x1b7f0b0/d .functor AND 1, L_0x1b7ee00, L_0x1b7eba0, C4<1>, C4<1>;
L_0x1b7f0b0 .delay 1 (30000,30000,30000) L_0x1b7f0b0/d;
L_0x1b7f210/d .functor AND 1, L_0x1b80320, L_0x1b7d1d0, C4<1>, C4<1>;
L_0x1b7f210 .delay 1 (30000,30000,30000) L_0x1b7f210/d;
L_0x1b7f480/d .functor OR 1, L_0x1b7f0b0, L_0x1b7f210, C4<0>, C4<0>;
L_0x1b7f480 .delay 1 (30000,30000,30000) L_0x1b7f480/d;
v0x1b20fe0_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b210c0_0 .net "B", 0 0, L_0x1b7d1d0;  alias, 1 drivers
v0x1b21180_0 .net "carryin", 0 0, L_0x1b7eba0;  alias, 1 drivers
v0x1b21250_0 .net "carryout", 0 0, L_0x1b7f480;  alias, 1 drivers
v0x1b21310_0 .net "out1", 0 0, L_0x1b7ee00;  1 drivers
v0x1b21420_0 .net "out2", 0 0, L_0x1b7f0b0;  1 drivers
v0x1b214e0_0 .net "out3", 0 0, L_0x1b7f210;  1 drivers
v0x1b215a0_0 .net "sum", 0 0, L_0x1b7ef00;  alias, 1 drivers
S_0x1b21700 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7f850/d .functor AND 1, L_0x1b80320, L_0x1b7eb00, C4<1>, C4<1>;
L_0x1b7f850 .delay 1 (30000,30000,30000) L_0x1b7f850/d;
v0x1b21940_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b21a00_0 .net "B", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b21aa0_0 .net "out", 0 0, L_0x1b7f850;  1 drivers
S_0x1b21bf0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b21e40_0 .net "I", 7 0, L_0x1b80000;  alias, 1 drivers
v0x1b21f20_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b21fe0_0 .net "out", 0 0, L_0x1b7fce0;  alias, 1 drivers
L_0x1b7fce0 .part/v L_0x1b80000, v0x1b55100_0, 1;
S_0x1b22130 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7f8c0/d .functor NAND 1, L_0x1b80320, L_0x1b7eb00, C4<1>, C4<1>;
L_0x1b7f8c0 .delay 1 (20000,20000,20000) L_0x1b7f8c0/d;
v0x1b22350_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b22460_0 .net "B", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b22520_0 .net "out", 0 0, L_0x1b7f8c0;  1 drivers
S_0x1b22630 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7fa20/d .functor NOR 1, L_0x1b80320, L_0x1b7eb00, C4<0>, C4<0>;
L_0x1b7fa20 .delay 1 (20000,20000,20000) L_0x1b7fa20/d;
v0x1b228a0_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b22960_0 .net "B", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b22a70_0 .net "out", 0 0, L_0x1b7fa20;  1 drivers
S_0x1b22b70 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7fb80/d .functor OR 1, L_0x1b80320, L_0x1b7eb00, C4<0>, C4<0>;
L_0x1b7fb80 .delay 1 (30000,30000,30000) L_0x1b7fb80/d;
v0x1b22d90_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b22ee0_0 .net "B", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b22fa0_0 .net "out", 0 0, L_0x1b7fb80;  1 drivers
S_0x1b230a0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7d1d0/d .functor XOR 1, L_0x1b7eb00, L_0x1b7ed60, C4<0>, C4<0>;
L_0x1b7d1d0 .delay 1 (10000,10000,10000) L_0x1b7d1d0/d;
v0x1b23270_0 .net "A", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b233c0_0 .net "B", 0 0, L_0x1b7ed60;  1 drivers
v0x1b23480_0 .net "out", 0 0, L_0x1b7d1d0;  alias, 1 drivers
S_0x1b235c0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b20ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7f5e0/d .functor XOR 1, L_0x1b80320, L_0x1b7eb00, C4<0>, C4<0>;
L_0x1b7f5e0 .delay 1 (10000,10000,10000) L_0x1b7f5e0/d;
v0x1b23790_0 .net "A", 0 0, L_0x1b80320;  alias, 1 drivers
v0x1b23850_0 .net "B", 0 0, L_0x1b7eb00;  alias, 1 drivers
v0x1b23910_0 .net "out", 0 0, L_0x1b7f5e0;  1 drivers
S_0x1b244a0 .scope module, "alu26" "ALU_1bit" 4 130, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b81830 .functor BUFZ 1, L_0x1b808a0, C4<0>, C4<0>, C4<0>;
L_0x1b818a0 .functor BUFZ 1, L_0x1b808a0, C4<0>, C4<0>, C4<0>;
v0x1b27410_0 .net "A", 0 0, L_0x1b81cc0;  1 drivers
v0x1b274b0_0 .net "B", 0 0, L_0x1b81d60;  1 drivers
v0x1b27570_0 .net "I", 7 0, L_0x1b819a0;  1 drivers
v0x1b27670_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b27710_0 .net *"_s15", 0 0, L_0x1b81830;  1 drivers
v0x1b27820_0 .net *"_s19", 0 0, L_0x1b818a0;  1 drivers
L_0x7f583df40768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b27900_0 .net/2s *"_s23", 0 0, L_0x7f583df40768;  1 drivers
v0x1b279e0_0 .net "addORsub", 0 0, L_0x1b808a0;  1 drivers
v0x1b27a80_0 .net "carryin", 0 0, L_0x1b803c0;  1 drivers
v0x1b27be0_0 .net "carryout", 0 0, L_0x1b80e70;  1 drivers
v0x1b27cb0_0 .net "modB", 0 0, L_0x1b7ecd0;  1 drivers
v0x1b27d50_0 .net "out", 0 0, L_0x1b81680;  1 drivers
L_0x1b80640 .part v0x1b55100_0, 2, 1;
LS_0x1b819a0_0_0 .concat8 [ 1 1 1 1], L_0x1b81830, L_0x1b818a0, L_0x1b80f80, L_0x7f583df40768;
LS_0x1b819a0_0_4 .concat8 [ 1 1 1 1], L_0x1b811f0, L_0x1b81260, L_0x1b813c0, L_0x1b81520;
L_0x1b819a0 .concat8 [ 4 4 0 0], LS_0x1b819a0_0_0, LS_0x1b819a0_0_4;
S_0x1b24710 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b807a0/d .functor XOR 1, L_0x1b81cc0, L_0x1b7ecd0, C4<0>, C4<0>;
L_0x1b807a0 .delay 1 (30000,30000,30000) L_0x1b807a0/d;
L_0x1b808a0/d .functor XOR 1, L_0x1b807a0, L_0x1b803c0, C4<0>, C4<0>;
L_0x1b808a0 .delay 1 (30000,30000,30000) L_0x1b808a0/d;
L_0x1b80aa0/d .functor AND 1, L_0x1b807a0, L_0x1b803c0, C4<1>, C4<1>;
L_0x1b80aa0 .delay 1 (30000,30000,30000) L_0x1b80aa0/d;
L_0x1b80c00/d .functor AND 1, L_0x1b81cc0, L_0x1b7ecd0, C4<1>, C4<1>;
L_0x1b80c00 .delay 1 (30000,30000,30000) L_0x1b80c00/d;
L_0x1b80e70/d .functor OR 1, L_0x1b80aa0, L_0x1b80c00, C4<0>, C4<0>;
L_0x1b80e70 .delay 1 (30000,30000,30000) L_0x1b80e70/d;
v0x1b249b0_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b24a90_0 .net "B", 0 0, L_0x1b7ecd0;  alias, 1 drivers
v0x1b24b50_0 .net "carryin", 0 0, L_0x1b803c0;  alias, 1 drivers
v0x1b24c20_0 .net "carryout", 0 0, L_0x1b80e70;  alias, 1 drivers
v0x1b24ce0_0 .net "out1", 0 0, L_0x1b807a0;  1 drivers
v0x1b24df0_0 .net "out2", 0 0, L_0x1b80aa0;  1 drivers
v0x1b24eb0_0 .net "out3", 0 0, L_0x1b80c00;  1 drivers
v0x1b24f70_0 .net "sum", 0 0, L_0x1b808a0;  alias, 1 drivers
S_0x1b250d0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b811f0/d .functor AND 1, L_0x1b81cc0, L_0x1b81d60, C4<1>, C4<1>;
L_0x1b811f0 .delay 1 (30000,30000,30000) L_0x1b811f0/d;
v0x1b25310_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b253d0_0 .net "B", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b25470_0 .net "out", 0 0, L_0x1b811f0;  1 drivers
S_0x1b255c0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b25810_0 .net "I", 7 0, L_0x1b819a0;  alias, 1 drivers
v0x1b258f0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b259b0_0 .net "out", 0 0, L_0x1b81680;  alias, 1 drivers
L_0x1b81680 .part/v L_0x1b819a0, v0x1b55100_0, 1;
S_0x1b25b00 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b81260/d .functor NAND 1, L_0x1b81cc0, L_0x1b81d60, C4<1>, C4<1>;
L_0x1b81260 .delay 1 (20000,20000,20000) L_0x1b81260/d;
v0x1b25d20_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b25e30_0 .net "B", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b25ef0_0 .net "out", 0 0, L_0x1b81260;  1 drivers
S_0x1b26000 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b813c0/d .functor NOR 1, L_0x1b81cc0, L_0x1b81d60, C4<0>, C4<0>;
L_0x1b813c0 .delay 1 (20000,20000,20000) L_0x1b813c0/d;
v0x1b26270_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b26330_0 .net "B", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b26440_0 .net "out", 0 0, L_0x1b813c0;  1 drivers
S_0x1b26540 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b81520/d .functor OR 1, L_0x1b81cc0, L_0x1b81d60, C4<0>, C4<0>;
L_0x1b81520 .delay 1 (30000,30000,30000) L_0x1b81520/d;
v0x1b26760_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b268b0_0 .net "B", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b26970_0 .net "out", 0 0, L_0x1b81520;  1 drivers
S_0x1b26a70 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b7ecd0/d .functor XOR 1, L_0x1b81d60, L_0x1b80640, C4<0>, C4<0>;
L_0x1b7ecd0 .delay 1 (10000,10000,10000) L_0x1b7ecd0/d;
v0x1b26c40_0 .net "A", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b26d90_0 .net "B", 0 0, L_0x1b80640;  1 drivers
v0x1b26e50_0 .net "out", 0 0, L_0x1b7ecd0;  alias, 1 drivers
S_0x1b26f90 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b244a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b80f80/d .functor XOR 1, L_0x1b81cc0, L_0x1b81d60, C4<0>, C4<0>;
L_0x1b80f80 .delay 1 (10000,10000,10000) L_0x1b80f80/d;
v0x1b27160_0 .net "A", 0 0, L_0x1b81cc0;  alias, 1 drivers
v0x1b27220_0 .net "B", 0 0, L_0x1b81d60;  alias, 1 drivers
v0x1b272e0_0 .net "out", 0 0, L_0x1b80f80;  1 drivers
S_0x1b27e70 .scope module, "alu27" "ALU_1bit" 4 131, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b831f0 .functor BUFZ 1, L_0x1b821c0, C4<0>, C4<0>, C4<0>;
L_0x1b83260 .functor BUFZ 1, L_0x1b821c0, C4<0>, C4<0>, C4<0>;
v0x1b2ade0_0 .net "A", 0 0, L_0x1b83680;  1 drivers
v0x1b2ae80_0 .net "B", 0 0, L_0x1b81e00;  1 drivers
v0x1b2af40_0 .net "I", 7 0, L_0x1b83360;  1 drivers
v0x1b2b040_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b2b0e0_0 .net *"_s15", 0 0, L_0x1b831f0;  1 drivers
v0x1b2b1f0_0 .net *"_s19", 0 0, L_0x1b83260;  1 drivers
L_0x7f583df407b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2b2d0_0 .net/2s *"_s23", 0 0, L_0x7f583df407b0;  1 drivers
v0x1b2b3b0_0 .net "addORsub", 0 0, L_0x1b821c0;  1 drivers
v0x1b2b450_0 .net "carryin", 0 0, L_0x1b81ea0;  1 drivers
v0x1b2b5b0_0 .net "carryout", 0 0, L_0x1b827e0;  1 drivers
v0x1b2b680_0 .net "modB", 0 0, L_0x1b804f0;  1 drivers
v0x1b2b720_0 .net "out", 0 0, L_0x1b83040;  1 drivers
L_0x1b82090 .part v0x1b55100_0, 2, 1;
LS_0x1b83360_0_0 .concat8 [ 1 1 1 1], L_0x1b831f0, L_0x1b83260, L_0x1b82940, L_0x7f583df407b0;
LS_0x1b83360_0_4 .concat8 [ 1 1 1 1], L_0x1b82bb0, L_0x1b82c20, L_0x1b82d80, L_0x1b82ee0;
L_0x1b83360 .concat8 [ 4 4 0 0], LS_0x1b83360_0_0, LS_0x1b83360_0_4;
S_0x1b280e0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b805b0/d .functor XOR 1, L_0x1b83680, L_0x1b804f0, C4<0>, C4<0>;
L_0x1b805b0 .delay 1 (30000,30000,30000) L_0x1b805b0/d;
L_0x1b821c0/d .functor XOR 1, L_0x1b805b0, L_0x1b81ea0, C4<0>, C4<0>;
L_0x1b821c0 .delay 1 (30000,30000,30000) L_0x1b821c0/d;
L_0x1b82410/d .functor AND 1, L_0x1b805b0, L_0x1b81ea0, C4<1>, C4<1>;
L_0x1b82410 .delay 1 (30000,30000,30000) L_0x1b82410/d;
L_0x1b82570/d .functor AND 1, L_0x1b83680, L_0x1b804f0, C4<1>, C4<1>;
L_0x1b82570 .delay 1 (30000,30000,30000) L_0x1b82570/d;
L_0x1b827e0/d .functor OR 1, L_0x1b82410, L_0x1b82570, C4<0>, C4<0>;
L_0x1b827e0 .delay 1 (30000,30000,30000) L_0x1b827e0/d;
v0x1b28380_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b28460_0 .net "B", 0 0, L_0x1b804f0;  alias, 1 drivers
v0x1b28520_0 .net "carryin", 0 0, L_0x1b81ea0;  alias, 1 drivers
v0x1b285f0_0 .net "carryout", 0 0, L_0x1b827e0;  alias, 1 drivers
v0x1b286b0_0 .net "out1", 0 0, L_0x1b805b0;  1 drivers
v0x1b287c0_0 .net "out2", 0 0, L_0x1b82410;  1 drivers
v0x1b28880_0 .net "out3", 0 0, L_0x1b82570;  1 drivers
v0x1b28940_0 .net "sum", 0 0, L_0x1b821c0;  alias, 1 drivers
S_0x1b28aa0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b82bb0/d .functor AND 1, L_0x1b83680, L_0x1b81e00, C4<1>, C4<1>;
L_0x1b82bb0 .delay 1 (30000,30000,30000) L_0x1b82bb0/d;
v0x1b28ce0_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b28da0_0 .net "B", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b28e40_0 .net "out", 0 0, L_0x1b82bb0;  1 drivers
S_0x1b28f90 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b291e0_0 .net "I", 7 0, L_0x1b83360;  alias, 1 drivers
v0x1b292c0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b29380_0 .net "out", 0 0, L_0x1b83040;  alias, 1 drivers
L_0x1b83040 .part/v L_0x1b83360, v0x1b55100_0, 1;
S_0x1b294d0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b82c20/d .functor NAND 1, L_0x1b83680, L_0x1b81e00, C4<1>, C4<1>;
L_0x1b82c20 .delay 1 (20000,20000,20000) L_0x1b82c20/d;
v0x1b296f0_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b29800_0 .net "B", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b298c0_0 .net "out", 0 0, L_0x1b82c20;  1 drivers
S_0x1b299d0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b82d80/d .functor NOR 1, L_0x1b83680, L_0x1b81e00, C4<0>, C4<0>;
L_0x1b82d80 .delay 1 (20000,20000,20000) L_0x1b82d80/d;
v0x1b29c40_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b29d00_0 .net "B", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b29e10_0 .net "out", 0 0, L_0x1b82d80;  1 drivers
S_0x1b29f10 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b82ee0/d .functor OR 1, L_0x1b83680, L_0x1b81e00, C4<0>, C4<0>;
L_0x1b82ee0 .delay 1 (30000,30000,30000) L_0x1b82ee0/d;
v0x1b2a130_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b2a280_0 .net "B", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b2a340_0 .net "out", 0 0, L_0x1b82ee0;  1 drivers
S_0x1b2a440 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b804f0/d .functor XOR 1, L_0x1b81e00, L_0x1b82090, C4<0>, C4<0>;
L_0x1b804f0 .delay 1 (10000,10000,10000) L_0x1b804f0/d;
v0x1b2a610_0 .net "A", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b2a760_0 .net "B", 0 0, L_0x1b82090;  1 drivers
v0x1b2a820_0 .net "out", 0 0, L_0x1b804f0;  alias, 1 drivers
S_0x1b2a960 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b27e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b82940/d .functor XOR 1, L_0x1b83680, L_0x1b81e00, C4<0>, C4<0>;
L_0x1b82940 .delay 1 (10000,10000,10000) L_0x1b82940/d;
v0x1b2ab30_0 .net "A", 0 0, L_0x1b83680;  alias, 1 drivers
v0x1b2abf0_0 .net "B", 0 0, L_0x1b81e00;  alias, 1 drivers
v0x1b2acb0_0 .net "out", 0 0, L_0x1b82940;  1 drivers
S_0x1b2b840 .scope module, "alu28" "ALU_1bit" 4 132, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b84ba0 .functor BUFZ 1, L_0x1b83b70, C4<0>, C4<0>, C4<0>;
L_0x1b84c10 .functor BUFZ 1, L_0x1b83b70, C4<0>, C4<0>, C4<0>;
v0x1b2e7b0_0 .net "A", 0 0, L_0x1b85030;  1 drivers
v0x1b2e850_0 .net "B", 0 0, L_0x1b850d0;  1 drivers
v0x1b2e910_0 .net "I", 7 0, L_0x1b84d10;  1 drivers
v0x1b2ea10_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b2eab0_0 .net *"_s15", 0 0, L_0x1b84ba0;  1 drivers
v0x1b2ebc0_0 .net *"_s19", 0 0, L_0x1b84c10;  1 drivers
L_0x7f583df407f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b2eca0_0 .net/2s *"_s23", 0 0, L_0x7f583df407f8;  1 drivers
v0x1b2ed80_0 .net "addORsub", 0 0, L_0x1b83b70;  1 drivers
v0x1b2ee20_0 .net "carryin", 0 0, L_0x1b83720;  1 drivers
v0x1b2ef80_0 .net "carryout", 0 0, L_0x1b84190;  1 drivers
v0x1b2f050_0 .net "modB", 0 0, L_0x1b81fd0;  1 drivers
v0x1b2f0f0_0 .net "out", 0 0, L_0x1b849f0;  1 drivers
L_0x1b839d0 .part v0x1b55100_0, 2, 1;
LS_0x1b84d10_0_0 .concat8 [ 1 1 1 1], L_0x1b84ba0, L_0x1b84c10, L_0x1b842f0, L_0x7f583df407f8;
LS_0x1b84d10_0_4 .concat8 [ 1 1 1 1], L_0x1b84560, L_0x1b845d0, L_0x1b84730, L_0x1b84890;
L_0x1b84d10 .concat8 [ 4 4 0 0], LS_0x1b84d10_0_0, LS_0x1b84d10_0_4;
S_0x1b2bab0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b83a70/d .functor XOR 1, L_0x1b85030, L_0x1b81fd0, C4<0>, C4<0>;
L_0x1b83a70 .delay 1 (30000,30000,30000) L_0x1b83a70/d;
L_0x1b83b70/d .functor XOR 1, L_0x1b83a70, L_0x1b83720, C4<0>, C4<0>;
L_0x1b83b70 .delay 1 (30000,30000,30000) L_0x1b83b70/d;
L_0x1b83dc0/d .functor AND 1, L_0x1b83a70, L_0x1b83720, C4<1>, C4<1>;
L_0x1b83dc0 .delay 1 (30000,30000,30000) L_0x1b83dc0/d;
L_0x1b83f20/d .functor AND 1, L_0x1b85030, L_0x1b81fd0, C4<1>, C4<1>;
L_0x1b83f20 .delay 1 (30000,30000,30000) L_0x1b83f20/d;
L_0x1b84190/d .functor OR 1, L_0x1b83dc0, L_0x1b83f20, C4<0>, C4<0>;
L_0x1b84190 .delay 1 (30000,30000,30000) L_0x1b84190/d;
v0x1b2bd50_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2be30_0 .net "B", 0 0, L_0x1b81fd0;  alias, 1 drivers
v0x1b2bef0_0 .net "carryin", 0 0, L_0x1b83720;  alias, 1 drivers
v0x1b2bfc0_0 .net "carryout", 0 0, L_0x1b84190;  alias, 1 drivers
v0x1b2c080_0 .net "out1", 0 0, L_0x1b83a70;  1 drivers
v0x1b2c190_0 .net "out2", 0 0, L_0x1b83dc0;  1 drivers
v0x1b2c250_0 .net "out3", 0 0, L_0x1b83f20;  1 drivers
v0x1b2c310_0 .net "sum", 0 0, L_0x1b83b70;  alias, 1 drivers
S_0x1b2c470 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b84560/d .functor AND 1, L_0x1b85030, L_0x1b850d0, C4<1>, C4<1>;
L_0x1b84560 .delay 1 (30000,30000,30000) L_0x1b84560/d;
v0x1b2c6b0_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2c770_0 .net "B", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2c810_0 .net "out", 0 0, L_0x1b84560;  1 drivers
S_0x1b2c960 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b2cbb0_0 .net "I", 7 0, L_0x1b84d10;  alias, 1 drivers
v0x1b2cc90_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b2cd50_0 .net "out", 0 0, L_0x1b849f0;  alias, 1 drivers
L_0x1b849f0 .part/v L_0x1b84d10, v0x1b55100_0, 1;
S_0x1b2cea0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b845d0/d .functor NAND 1, L_0x1b85030, L_0x1b850d0, C4<1>, C4<1>;
L_0x1b845d0 .delay 1 (20000,20000,20000) L_0x1b845d0/d;
v0x1b2d0c0_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2d1d0_0 .net "B", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2d290_0 .net "out", 0 0, L_0x1b845d0;  1 drivers
S_0x1b2d3a0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b84730/d .functor NOR 1, L_0x1b85030, L_0x1b850d0, C4<0>, C4<0>;
L_0x1b84730 .delay 1 (20000,20000,20000) L_0x1b84730/d;
v0x1b2d610_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2d6d0_0 .net "B", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2d7e0_0 .net "out", 0 0, L_0x1b84730;  1 drivers
S_0x1b2d8e0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b84890/d .functor OR 1, L_0x1b85030, L_0x1b850d0, C4<0>, C4<0>;
L_0x1b84890 .delay 1 (30000,30000,30000) L_0x1b84890/d;
v0x1b2db00_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2dc50_0 .net "B", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2dd10_0 .net "out", 0 0, L_0x1b84890;  1 drivers
S_0x1b2de10 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b81fd0/d .functor XOR 1, L_0x1b850d0, L_0x1b839d0, C4<0>, C4<0>;
L_0x1b81fd0 .delay 1 (10000,10000,10000) L_0x1b81fd0/d;
v0x1b2dfe0_0 .net "A", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2e130_0 .net "B", 0 0, L_0x1b839d0;  1 drivers
v0x1b2e1f0_0 .net "out", 0 0, L_0x1b81fd0;  alias, 1 drivers
S_0x1b2e330 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b2b840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b842f0/d .functor XOR 1, L_0x1b85030, L_0x1b850d0, C4<0>, C4<0>;
L_0x1b842f0 .delay 1 (10000,10000,10000) L_0x1b842f0/d;
v0x1b2e500_0 .net "A", 0 0, L_0x1b85030;  alias, 1 drivers
v0x1b2e5c0_0 .net "B", 0 0, L_0x1b850d0;  alias, 1 drivers
v0x1b2e680_0 .net "out", 0 0, L_0x1b842f0;  1 drivers
S_0x1b2f210 .scope module, "alu29" "ALU_1bit" 4 133, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b86560 .functor BUFZ 1, L_0x1b85580, C4<0>, C4<0>, C4<0>;
L_0x1b865d0 .functor BUFZ 1, L_0x1b85580, C4<0>, C4<0>, C4<0>;
v0x1b32180_0 .net "A", 0 0, L_0x1b869f0;  1 drivers
v0x1b32220_0 .net "B", 0 0, L_0x1b85170;  1 drivers
v0x1b322e0_0 .net "I", 7 0, L_0x1b866d0;  1 drivers
v0x1b323e0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b32480_0 .net *"_s15", 0 0, L_0x1b86560;  1 drivers
v0x1b32590_0 .net *"_s19", 0 0, L_0x1b865d0;  1 drivers
L_0x7f583df40840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b32670_0 .net/2s *"_s23", 0 0, L_0x7f583df40840;  1 drivers
v0x1b32750_0 .net "addORsub", 0 0, L_0x1b85580;  1 drivers
v0x1b327f0_0 .net "carryin", 0 0, L_0x1b85210;  1 drivers
v0x1b32950_0 .net "carryout", 0 0, L_0x1b85ba0;  1 drivers
v0x1b32a20_0 .net "modB", 0 0, L_0x1b83850;  1 drivers
v0x1b32ac0_0 .net "out", 0 0, L_0x1b863b0;  1 drivers
L_0x1b838c0 .part v0x1b55100_0, 2, 1;
LS_0x1b866d0_0_0 .concat8 [ 1 1 1 1], L_0x1b86560, L_0x1b865d0, L_0x1b85cb0, L_0x7f583df40840;
LS_0x1b866d0_0_4 .concat8 [ 1 1 1 1], L_0x1b85f20, L_0x1b85f90, L_0x1b860f0, L_0x1b86250;
L_0x1b866d0 .concat8 [ 4 4 0 0], LS_0x1b866d0_0_0, LS_0x1b866d0_0_4;
S_0x1b2f480 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b85480/d .functor XOR 1, L_0x1b869f0, L_0x1b83850, C4<0>, C4<0>;
L_0x1b85480 .delay 1 (30000,30000,30000) L_0x1b85480/d;
L_0x1b85580/d .functor XOR 1, L_0x1b85480, L_0x1b85210, C4<0>, C4<0>;
L_0x1b85580 .delay 1 (30000,30000,30000) L_0x1b85580/d;
L_0x1b857d0/d .functor AND 1, L_0x1b85480, L_0x1b85210, C4<1>, C4<1>;
L_0x1b857d0 .delay 1 (30000,30000,30000) L_0x1b857d0/d;
L_0x1b85930/d .functor AND 1, L_0x1b869f0, L_0x1b83850, C4<1>, C4<1>;
L_0x1b85930 .delay 1 (30000,30000,30000) L_0x1b85930/d;
L_0x1b85ba0/d .functor OR 1, L_0x1b857d0, L_0x1b85930, C4<0>, C4<0>;
L_0x1b85ba0 .delay 1 (30000,30000,30000) L_0x1b85ba0/d;
v0x1b2f720_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b2f800_0 .net "B", 0 0, L_0x1b83850;  alias, 1 drivers
v0x1b2f8c0_0 .net "carryin", 0 0, L_0x1b85210;  alias, 1 drivers
v0x1b2f990_0 .net "carryout", 0 0, L_0x1b85ba0;  alias, 1 drivers
v0x1b2fa50_0 .net "out1", 0 0, L_0x1b85480;  1 drivers
v0x1b2fb60_0 .net "out2", 0 0, L_0x1b857d0;  1 drivers
v0x1b2fc20_0 .net "out3", 0 0, L_0x1b85930;  1 drivers
v0x1b2fce0_0 .net "sum", 0 0, L_0x1b85580;  alias, 1 drivers
S_0x1b2fe40 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b85f20/d .functor AND 1, L_0x1b869f0, L_0x1b85170, C4<1>, C4<1>;
L_0x1b85f20 .delay 1 (30000,30000,30000) L_0x1b85f20/d;
v0x1b30080_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b30140_0 .net "B", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b301e0_0 .net "out", 0 0, L_0x1b85f20;  1 drivers
S_0x1b30330 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b30580_0 .net "I", 7 0, L_0x1b866d0;  alias, 1 drivers
v0x1b30660_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b30720_0 .net "out", 0 0, L_0x1b863b0;  alias, 1 drivers
L_0x1b863b0 .part/v L_0x1b866d0, v0x1b55100_0, 1;
S_0x1b30870 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b85f90/d .functor NAND 1, L_0x1b869f0, L_0x1b85170, C4<1>, C4<1>;
L_0x1b85f90 .delay 1 (20000,20000,20000) L_0x1b85f90/d;
v0x1b30a90_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b30ba0_0 .net "B", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b30c60_0 .net "out", 0 0, L_0x1b85f90;  1 drivers
S_0x1b30d70 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b860f0/d .functor NOR 1, L_0x1b869f0, L_0x1b85170, C4<0>, C4<0>;
L_0x1b860f0 .delay 1 (20000,20000,20000) L_0x1b860f0/d;
v0x1b30fe0_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b310a0_0 .net "B", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b311b0_0 .net "out", 0 0, L_0x1b860f0;  1 drivers
S_0x1b312b0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b86250/d .functor OR 1, L_0x1b869f0, L_0x1b85170, C4<0>, C4<0>;
L_0x1b86250 .delay 1 (30000,30000,30000) L_0x1b86250/d;
v0x1b314d0_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b31620_0 .net "B", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b316e0_0 .net "out", 0 0, L_0x1b86250;  1 drivers
S_0x1b317e0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b83850/d .functor XOR 1, L_0x1b85170, L_0x1b838c0, C4<0>, C4<0>;
L_0x1b83850 .delay 1 (10000,10000,10000) L_0x1b83850/d;
v0x1b319b0_0 .net "A", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b31b00_0 .net "B", 0 0, L_0x1b838c0;  1 drivers
v0x1b31bc0_0 .net "out", 0 0, L_0x1b83850;  alias, 1 drivers
S_0x1b31d00 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b2f210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b85cb0/d .functor XOR 1, L_0x1b869f0, L_0x1b85170, C4<0>, C4<0>;
L_0x1b85cb0 .delay 1 (10000,10000,10000) L_0x1b85cb0/d;
v0x1b31ed0_0 .net "A", 0 0, L_0x1b869f0;  alias, 1 drivers
v0x1b31f90_0 .net "B", 0 0, L_0x1b85170;  alias, 1 drivers
v0x1b32050_0 .net "out", 0 0, L_0x1b85cb0;  1 drivers
S_0x1b32be0 .scope module, "alu3" "ALU_1bit" 4 107, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b5bf50 .functor BUFZ 1, L_0x1b5af70, C4<0>, C4<0>, C4<0>;
L_0x1b5bfc0 .functor BUFZ 1, L_0x1b5af70, C4<0>, C4<0>, C4<0>;
v0x1b35b50_0 .net "A", 0 0, L_0x1b5c3e0;  1 drivers
v0x1b35bf0_0 .net "B", 0 0, L_0x1b5c4e0;  1 drivers
v0x1b35cb0_0 .net "I", 7 0, L_0x1b5c0c0;  1 drivers
v0x1b35db0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b35e50_0 .net *"_s15", 0 0, L_0x1b5bf50;  1 drivers
v0x1b35f60_0 .net *"_s19", 0 0, L_0x1b5bfc0;  1 drivers
L_0x7f583df400f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b36040_0 .net/2s *"_s23", 0 0, L_0x7f583df400f0;  1 drivers
v0x1b36120_0 .net "addORsub", 0 0, L_0x1b5af70;  1 drivers
v0x1b361c0_0 .net "carryin", 0 0, L_0x1b5c580;  1 drivers
v0x1b36320_0 .net "carryout", 0 0, L_0x1b5b540;  1 drivers
v0x1b363f0_0 .net "modB", 0 0, L_0x1b5aca0;  1 drivers
v0x1b36490_0 .net "out", 0 0, L_0x1b5bda0;  1 drivers
L_0x1b5ad10 .part v0x1b55100_0, 2, 1;
LS_0x1b5c0c0_0_0 .concat8 [ 1 1 1 1], L_0x1b5bf50, L_0x1b5bfc0, L_0x1b5b6a0, L_0x7f583df400f0;
LS_0x1b5c0c0_0_4 .concat8 [ 1 1 1 1], L_0x1b5b910, L_0x1b5b980, L_0x1b5bae0, L_0x1b5bc40;
L_0x1b5c0c0 .concat8 [ 4 4 0 0], LS_0x1b5c0c0_0_0, LS_0x1b5c0c0_0_4;
S_0x1b32e50 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b5ae70/d .functor XOR 1, L_0x1b5c3e0, L_0x1b5aca0, C4<0>, C4<0>;
L_0x1b5ae70 .delay 1 (30000,30000,30000) L_0x1b5ae70/d;
L_0x1b5af70/d .functor XOR 1, L_0x1b5ae70, L_0x1b5c580, C4<0>, C4<0>;
L_0x1b5af70 .delay 1 (30000,30000,30000) L_0x1b5af70/d;
L_0x1b5b170/d .functor AND 1, L_0x1b5ae70, L_0x1b5c580, C4<1>, C4<1>;
L_0x1b5b170 .delay 1 (30000,30000,30000) L_0x1b5b170/d;
L_0x1b5b2d0/d .functor AND 1, L_0x1b5c3e0, L_0x1b5aca0, C4<1>, C4<1>;
L_0x1b5b2d0 .delay 1 (30000,30000,30000) L_0x1b5b2d0/d;
L_0x1b5b540/d .functor OR 1, L_0x1b5b170, L_0x1b5b2d0, C4<0>, C4<0>;
L_0x1b5b540 .delay 1 (30000,30000,30000) L_0x1b5b540/d;
v0x1b330f0_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b331d0_0 .net "B", 0 0, L_0x1b5aca0;  alias, 1 drivers
v0x1b33290_0 .net "carryin", 0 0, L_0x1b5c580;  alias, 1 drivers
v0x1b33360_0 .net "carryout", 0 0, L_0x1b5b540;  alias, 1 drivers
v0x1b33420_0 .net "out1", 0 0, L_0x1b5ae70;  1 drivers
v0x1b33530_0 .net "out2", 0 0, L_0x1b5b170;  1 drivers
v0x1b335f0_0 .net "out3", 0 0, L_0x1b5b2d0;  1 drivers
v0x1b336b0_0 .net "sum", 0 0, L_0x1b5af70;  alias, 1 drivers
S_0x1b33810 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5b910/d .functor AND 1, L_0x1b5c3e0, L_0x1b5c4e0, C4<1>, C4<1>;
L_0x1b5b910 .delay 1 (30000,30000,30000) L_0x1b5b910/d;
v0x1b33a50_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b33b10_0 .net "B", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b33bb0_0 .net "out", 0 0, L_0x1b5b910;  1 drivers
S_0x1b33d00 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b33f50_0 .net "I", 7 0, L_0x1b5c0c0;  alias, 1 drivers
v0x1b34030_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b340f0_0 .net "out", 0 0, L_0x1b5bda0;  alias, 1 drivers
L_0x1b5bda0 .part/v L_0x1b5c0c0, v0x1b55100_0, 1;
S_0x1b34240 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5b980/d .functor NAND 1, L_0x1b5c3e0, L_0x1b5c4e0, C4<1>, C4<1>;
L_0x1b5b980 .delay 1 (20000,20000,20000) L_0x1b5b980/d;
v0x1b34460_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b34570_0 .net "B", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b34630_0 .net "out", 0 0, L_0x1b5b980;  1 drivers
S_0x1b34740 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5bae0/d .functor NOR 1, L_0x1b5c3e0, L_0x1b5c4e0, C4<0>, C4<0>;
L_0x1b5bae0 .delay 1 (20000,20000,20000) L_0x1b5bae0/d;
v0x1b349b0_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b34a70_0 .net "B", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b34b80_0 .net "out", 0 0, L_0x1b5bae0;  1 drivers
S_0x1b34c80 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5bc40/d .functor OR 1, L_0x1b5c3e0, L_0x1b5c4e0, C4<0>, C4<0>;
L_0x1b5bc40 .delay 1 (30000,30000,30000) L_0x1b5bc40/d;
v0x1b34ea0_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b34ff0_0 .net "B", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b350b0_0 .net "out", 0 0, L_0x1b5bc40;  1 drivers
S_0x1b351b0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5aca0/d .functor XOR 1, L_0x1b5c4e0, L_0x1b5ad10, C4<0>, C4<0>;
L_0x1b5aca0 .delay 1 (10000,10000,10000) L_0x1b5aca0/d;
v0x1b35380_0 .net "A", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b354d0_0 .net "B", 0 0, L_0x1b5ad10;  1 drivers
v0x1b35590_0 .net "out", 0 0, L_0x1b5aca0;  alias, 1 drivers
S_0x1b356d0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b32be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5b6a0/d .functor XOR 1, L_0x1b5c3e0, L_0x1b5c4e0, C4<0>, C4<0>;
L_0x1b5b6a0 .delay 1 (10000,10000,10000) L_0x1b5b6a0/d;
v0x1b358a0_0 .net "A", 0 0, L_0x1b5c3e0;  alias, 1 drivers
v0x1b35960_0 .net "B", 0 0, L_0x1b5c4e0;  alias, 1 drivers
v0x1b35a20_0 .net "out", 0 0, L_0x1b5b6a0;  1 drivers
S_0x1b365b0 .scope module, "alu30" "ALU_1bit" 4 134, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b544b0 .functor BUFZ 1, L_0x1b86f10, C4<0>, C4<0>, C4<0>;
L_0x1b54540 .functor BUFZ 1, L_0x1b86f10, C4<0>, C4<0>, C4<0>;
v0x1b39520_0 .net "A", 0 0, L_0x1b54b30;  1 drivers
v0x1b395c0_0 .net "B", 0 0, L_0x1b54bd0;  1 drivers
v0x1b39680_0 .net "I", 7 0, L_0x1b54660;  1 drivers
v0x1b39780_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b39820_0 .net *"_s15", 0 0, L_0x1b544b0;  1 drivers
v0x1b39930_0 .net *"_s19", 0 0, L_0x1b54540;  1 drivers
L_0x7f583df40888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b39a10_0 .net/2s *"_s23", 0 0, L_0x7f583df40888;  1 drivers
v0x1b39af0_0 .net "addORsub", 0 0, L_0x1b86f10;  1 drivers
v0x1b39b90_0 .net "carryin", 0 0, L_0x1b86a90;  1 drivers
v0x1b39cf0_0 .net "carryout", 0 0, L_0x1b87530;  1 drivers
v0x1b39dc0_0 .net "modB", 0 0, L_0x1b85340;  1 drivers
v0x1b39e60_0 .net "out", 0 0, L_0x1b87d90;  1 drivers
L_0x1b86d70 .part v0x1b55100_0, 2, 1;
LS_0x1b54660_0_0 .concat8 [ 1 1 1 1], L_0x1b544b0, L_0x1b54540, L_0x1b87690, L_0x7f583df40888;
LS_0x1b54660_0_4 .concat8 [ 1 1 1 1], L_0x1b87900, L_0x1b87970, L_0x1b87ad0, L_0x1b87c30;
L_0x1b54660 .concat8 [ 4 4 0 0], LS_0x1b54660_0_0, LS_0x1b54660_0_4;
S_0x1b36820 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b86e10/d .functor XOR 1, L_0x1b54b30, L_0x1b85340, C4<0>, C4<0>;
L_0x1b86e10 .delay 1 (30000,30000,30000) L_0x1b86e10/d;
L_0x1b86f10/d .functor XOR 1, L_0x1b86e10, L_0x1b86a90, C4<0>, C4<0>;
L_0x1b86f10 .delay 1 (30000,30000,30000) L_0x1b86f10/d;
L_0x1b87160/d .functor AND 1, L_0x1b86e10, L_0x1b86a90, C4<1>, C4<1>;
L_0x1b87160 .delay 1 (30000,30000,30000) L_0x1b87160/d;
L_0x1b872c0/d .functor AND 1, L_0x1b54b30, L_0x1b85340, C4<1>, C4<1>;
L_0x1b872c0 .delay 1 (30000,30000,30000) L_0x1b872c0/d;
L_0x1b87530/d .functor OR 1, L_0x1b87160, L_0x1b872c0, C4<0>, C4<0>;
L_0x1b87530 .delay 1 (30000,30000,30000) L_0x1b87530/d;
v0x1b36ac0_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b36ba0_0 .net "B", 0 0, L_0x1b85340;  alias, 1 drivers
v0x1b36c60_0 .net "carryin", 0 0, L_0x1b86a90;  alias, 1 drivers
v0x1b36d30_0 .net "carryout", 0 0, L_0x1b87530;  alias, 1 drivers
v0x1b36df0_0 .net "out1", 0 0, L_0x1b86e10;  1 drivers
v0x1b36f00_0 .net "out2", 0 0, L_0x1b87160;  1 drivers
v0x1b36fc0_0 .net "out3", 0 0, L_0x1b872c0;  1 drivers
v0x1b37080_0 .net "sum", 0 0, L_0x1b86f10;  alias, 1 drivers
S_0x1b371e0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b87900/d .functor AND 1, L_0x1b54b30, L_0x1b54bd0, C4<1>, C4<1>;
L_0x1b87900 .delay 1 (30000,30000,30000) L_0x1b87900/d;
v0x1b37420_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b374e0_0 .net "B", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b37580_0 .net "out", 0 0, L_0x1b87900;  1 drivers
S_0x1b376d0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b37920_0 .net "I", 7 0, L_0x1b54660;  alias, 1 drivers
v0x1b37a00_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b37ac0_0 .net "out", 0 0, L_0x1b87d90;  alias, 1 drivers
L_0x1b87d90 .part/v L_0x1b54660, v0x1b55100_0, 1;
S_0x1b37c10 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b87970/d .functor NAND 1, L_0x1b54b30, L_0x1b54bd0, C4<1>, C4<1>;
L_0x1b87970 .delay 1 (20000,20000,20000) L_0x1b87970/d;
v0x1b37e30_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b37f40_0 .net "B", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b38000_0 .net "out", 0 0, L_0x1b87970;  1 drivers
S_0x1b38110 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b87ad0/d .functor NOR 1, L_0x1b54b30, L_0x1b54bd0, C4<0>, C4<0>;
L_0x1b87ad0 .delay 1 (20000,20000,20000) L_0x1b87ad0/d;
v0x1b38380_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b38440_0 .net "B", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b38550_0 .net "out", 0 0, L_0x1b87ad0;  1 drivers
S_0x1b38650 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b87c30/d .functor OR 1, L_0x1b54b30, L_0x1b54bd0, C4<0>, C4<0>;
L_0x1b87c30 .delay 1 (30000,30000,30000) L_0x1b87c30/d;
v0x1b38870_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b389c0_0 .net "B", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b38a80_0 .net "out", 0 0, L_0x1b87c30;  1 drivers
S_0x1b38b80 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b85340/d .functor XOR 1, L_0x1b54bd0, L_0x1b86d70, C4<0>, C4<0>;
L_0x1b85340 .delay 1 (10000,10000,10000) L_0x1b85340/d;
v0x1b38d50_0 .net "A", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b38ea0_0 .net "B", 0 0, L_0x1b86d70;  1 drivers
v0x1b38f60_0 .net "out", 0 0, L_0x1b85340;  alias, 1 drivers
S_0x1b390a0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b365b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b87690/d .functor XOR 1, L_0x1b54b30, L_0x1b54bd0, C4<0>, C4<0>;
L_0x1b87690 .delay 1 (10000,10000,10000) L_0x1b87690/d;
v0x1b39270_0 .net "A", 0 0, L_0x1b54b30;  alias, 1 drivers
v0x1b39330_0 .net "B", 0 0, L_0x1b54bd0;  alias, 1 drivers
v0x1b393f0_0 .net "out", 0 0, L_0x1b87690;  1 drivers
S_0x1b39f80 .scope module, "alu31" "ALU_last" 4 135, 4 19 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /OUTPUT 1 "carryout"
    .port_info 3 /OUTPUT 1 "SLT"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /INPUT 1 "A"
    .port_info 6 /INPUT 1 "B"
    .port_info 7 /INPUT 1 "carryin"
    .port_info 8 /INPUT 3 "S"
L_0x1b6e6c0 .functor BUFZ 1, L_0x1b895e0, C4<0>, C4<0>, C4<0>;
L_0x1b6e730 .functor BUFZ 1, L_0x1b895e0, C4<0>, C4<0>, C4<0>;
v0x1b3d9a0_0 .net "A", 0 0, L_0x1b8af90;  1 drivers
v0x1b3da40_0 .net "B", 0 0, L_0x1b6e3c0;  1 drivers
v0x1b3db00_0 .net "I", 0 7, L_0x1b8a5e0;  1 drivers
v0x1b3dc00_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b3dca0_0 .net "SLT", 0 0, L_0x1b8abc0;  alias, 1 drivers
L_0x7f583df408d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b3dd90_0 .net/2s *"_s10", 0 0, L_0x7f583df408d0;  1 drivers
v0x1b3de30_0 .net *"_s3", 0 0, L_0x1b6e6c0;  1 drivers
v0x1b3df10_0 .net *"_s7", 0 0, L_0x1b6e730;  1 drivers
v0x1b3dff0_0 .net "as", 0 0, L_0x1b895e0;  1 drivers
v0x1b3e120_0 .net "carryin", 0 0, L_0x1b6e460;  1 drivers
v0x1b3e210_0 .net "carryout", 0 0, L_0x1b89dd0;  alias, 1 drivers
v0x1b3e300_0 .net "modB", 0 0, L_0x1b86c50;  1 drivers
v0x1b3e3f0_0 .net "out", 0 0, L_0x1b8aa10;  1 drivers
v0x1b3e490_0 .net "overflow", 0 0, L_0x1b8ab00;  alias, 1 drivers
v0x1b3e580_0 .net "zero", 0 0, o0x7f583df990f8;  alias, 0 drivers
L_0x1b86cc0 .part v0x1b55100_0, 2, 1;
LS_0x1b8a5e0_0_0 .concat8 [ 1 1 1 1], L_0x1b8a480, L_0x1b8a320, L_0x1b8a1c0, L_0x1b8a150;
LS_0x1b8a5e0_0_4 .concat8 [ 1 1 1 1], L_0x7f583df408d0, L_0x1b89ee0, L_0x1b6e730, L_0x1b6e6c0;
L_0x1b8a5e0 .concat8 [ 4 4 0 0], LS_0x1b8a5e0_0_0, LS_0x1b8a5e0_0_4;
S_0x1b3a280 .scope module, "addsub" "add_sub" 4 41, 2 5 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b89360/d .functor XOR 1, L_0x1b8af90, L_0x1b86c50, C4<0>, C4<0>;
L_0x1b89360 .delay 1 (30000,30000,30000) L_0x1b89360/d;
L_0x1b895e0/d .functor XOR 1, L_0x1b89360, L_0x1b6e460, C4<0>, C4<0>;
L_0x1b895e0 .delay 1 (30000,30000,30000) L_0x1b895e0/d;
L_0x1b89a60/d .functor AND 1, L_0x1b89360, L_0x1b6e460, C4<1>, C4<1>;
L_0x1b89a60 .delay 1 (30000,30000,30000) L_0x1b89a60/d;
L_0x1b89b60/d .functor AND 1, L_0x1b8af90, L_0x1b86c50, C4<1>, C4<1>;
L_0x1b89b60 .delay 1 (30000,30000,30000) L_0x1b89b60/d;
L_0x1b89dd0/d .functor OR 1, L_0x1b89a60, L_0x1b89b60, C4<0>, C4<0>;
L_0x1b89dd0 .delay 1 (30000,30000,30000) L_0x1b89dd0/d;
v0x1b3a520_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3a600_0 .net "B", 0 0, L_0x1b86c50;  alias, 1 drivers
v0x1b3a6c0_0 .net "carryin", 0 0, L_0x1b6e460;  alias, 1 drivers
v0x1b3a790_0 .net "carryout", 0 0, L_0x1b89dd0;  alias, 1 drivers
v0x1b3a850_0 .net "out1", 0 0, L_0x1b89360;  1 drivers
v0x1b3a960_0 .net "out2", 0 0, L_0x1b89a60;  1 drivers
v0x1b3aa20_0 .net "out3", 0 0, L_0x1b89b60;  1 drivers
v0x1b3aae0_0 .net "sum", 0 0, L_0x1b895e0;  alias, 1 drivers
S_0x1b3ac40 .scope module, "andgate" "ALUand" 4 43, 5 8 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8a150/d .functor AND 1, L_0x1b8af90, L_0x1b6e3c0, C4<1>, C4<1>;
L_0x1b8a150 .delay 1 (30000,30000,30000) L_0x1b8a150/d;
v0x1b3ae80_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3af40_0 .net "B", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3afe0_0 .net "out", 0 0, L_0x1b8a150;  1 drivers
S_0x1b3b130 .scope module, "elonMux" "multiplexer" 4 48, 6 2 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b3b380_0 .net "I", 7 0, L_0x1b8a5e0;  alias, 1 drivers
v0x1b3b460_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b3b520_0 .net "out", 0 0, L_0x1b8aa10;  alias, 1 drivers
L_0x1b8aa10 .part/v L_0x1b8a5e0, v0x1b55100_0, 1;
S_0x1b3b670 .scope module, "nandgate" "ALUnand" 4 44, 5 26 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8a1c0/d .functor NAND 1, L_0x1b8af90, L_0x1b6e3c0, C4<1>, C4<1>;
L_0x1b8a1c0 .delay 1 (20000,20000,20000) L_0x1b8a1c0/d;
v0x1b3b890_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3b9a0_0 .net "B", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3ba60_0 .net "out", 0 0, L_0x1b8a1c0;  1 drivers
S_0x1b3bb70 .scope module, "norgate" "ALUnor" 4 45, 5 35 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8a320/d .functor NOR 1, L_0x1b8af90, L_0x1b6e3c0, C4<0>, C4<0>;
L_0x1b8a320 .delay 1 (20000,20000,20000) L_0x1b8a320/d;
v0x1b3bde0_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3bea0_0 .net "B", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3bfb0_0 .net "out", 0 0, L_0x1b8a320;  1 drivers
S_0x1b3c0b0 .scope module, "orgate" "ALUor" 4 46, 5 17 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8a480/d .functor OR 1, L_0x1b8af90, L_0x1b6e3c0, C4<0>, C4<0>;
L_0x1b8a480 .delay 1 (30000,30000,30000) L_0x1b8a480/d;
v0x1b3c2d0_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3c420_0 .net "B", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3c4e0_0 .net "out", 0 0, L_0x1b8a480;  1 drivers
S_0x1b3c5e0 .scope module, "xorgate" "ALUxor" 4 39, 5 44 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b86c50/d .functor XOR 1, L_0x1b6e3c0, L_0x1b86cc0, C4<0>, C4<0>;
L_0x1b86c50 .delay 1 (10000,10000,10000) L_0x1b86c50/d;
v0x1b3c7b0_0 .net "A", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3c900_0 .net "B", 0 0, L_0x1b86cc0;  1 drivers
v0x1b3c9c0_0 .net "out", 0 0, L_0x1b86c50;  alias, 1 drivers
S_0x1b3cb00 .scope module, "xorgate1" "ALUxor" 4 42, 5 44 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b89ee0/d .functor XOR 1, L_0x1b8af90, L_0x1b6e3c0, C4<0>, C4<0>;
L_0x1b89ee0 .delay 1 (10000,10000,10000) L_0x1b89ee0/d;
v0x1b3ccd0_0 .net "A", 0 0, L_0x1b8af90;  alias, 1 drivers
v0x1b3cd90_0 .net "B", 0 0, L_0x1b6e3c0;  alias, 1 drivers
v0x1b3ce50_0 .net "out", 0 0, L_0x1b89ee0;  1 drivers
S_0x1b3cf80 .scope module, "xorgate2" "ALUxor" 4 50, 5 44 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8ab00/d .functor XOR 1, L_0x1b6e460, L_0x1b89dd0, C4<0>, C4<0>;
L_0x1b8ab00 .delay 1 (10000,10000,10000) L_0x1b8ab00/d;
v0x1b3d1e0_0 .net "A", 0 0, L_0x1b6e460;  alias, 1 drivers
v0x1b3d2d0_0 .net "B", 0 0, L_0x1b89dd0;  alias, 1 drivers
v0x1b3d3a0_0 .net "out", 0 0, L_0x1b8ab00;  alias, 1 drivers
S_0x1b3d4b0 .scope module, "xorgate3" "ALUxor" 4 52, 5 44 0, S_0x1b39f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b8abc0/d .functor XOR 1, L_0x1b8ab00, L_0x1b895e0, C4<0>, C4<0>;
L_0x1b8abc0 .delay 1 (10000,10000,10000) L_0x1b8abc0/d;
v0x1b3d6d0_0 .net "A", 0 0, L_0x1b8ab00;  alias, 1 drivers
v0x1b3d7c0_0 .net "B", 0 0, L_0x1b895e0;  alias, 1 drivers
v0x1b3d890_0 .net "out", 0 0, L_0x1b8abc0;  alias, 1 drivers
S_0x1b3e790 .scope module, "alu4" "ALU_1bit" 4 108, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b5d8c0 .functor BUFZ 1, L_0x1b5c930, C4<0>, C4<0>, C4<0>;
L_0x1b5d930 .functor BUFZ 1, L_0x1b5c930, C4<0>, C4<0>, C4<0>;
v0x1b415f0_0 .net "A", 0 0, L_0x1b5dda0;  1 drivers
v0x1b41690_0 .net "B", 0 0, L_0x1b5de40;  1 drivers
v0x1b41750_0 .net "I", 7 0, L_0x1b5da30;  1 drivers
v0x1b41850_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b418f0_0 .net *"_s15", 0 0, L_0x1b5d8c0;  1 drivers
v0x1b41a00_0 .net *"_s19", 0 0, L_0x1b5d930;  1 drivers
L_0x7f583df40138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b41ae0_0 .net/2s *"_s23", 0 0, L_0x7f583df40138;  1 drivers
v0x1b41bc0_0 .net "addORsub", 0 0, L_0x1b5c930;  1 drivers
v0x1b41c60_0 .net "carryin", 0 0, L_0x1b5df60;  1 drivers
v0x1b41dc0_0 .net "carryout", 0 0, L_0x1b5ceb0;  1 drivers
v0x1b41e90_0 .net "modB", 0 0, L_0x1b5c720;  1 drivers
v0x1b41f30_0 .net "out", 0 0, L_0x1b5d710;  1 drivers
L_0x1b5c790 .part v0x1b55100_0, 2, 1;
LS_0x1b5da30_0_0 .concat8 [ 1 1 1 1], L_0x1b5d8c0, L_0x1b5d930, L_0x1b5d010, L_0x7f583df40138;
LS_0x1b5da30_0_4 .concat8 [ 1 1 1 1], L_0x1b5d280, L_0x1b5d2f0, L_0x1b5d450, L_0x1b5d5b0;
L_0x1b5da30 .concat8 [ 4 4 0 0], LS_0x1b5da30_0_0, LS_0x1b5da30_0_4;
S_0x1b3e9b0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b5c830/d .functor XOR 1, L_0x1b5dda0, L_0x1b5c720, C4<0>, C4<0>;
L_0x1b5c830 .delay 1 (30000,30000,30000) L_0x1b5c830/d;
L_0x1b5c930/d .functor XOR 1, L_0x1b5c830, L_0x1b5df60, C4<0>, C4<0>;
L_0x1b5c930 .delay 1 (30000,30000,30000) L_0x1b5c930/d;
L_0x1b5cae0/d .functor AND 1, L_0x1b5c830, L_0x1b5df60, C4<1>, C4<1>;
L_0x1b5cae0 .delay 1 (30000,30000,30000) L_0x1b5cae0/d;
L_0x1b5cc40/d .functor AND 1, L_0x1b5dda0, L_0x1b5c720, C4<1>, C4<1>;
L_0x1b5cc40 .delay 1 (30000,30000,30000) L_0x1b5cc40/d;
L_0x1b5ceb0/d .functor OR 1, L_0x1b5cae0, L_0x1b5cc40, C4<0>, C4<0>;
L_0x1b5ceb0 .delay 1 (30000,30000,30000) L_0x1b5ceb0/d;
v0x1b3ec20_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b3ed00_0 .net "B", 0 0, L_0x1b5c720;  alias, 1 drivers
v0x1b3edc0_0 .net "carryin", 0 0, L_0x1b5df60;  alias, 1 drivers
v0x1b3ee60_0 .net "carryout", 0 0, L_0x1b5ceb0;  alias, 1 drivers
v0x1b3ef20_0 .net "out1", 0 0, L_0x1b5c830;  1 drivers
v0x1b3f030_0 .net "out2", 0 0, L_0x1b5cae0;  1 drivers
v0x1b3f0f0_0 .net "out3", 0 0, L_0x1b5cc40;  1 drivers
v0x1b3f1b0_0 .net "sum", 0 0, L_0x1b5c930;  alias, 1 drivers
S_0x1b3f310 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5d280/d .functor AND 1, L_0x1b5dda0, L_0x1b5de40, C4<1>, C4<1>;
L_0x1b5d280 .delay 1 (30000,30000,30000) L_0x1b5d280/d;
v0x1b3f550_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b3f610_0 .net "B", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b3f6b0_0 .net "out", 0 0, L_0x1b5d280;  1 drivers
S_0x1b3f7d0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b3f9f0_0 .net "I", 7 0, L_0x1b5da30;  alias, 1 drivers
v0x1b3fad0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b3fb90_0 .net "out", 0 0, L_0x1b5d710;  alias, 1 drivers
L_0x1b5d710 .part/v L_0x1b5da30, v0x1b55100_0, 1;
S_0x1b3fce0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5d2f0/d .functor NAND 1, L_0x1b5dda0, L_0x1b5de40, C4<1>, C4<1>;
L_0x1b5d2f0 .delay 1 (20000,20000,20000) L_0x1b5d2f0/d;
v0x1b3ff00_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b40010_0 .net "B", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b400d0_0 .net "out", 0 0, L_0x1b5d2f0;  1 drivers
S_0x1b401e0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5d450/d .functor NOR 1, L_0x1b5dda0, L_0x1b5de40, C4<0>, C4<0>;
L_0x1b5d450 .delay 1 (20000,20000,20000) L_0x1b5d450/d;
v0x1b40450_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b40510_0 .net "B", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b40620_0 .net "out", 0 0, L_0x1b5d450;  1 drivers
S_0x1b40720 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5d5b0/d .functor OR 1, L_0x1b5dda0, L_0x1b5de40, C4<0>, C4<0>;
L_0x1b5d5b0 .delay 1 (30000,30000,30000) L_0x1b5d5b0/d;
v0x1b40940_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b40a90_0 .net "B", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b40b50_0 .net "out", 0 0, L_0x1b5d5b0;  1 drivers
S_0x1b40c50 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5c720/d .functor XOR 1, L_0x1b5de40, L_0x1b5c790, C4<0>, C4<0>;
L_0x1b5c720 .delay 1 (10000,10000,10000) L_0x1b5c720/d;
v0x1b40e20_0 .net "A", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b40f70_0 .net "B", 0 0, L_0x1b5c790;  1 drivers
v0x1b41030_0 .net "out", 0 0, L_0x1b5c720;  alias, 1 drivers
S_0x1b41170 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b3e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5d010/d .functor XOR 1, L_0x1b5dda0, L_0x1b5de40, C4<0>, C4<0>;
L_0x1b5d010 .delay 1 (10000,10000,10000) L_0x1b5d010/d;
v0x1b41340_0 .net "A", 0 0, L_0x1b5dda0;  alias, 1 drivers
v0x1b41400_0 .net "B", 0 0, L_0x1b5de40;  alias, 1 drivers
v0x1b414c0_0 .net "out", 0 0, L_0x1b5d010;  1 drivers
S_0x1b42050 .scope module, "alu5" "ALU_1bit" 4 109, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b5f2f0 .functor BUFZ 1, L_0x1b5e2c0, C4<0>, C4<0>, C4<0>;
L_0x1b5f360 .functor BUFZ 1, L_0x1b5e2c0, C4<0>, C4<0>, C4<0>;
v0x1b44fc0_0 .net "A", 0 0, L_0x1b5f780;  1 drivers
v0x1b45060_0 .net "B", 0 0, L_0x1b5f8b0;  1 drivers
v0x1b45120_0 .net "I", 7 0, L_0x1b5f460;  1 drivers
v0x1b45220_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b452c0_0 .net *"_s15", 0 0, L_0x1b5f2f0;  1 drivers
v0x1b453d0_0 .net *"_s19", 0 0, L_0x1b5f360;  1 drivers
L_0x7f583df40180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b454b0_0 .net/2s *"_s23", 0 0, L_0x7f583df40180;  1 drivers
v0x1b45590_0 .net "addORsub", 0 0, L_0x1b5e2c0;  1 drivers
v0x1b45630_0 .net "carryin", 0 0, L_0x1b5f950;  1 drivers
v0x1b45790_0 .net "carryout", 0 0, L_0x1b5e8e0;  1 drivers
v0x1b45860_0 .net "modB", 0 0, L_0x1b5c6b0;  1 drivers
v0x1b45900_0 .net "out", 0 0, L_0x1b5f140;  1 drivers
L_0x1b5e120 .part v0x1b55100_0, 2, 1;
LS_0x1b5f460_0_0 .concat8 [ 1 1 1 1], L_0x1b5f2f0, L_0x1b5f360, L_0x1b5ea40, L_0x7f583df40180;
LS_0x1b5f460_0_4 .concat8 [ 1 1 1 1], L_0x1b5ecb0, L_0x1b5ed20, L_0x1b5ee80, L_0x1b5efe0;
L_0x1b5f460 .concat8 [ 4 4 0 0], LS_0x1b5f460_0_0, LS_0x1b5f460_0_4;
S_0x1b422c0 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b5e1c0/d .functor XOR 1, L_0x1b5f780, L_0x1b5c6b0, C4<0>, C4<0>;
L_0x1b5e1c0 .delay 1 (30000,30000,30000) L_0x1b5e1c0/d;
L_0x1b5e2c0/d .functor XOR 1, L_0x1b5e1c0, L_0x1b5f950, C4<0>, C4<0>;
L_0x1b5e2c0 .delay 1 (30000,30000,30000) L_0x1b5e2c0/d;
L_0x1b5e510/d .functor AND 1, L_0x1b5e1c0, L_0x1b5f950, C4<1>, C4<1>;
L_0x1b5e510 .delay 1 (30000,30000,30000) L_0x1b5e510/d;
L_0x1b5e670/d .functor AND 1, L_0x1b5f780, L_0x1b5c6b0, C4<1>, C4<1>;
L_0x1b5e670 .delay 1 (30000,30000,30000) L_0x1b5e670/d;
L_0x1b5e8e0/d .functor OR 1, L_0x1b5e510, L_0x1b5e670, C4<0>, C4<0>;
L_0x1b5e8e0 .delay 1 (30000,30000,30000) L_0x1b5e8e0/d;
v0x1b42560_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b42640_0 .net "B", 0 0, L_0x1b5c6b0;  alias, 1 drivers
v0x1b42700_0 .net "carryin", 0 0, L_0x1b5f950;  alias, 1 drivers
v0x1b427d0_0 .net "carryout", 0 0, L_0x1b5e8e0;  alias, 1 drivers
v0x1b42890_0 .net "out1", 0 0, L_0x1b5e1c0;  1 drivers
v0x1b429a0_0 .net "out2", 0 0, L_0x1b5e510;  1 drivers
v0x1b42a60_0 .net "out3", 0 0, L_0x1b5e670;  1 drivers
v0x1b42b20_0 .net "sum", 0 0, L_0x1b5e2c0;  alias, 1 drivers
S_0x1b42c80 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5ecb0/d .functor AND 1, L_0x1b5f780, L_0x1b5f8b0, C4<1>, C4<1>;
L_0x1b5ecb0 .delay 1 (30000,30000,30000) L_0x1b5ecb0/d;
v0x1b42ec0_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b42f80_0 .net "B", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b43020_0 .net "out", 0 0, L_0x1b5ecb0;  1 drivers
S_0x1b43170 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b433c0_0 .net "I", 7 0, L_0x1b5f460;  alias, 1 drivers
v0x1b434a0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b43560_0 .net "out", 0 0, L_0x1b5f140;  alias, 1 drivers
L_0x1b5f140 .part/v L_0x1b5f460, v0x1b55100_0, 1;
S_0x1b436b0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5ed20/d .functor NAND 1, L_0x1b5f780, L_0x1b5f8b0, C4<1>, C4<1>;
L_0x1b5ed20 .delay 1 (20000,20000,20000) L_0x1b5ed20/d;
v0x1b438d0_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b439e0_0 .net "B", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b43aa0_0 .net "out", 0 0, L_0x1b5ed20;  1 drivers
S_0x1b43bb0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5ee80/d .functor NOR 1, L_0x1b5f780, L_0x1b5f8b0, C4<0>, C4<0>;
L_0x1b5ee80 .delay 1 (20000,20000,20000) L_0x1b5ee80/d;
v0x1b43e20_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b43ee0_0 .net "B", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b43ff0_0 .net "out", 0 0, L_0x1b5ee80;  1 drivers
S_0x1b440f0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5efe0/d .functor OR 1, L_0x1b5f780, L_0x1b5f8b0, C4<0>, C4<0>;
L_0x1b5efe0 .delay 1 (30000,30000,30000) L_0x1b5efe0/d;
v0x1b44310_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b44460_0 .net "B", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b44520_0 .net "out", 0 0, L_0x1b5efe0;  1 drivers
S_0x1b44620 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5c6b0/d .functor XOR 1, L_0x1b5f8b0, L_0x1b5e120, C4<0>, C4<0>;
L_0x1b5c6b0 .delay 1 (10000,10000,10000) L_0x1b5c6b0/d;
v0x1b447f0_0 .net "A", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b44940_0 .net "B", 0 0, L_0x1b5e120;  1 drivers
v0x1b44a00_0 .net "out", 0 0, L_0x1b5c6b0;  alias, 1 drivers
S_0x1b44b40 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b42050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5ea40/d .functor XOR 1, L_0x1b5f780, L_0x1b5f8b0, C4<0>, C4<0>;
L_0x1b5ea40 .delay 1 (10000,10000,10000) L_0x1b5ea40/d;
v0x1b44d10_0 .net "A", 0 0, L_0x1b5f780;  alias, 1 drivers
v0x1b44dd0_0 .net "B", 0 0, L_0x1b5f8b0;  alias, 1 drivers
v0x1b44e90_0 .net "out", 0 0, L_0x1b5ea40;  1 drivers
S_0x1b45a20 .scope module, "alu6" "ALU_1bit" 4 110, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b60ca0 .functor BUFZ 1, L_0x1b5fd80, C4<0>, C4<0>, C4<0>;
L_0x1b60d10 .functor BUFZ 1, L_0x1b5fd80, C4<0>, C4<0>, C4<0>;
v0x1b48990_0 .net "A", 0 0, L_0x1b61130;  1 drivers
v0x1b48a30_0 .net "B", 0 0, L_0x1b612e0;  1 drivers
v0x1b48af0_0 .net "I", 7 0, L_0x1b60e10;  1 drivers
v0x1b48bf0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b48c90_0 .net *"_s15", 0 0, L_0x1b60ca0;  1 drivers
v0x1b48da0_0 .net *"_s19", 0 0, L_0x1b60d10;  1 drivers
L_0x7f583df401c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b48e80_0 .net/2s *"_s23", 0 0, L_0x7f583df401c8;  1 drivers
v0x1b48f60_0 .net "addORsub", 0 0, L_0x1b5fd80;  1 drivers
v0x1b49000_0 .net "carryin", 0 0, L_0x1b5fa80;  1 drivers
v0x1b49160_0 .net "carryout", 0 0, L_0x1b5dee0;  1 drivers
v0x1b49230_0 .net "modB", 0 0, L_0x1b5f820;  1 drivers
v0x1b492d0_0 .net "out", 0 0, L_0x1b60af0;  1 drivers
L_0x1b5fb20 .part v0x1b55100_0, 2, 1;
LS_0x1b60e10_0_0 .concat8 [ 1 1 1 1], L_0x1b60ca0, L_0x1b60d10, L_0x1b603f0, L_0x7f583df401c8;
LS_0x1b60e10_0_4 .concat8 [ 1 1 1 1], L_0x1b60660, L_0x1b606d0, L_0x1b60830, L_0x1b60990;
L_0x1b60e10 .concat8 [ 4 4 0 0], LS_0x1b60e10_0_0, LS_0x1b60e10_0_4;
S_0x1b45c90 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b5fc80/d .functor XOR 1, L_0x1b61130, L_0x1b5f820, C4<0>, C4<0>;
L_0x1b5fc80 .delay 1 (30000,30000,30000) L_0x1b5fc80/d;
L_0x1b5fd80/d .functor XOR 1, L_0x1b5fc80, L_0x1b5fa80, C4<0>, C4<0>;
L_0x1b5fd80 .delay 1 (30000,30000,30000) L_0x1b5fd80/d;
L_0x1b5ff80/d .functor AND 1, L_0x1b5fc80, L_0x1b5fa80, C4<1>, C4<1>;
L_0x1b5ff80 .delay 1 (30000,30000,30000) L_0x1b5ff80/d;
L_0x1b600e0/d .functor AND 1, L_0x1b61130, L_0x1b5f820, C4<1>, C4<1>;
L_0x1b600e0 .delay 1 (30000,30000,30000) L_0x1b600e0/d;
L_0x1b5dee0/d .functor OR 1, L_0x1b5ff80, L_0x1b600e0, C4<0>, C4<0>;
L_0x1b5dee0 .delay 1 (30000,30000,30000) L_0x1b5dee0/d;
v0x1b45f30_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b46010_0 .net "B", 0 0, L_0x1b5f820;  alias, 1 drivers
v0x1b460d0_0 .net "carryin", 0 0, L_0x1b5fa80;  alias, 1 drivers
v0x1b461a0_0 .net "carryout", 0 0, L_0x1b5dee0;  alias, 1 drivers
v0x1b46260_0 .net "out1", 0 0, L_0x1b5fc80;  1 drivers
v0x1b46370_0 .net "out2", 0 0, L_0x1b5ff80;  1 drivers
v0x1b46430_0 .net "out3", 0 0, L_0x1b600e0;  1 drivers
v0x1b464f0_0 .net "sum", 0 0, L_0x1b5fd80;  alias, 1 drivers
S_0x1b46650 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b60660/d .functor AND 1, L_0x1b61130, L_0x1b612e0, C4<1>, C4<1>;
L_0x1b60660 .delay 1 (30000,30000,30000) L_0x1b60660/d;
v0x1b46890_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b46950_0 .net "B", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b469f0_0 .net "out", 0 0, L_0x1b60660;  1 drivers
S_0x1b46b40 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b46d90_0 .net "I", 7 0, L_0x1b60e10;  alias, 1 drivers
v0x1b46e70_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b46f30_0 .net "out", 0 0, L_0x1b60af0;  alias, 1 drivers
L_0x1b60af0 .part/v L_0x1b60e10, v0x1b55100_0, 1;
S_0x1b47080 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b606d0/d .functor NAND 1, L_0x1b61130, L_0x1b612e0, C4<1>, C4<1>;
L_0x1b606d0 .delay 1 (20000,20000,20000) L_0x1b606d0/d;
v0x1b472a0_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b473b0_0 .net "B", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b47470_0 .net "out", 0 0, L_0x1b606d0;  1 drivers
S_0x1b47580 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b60830/d .functor NOR 1, L_0x1b61130, L_0x1b612e0, C4<0>, C4<0>;
L_0x1b60830 .delay 1 (20000,20000,20000) L_0x1b60830/d;
v0x1b477f0_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b478b0_0 .net "B", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b479c0_0 .net "out", 0 0, L_0x1b60830;  1 drivers
S_0x1b47ac0 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b60990/d .functor OR 1, L_0x1b61130, L_0x1b612e0, C4<0>, C4<0>;
L_0x1b60990 .delay 1 (30000,30000,30000) L_0x1b60990/d;
v0x1b47ce0_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b47e30_0 .net "B", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b47ef0_0 .net "out", 0 0, L_0x1b60990;  1 drivers
S_0x1b47ff0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5f820/d .functor XOR 1, L_0x1b612e0, L_0x1b5fb20, C4<0>, C4<0>;
L_0x1b5f820 .delay 1 (10000,10000,10000) L_0x1b5f820/d;
v0x1b481c0_0 .net "A", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b48310_0 .net "B", 0 0, L_0x1b5fb20;  1 drivers
v0x1b483d0_0 .net "out", 0 0, L_0x1b5f820;  alias, 1 drivers
S_0x1b48510 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b45a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b603f0/d .functor XOR 1, L_0x1b61130, L_0x1b612e0, C4<0>, C4<0>;
L_0x1b603f0 .delay 1 (10000,10000,10000) L_0x1b603f0/d;
v0x1b486e0_0 .net "A", 0 0, L_0x1b61130;  alias, 1 drivers
v0x1b487a0_0 .net "B", 0 0, L_0x1b612e0;  alias, 1 drivers
v0x1b48860_0 .net "out", 0 0, L_0x1b603f0;  1 drivers
S_0x1b493f0 .scope module, "alu7" "ALU_1bit" 4 111, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b62730 .functor BUFZ 1, L_0x1b617a0, C4<0>, C4<0>, C4<0>;
L_0x1b627a0 .functor BUFZ 1, L_0x1b617a0, C4<0>, C4<0>, C4<0>;
v0x1b4c360_0 .net "A", 0 0, L_0x1b62bc0;  1 drivers
v0x1b4c400_0 .net "B", 0 0, L_0x1b61490;  1 drivers
v0x1b4c4c0_0 .net "I", 7 0, L_0x1b628a0;  1 drivers
v0x1b4c5c0_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b4c660_0 .net *"_s15", 0 0, L_0x1b62730;  1 drivers
v0x1b4c770_0 .net *"_s19", 0 0, L_0x1b627a0;  1 drivers
L_0x7f583df40210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b4c850_0 .net/2s *"_s23", 0 0, L_0x7f583df40210;  1 drivers
v0x1b4c930_0 .net "addORsub", 0 0, L_0x1b617a0;  1 drivers
v0x1b4c9d0_0 .net "carryin", 0 0, L_0x1b62d20;  1 drivers
v0x1b4cb30_0 .net "carryout", 0 0, L_0x1b61d70;  1 drivers
v0x1b4cc00_0 .net "modB", 0 0, L_0x1b5aae0;  1 drivers
v0x1b4cca0_0 .net "out", 0 0, L_0x1b62580;  1 drivers
L_0x1b61540 .part v0x1b55100_0, 2, 1;
LS_0x1b628a0_0_0 .concat8 [ 1 1 1 1], L_0x1b62730, L_0x1b627a0, L_0x1b61e80, L_0x7f583df40210;
LS_0x1b628a0_0_4 .concat8 [ 1 1 1 1], L_0x1b620f0, L_0x1b62160, L_0x1b622c0, L_0x1b62420;
L_0x1b628a0 .concat8 [ 4 4 0 0], LS_0x1b628a0_0_0, LS_0x1b628a0_0_4;
S_0x1b49660 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b616a0/d .functor XOR 1, L_0x1b62bc0, L_0x1b5aae0, C4<0>, C4<0>;
L_0x1b616a0 .delay 1 (30000,30000,30000) L_0x1b616a0/d;
L_0x1b617a0/d .functor XOR 1, L_0x1b616a0, L_0x1b62d20, C4<0>, C4<0>;
L_0x1b617a0 .delay 1 (30000,30000,30000) L_0x1b617a0/d;
L_0x1b619a0/d .functor AND 1, L_0x1b616a0, L_0x1b62d20, C4<1>, C4<1>;
L_0x1b619a0 .delay 1 (30000,30000,30000) L_0x1b619a0/d;
L_0x1b61b00/d .functor AND 1, L_0x1b62bc0, L_0x1b5aae0, C4<1>, C4<1>;
L_0x1b61b00 .delay 1 (30000,30000,30000) L_0x1b61b00/d;
L_0x1b61d70/d .functor OR 1, L_0x1b619a0, L_0x1b61b00, C4<0>, C4<0>;
L_0x1b61d70 .delay 1 (30000,30000,30000) L_0x1b61d70/d;
v0x1b49900_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b499e0_0 .net "B", 0 0, L_0x1b5aae0;  alias, 1 drivers
v0x1b49aa0_0 .net "carryin", 0 0, L_0x1b62d20;  alias, 1 drivers
v0x1b49b70_0 .net "carryout", 0 0, L_0x1b61d70;  alias, 1 drivers
v0x1b49c30_0 .net "out1", 0 0, L_0x1b616a0;  1 drivers
v0x1b49d40_0 .net "out2", 0 0, L_0x1b619a0;  1 drivers
v0x1b49e00_0 .net "out3", 0 0, L_0x1b61b00;  1 drivers
v0x1b49ec0_0 .net "sum", 0 0, L_0x1b617a0;  alias, 1 drivers
S_0x1b4a020 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b620f0/d .functor AND 1, L_0x1b62bc0, L_0x1b61490, C4<1>, C4<1>;
L_0x1b620f0 .delay 1 (30000,30000,30000) L_0x1b620f0/d;
v0x1b4a260_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b4a320_0 .net "B", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4a3c0_0 .net "out", 0 0, L_0x1b620f0;  1 drivers
S_0x1b4a510 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b4a760_0 .net "I", 7 0, L_0x1b628a0;  alias, 1 drivers
v0x1b4a840_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b4a900_0 .net "out", 0 0, L_0x1b62580;  alias, 1 drivers
L_0x1b62580 .part/v L_0x1b628a0, v0x1b55100_0, 1;
S_0x1b4aa50 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b62160/d .functor NAND 1, L_0x1b62bc0, L_0x1b61490, C4<1>, C4<1>;
L_0x1b62160 .delay 1 (20000,20000,20000) L_0x1b62160/d;
v0x1b4ac70_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b4ad80_0 .net "B", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4ae40_0 .net "out", 0 0, L_0x1b62160;  1 drivers
S_0x1b4af50 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b622c0/d .functor NOR 1, L_0x1b62bc0, L_0x1b61490, C4<0>, C4<0>;
L_0x1b622c0 .delay 1 (20000,20000,20000) L_0x1b622c0/d;
v0x1b4b1c0_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b4b280_0 .net "B", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4b390_0 .net "out", 0 0, L_0x1b622c0;  1 drivers
S_0x1b4b490 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b62420/d .functor OR 1, L_0x1b62bc0, L_0x1b61490, C4<0>, C4<0>;
L_0x1b62420 .delay 1 (30000,30000,30000) L_0x1b62420/d;
v0x1b4b6b0_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b4b800_0 .net "B", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4b8c0_0 .net "out", 0 0, L_0x1b62420;  1 drivers
S_0x1b4b9c0 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5aae0/d .functor XOR 1, L_0x1b61490, L_0x1b61540, C4<0>, C4<0>;
L_0x1b5aae0 .delay 1 (10000,10000,10000) L_0x1b5aae0/d;
v0x1b4bb90_0 .net "A", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4bce0_0 .net "B", 0 0, L_0x1b61540;  1 drivers
v0x1b4bda0_0 .net "out", 0 0, L_0x1b5aae0;  alias, 1 drivers
S_0x1b4bee0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b493f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b61e80/d .functor XOR 1, L_0x1b62bc0, L_0x1b61490, C4<0>, C4<0>;
L_0x1b61e80 .delay 1 (10000,10000,10000) L_0x1b61e80/d;
v0x1b4c0b0_0 .net "A", 0 0, L_0x1b62bc0;  alias, 1 drivers
v0x1b4c170_0 .net "B", 0 0, L_0x1b61490;  alias, 1 drivers
v0x1b4c230_0 .net "out", 0 0, L_0x1b61e80;  1 drivers
S_0x1b4cdc0 .scope module, "alu8" "ALU_1bit" 4 112, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b640f0 .functor BUFZ 1, L_0x1b630c0, C4<0>, C4<0>, C4<0>;
L_0x1b64160 .functor BUFZ 1, L_0x1b630c0, C4<0>, C4<0>, C4<0>;
v0x1b4fd30_0 .net "A", 0 0, L_0x1b64610;  1 drivers
v0x1b4fdd0_0 .net "B", 0 0, L_0x1b646b0;  1 drivers
v0x1b4fe90_0 .net "I", 7 0, L_0x1b64260;  1 drivers
v0x1b4ff90_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b50030_0 .net *"_s15", 0 0, L_0x1b640f0;  1 drivers
v0x1b50140_0 .net *"_s19", 0 0, L_0x1b64160;  1 drivers
L_0x7f583df40258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b50220_0 .net/2s *"_s23", 0 0, L_0x7f583df40258;  1 drivers
v0x1b50300_0 .net "addORsub", 0 0, L_0x1b630c0;  1 drivers
v0x1b503a0_0 .net "carryin", 0 0, L_0x1b62e50;  1 drivers
v0x1b50500_0 .net "carryout", 0 0, L_0x1b636e0;  1 drivers
v0x1b505d0_0 .net "modB", 0 0, L_0x1b62c60;  1 drivers
v0x1b50670_0 .net "out", 0 0, L_0x1b63f40;  1 drivers
L_0x1b62f20 .part v0x1b55100_0, 2, 1;
LS_0x1b64260_0_0 .concat8 [ 1 1 1 1], L_0x1b640f0, L_0x1b64160, L_0x1b63840, L_0x7f583df40258;
LS_0x1b64260_0_4 .concat8 [ 1 1 1 1], L_0x1b63ab0, L_0x1b63b20, L_0x1b63c80, L_0x1b63de0;
L_0x1b64260 .concat8 [ 4 4 0 0], LS_0x1b64260_0_0, LS_0x1b64260_0_4;
S_0x1b4d030 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b62fc0/d .functor XOR 1, L_0x1b64610, L_0x1b62c60, C4<0>, C4<0>;
L_0x1b62fc0 .delay 1 (30000,30000,30000) L_0x1b62fc0/d;
L_0x1b630c0/d .functor XOR 1, L_0x1b62fc0, L_0x1b62e50, C4<0>, C4<0>;
L_0x1b630c0 .delay 1 (30000,30000,30000) L_0x1b630c0/d;
L_0x1b63310/d .functor AND 1, L_0x1b62fc0, L_0x1b62e50, C4<1>, C4<1>;
L_0x1b63310 .delay 1 (30000,30000,30000) L_0x1b63310/d;
L_0x1b63470/d .functor AND 1, L_0x1b64610, L_0x1b62c60, C4<1>, C4<1>;
L_0x1b63470 .delay 1 (30000,30000,30000) L_0x1b63470/d;
L_0x1b636e0/d .functor OR 1, L_0x1b63310, L_0x1b63470, C4<0>, C4<0>;
L_0x1b636e0 .delay 1 (30000,30000,30000) L_0x1b636e0/d;
v0x1b4d2d0_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4d3b0_0 .net "B", 0 0, L_0x1b62c60;  alias, 1 drivers
v0x1b4d470_0 .net "carryin", 0 0, L_0x1b62e50;  alias, 1 drivers
v0x1b4d540_0 .net "carryout", 0 0, L_0x1b636e0;  alias, 1 drivers
v0x1b4d600_0 .net "out1", 0 0, L_0x1b62fc0;  1 drivers
v0x1b4d710_0 .net "out2", 0 0, L_0x1b63310;  1 drivers
v0x1b4d7d0_0 .net "out3", 0 0, L_0x1b63470;  1 drivers
v0x1b4d890_0 .net "sum", 0 0, L_0x1b630c0;  alias, 1 drivers
S_0x1b4d9f0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b63ab0/d .functor AND 1, L_0x1b64610, L_0x1b646b0, C4<1>, C4<1>;
L_0x1b63ab0 .delay 1 (30000,30000,30000) L_0x1b63ab0/d;
v0x1b4dc30_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4dcf0_0 .net "B", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4dd90_0 .net "out", 0 0, L_0x1b63ab0;  1 drivers
S_0x1b4dee0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b4e130_0 .net "I", 7 0, L_0x1b64260;  alias, 1 drivers
v0x1b4e210_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b4e2d0_0 .net "out", 0 0, L_0x1b63f40;  alias, 1 drivers
L_0x1b63f40 .part/v L_0x1b64260, v0x1b55100_0, 1;
S_0x1b4e420 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b63b20/d .functor NAND 1, L_0x1b64610, L_0x1b646b0, C4<1>, C4<1>;
L_0x1b63b20 .delay 1 (20000,20000,20000) L_0x1b63b20/d;
v0x1b4e640_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4e750_0 .net "B", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4e810_0 .net "out", 0 0, L_0x1b63b20;  1 drivers
S_0x1b4e920 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b63c80/d .functor NOR 1, L_0x1b64610, L_0x1b646b0, C4<0>, C4<0>;
L_0x1b63c80 .delay 1 (20000,20000,20000) L_0x1b63c80/d;
v0x1b4eb90_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4ec50_0 .net "B", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4ed60_0 .net "out", 0 0, L_0x1b63c80;  1 drivers
S_0x1b4ee60 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b63de0/d .functor OR 1, L_0x1b64610, L_0x1b646b0, C4<0>, C4<0>;
L_0x1b63de0 .delay 1 (30000,30000,30000) L_0x1b63de0/d;
v0x1b4f080_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4f1d0_0 .net "B", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4f290_0 .net "out", 0 0, L_0x1b63de0;  1 drivers
S_0x1b4f390 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b62c60/d .functor XOR 1, L_0x1b646b0, L_0x1b62f20, C4<0>, C4<0>;
L_0x1b62c60 .delay 1 (10000,10000,10000) L_0x1b62c60/d;
v0x1b4f560_0 .net "A", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4f6b0_0 .net "B", 0 0, L_0x1b62f20;  1 drivers
v0x1b4f770_0 .net "out", 0 0, L_0x1b62c60;  alias, 1 drivers
S_0x1b4f8b0 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b4cdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b63840/d .functor XOR 1, L_0x1b64610, L_0x1b646b0, C4<0>, C4<0>;
L_0x1b63840 .delay 1 (10000,10000,10000) L_0x1b63840/d;
v0x1b4fa80_0 .net "A", 0 0, L_0x1b64610;  alias, 1 drivers
v0x1b4fb40_0 .net "B", 0 0, L_0x1b646b0;  alias, 1 drivers
v0x1b4fc00_0 .net "out", 0 0, L_0x1b63840;  1 drivers
S_0x1b50790 .scope module, "alu9" "ALU_1bit" 4 113, 4 59 0, S_0x1a5b410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "S"
L_0x1b65ba0 .functor BUFZ 1, L_0x1b64b70, C4<0>, C4<0>, C4<0>;
L_0x1b65c10 .functor BUFZ 1, L_0x1b64b70, C4<0>, C4<0>, C4<0>;
v0x1b53700_0 .net "A", 0 0, L_0x1b66030;  1 drivers
v0x1b537a0_0 .net "B", 0 0, L_0x1b64750;  1 drivers
v0x1b53860_0 .net "I", 7 0, L_0x1b65d10;  1 drivers
v0x1b53960_0 .net "S", 0 2, v0x1b55100_0;  alias, 1 drivers
v0x1b53a00_0 .net *"_s15", 0 0, L_0x1b65ba0;  1 drivers
v0x1b53b10_0 .net *"_s19", 0 0, L_0x1b65c10;  1 drivers
L_0x7f583df402a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b53bf0_0 .net/2s *"_s23", 0 0, L_0x7f583df402a0;  1 drivers
v0x1b53cd0_0 .net "addORsub", 0 0, L_0x1b64b70;  1 drivers
v0x1b53d70_0 .net "carryin", 0 0, L_0x1b661c0;  1 drivers
v0x1b53ed0_0 .net "carryout", 0 0, L_0x1b65190;  1 drivers
v0x1b53fa0_0 .net "modB", 0 0, L_0x1b5e090;  1 drivers
v0x1b54040_0 .net "out", 0 0, L_0x1b659f0;  1 drivers
L_0x1b649d0 .part v0x1b55100_0, 2, 1;
LS_0x1b65d10_0_0 .concat8 [ 1 1 1 1], L_0x1b65ba0, L_0x1b65c10, L_0x1b652f0, L_0x7f583df402a0;
LS_0x1b65d10_0_4 .concat8 [ 1 1 1 1], L_0x1b65560, L_0x1b655d0, L_0x1b65730, L_0x1b65890;
L_0x1b65d10 .concat8 [ 4 4 0 0], LS_0x1b65d10_0_0, LS_0x1b65d10_0_4;
S_0x1b50a00 .scope module, "addsub" "add_sub" 4 75, 2 5 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
L_0x1b64a70/d .functor XOR 1, L_0x1b66030, L_0x1b5e090, C4<0>, C4<0>;
L_0x1b64a70 .delay 1 (30000,30000,30000) L_0x1b64a70/d;
L_0x1b64b70/d .functor XOR 1, L_0x1b64a70, L_0x1b661c0, C4<0>, C4<0>;
L_0x1b64b70 .delay 1 (30000,30000,30000) L_0x1b64b70/d;
L_0x1b64dc0/d .functor AND 1, L_0x1b64a70, L_0x1b661c0, C4<1>, C4<1>;
L_0x1b64dc0 .delay 1 (30000,30000,30000) L_0x1b64dc0/d;
L_0x1b64f20/d .functor AND 1, L_0x1b66030, L_0x1b5e090, C4<1>, C4<1>;
L_0x1b64f20 .delay 1 (30000,30000,30000) L_0x1b64f20/d;
L_0x1b65190/d .functor OR 1, L_0x1b64dc0, L_0x1b64f20, C4<0>, C4<0>;
L_0x1b65190 .delay 1 (30000,30000,30000) L_0x1b65190/d;
v0x1b50ca0_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b50d80_0 .net "B", 0 0, L_0x1b5e090;  alias, 1 drivers
v0x1b50e40_0 .net "carryin", 0 0, L_0x1b661c0;  alias, 1 drivers
v0x1b50f10_0 .net "carryout", 0 0, L_0x1b65190;  alias, 1 drivers
v0x1b50fd0_0 .net "out1", 0 0, L_0x1b64a70;  1 drivers
v0x1b510e0_0 .net "out2", 0 0, L_0x1b64dc0;  1 drivers
v0x1b511a0_0 .net "out3", 0 0, L_0x1b64f20;  1 drivers
v0x1b51260_0 .net "sum", 0 0, L_0x1b64b70;  alias, 1 drivers
S_0x1b513c0 .scope module, "andgate" "ALUand" 4 77, 5 8 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b65560/d .functor AND 1, L_0x1b66030, L_0x1b64750, C4<1>, C4<1>;
L_0x1b65560 .delay 1 (30000,30000,30000) L_0x1b65560/d;
v0x1b51600_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b516c0_0 .net "B", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b51760_0 .net "out", 0 0, L_0x1b65560;  1 drivers
S_0x1b518b0 .scope module, "mux" "multiplexer" 4 82, 6 2 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "I"
    .port_info 2 /INPUT 3 "S"
v0x1b51b00_0 .net "I", 7 0, L_0x1b65d10;  alias, 1 drivers
v0x1b51be0_0 .net "S", 2 0, v0x1b55100_0;  alias, 1 drivers
v0x1b51ca0_0 .net "out", 0 0, L_0x1b659f0;  alias, 1 drivers
L_0x1b659f0 .part/v L_0x1b65d10, v0x1b55100_0, 1;
S_0x1b51df0 .scope module, "nandgate" "ALUnand" 4 78, 5 26 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b655d0/d .functor NAND 1, L_0x1b66030, L_0x1b64750, C4<1>, C4<1>;
L_0x1b655d0 .delay 1 (20000,20000,20000) L_0x1b655d0/d;
v0x1b52010_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b52120_0 .net "B", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b521e0_0 .net "out", 0 0, L_0x1b655d0;  1 drivers
S_0x1b522f0 .scope module, "norgate" "ALUnor" 4 79, 5 35 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b65730/d .functor NOR 1, L_0x1b66030, L_0x1b64750, C4<0>, C4<0>;
L_0x1b65730 .delay 1 (20000,20000,20000) L_0x1b65730/d;
v0x1b52560_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b52620_0 .net "B", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b52730_0 .net "out", 0 0, L_0x1b65730;  1 drivers
S_0x1b52830 .scope module, "orgate" "ALUor" 4 80, 5 17 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b65890/d .functor OR 1, L_0x1b66030, L_0x1b64750, C4<0>, C4<0>;
L_0x1b65890 .delay 1 (30000,30000,30000) L_0x1b65890/d;
v0x1b52a50_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b52ba0_0 .net "B", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b52c60_0 .net "out", 0 0, L_0x1b65890;  1 drivers
S_0x1b52d60 .scope module, "xorgate" "ALUxor" 4 73, 5 44 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b5e090/d .functor XOR 1, L_0x1b64750, L_0x1b649d0, C4<0>, C4<0>;
L_0x1b5e090 .delay 1 (10000,10000,10000) L_0x1b5e090/d;
v0x1b52f30_0 .net "A", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b53080_0 .net "B", 0 0, L_0x1b649d0;  1 drivers
v0x1b53140_0 .net "out", 0 0, L_0x1b5e090;  alias, 1 drivers
S_0x1b53280 .scope module, "xorgate1" "ALUxor" 4 76, 5 44 0, S_0x1b50790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1b652f0/d .functor XOR 1, L_0x1b66030, L_0x1b64750, C4<0>, C4<0>;
L_0x1b652f0 .delay 1 (10000,10000,10000) L_0x1b652f0/d;
v0x1b53450_0 .net "A", 0 0, L_0x1b66030;  alias, 1 drivers
v0x1b53510_0 .net "B", 0 0, L_0x1b64750;  alias, 1 drivers
v0x1b535d0_0 .net "out", 0 0, L_0x1b652f0;  1 drivers
    .scope S_0x1ae2be0;
T_0 ;
    %vpi_call 3 17 "$dumpvars" {0 0 0};
    %vpi_call 3 18 "$display", "R32-----------------------------0" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1b55100_0, 0, 3;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1b54e50_0, 0, 32;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x1b54f30_0, 0, 32;
    %delay 100000000, 0;
    %vpi_call 3 20 "$display", " %b", v0x1b552d0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./add_sub.v";
    "alu.t.v";
    "./alu.v";
    "./gates.v";
    "./multiplexer.v";
