// Seed: 2372720633
module module_0 (
    input supply1 sample,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output tri0 id_13,
    output tri id_14,
    input tri1 id_15,
    input tri0 module_0,
    input uwire id_17,
    input tri0 id_18,
    output wor id_19,
    input supply0 id_20,
    output wire id_21,
    input wor id_22,
    input supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    output supply1 id_26
);
  assign id_19 = 1 & -1 & -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    input tri id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 _id_3,
    input wire id_4,
    output wand id_5,
    input uwire id_6,
    output uwire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    input uwire id_12
);
  assign id_8 = id_2 ? 1 == id_9 : 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_6,
      id_6,
      id_5,
      id_4,
      id_9,
      id_6,
      id_8,
      id_0,
      id_1,
      id_2,
      id_7,
      id_11,
      id_0,
      id_6,
      id_0,
      id_12,
      id_11,
      id_12,
      id_7,
      id_12,
      id_10,
      id_12,
      id_10,
      id_11
  );
  assign modCall_1.id_2 = 0;
  supply0 [1 : 1  -  id_3] id_14 = (id_4) != -1;
  wire id_15 = id_15;
  logic id_16;
  ;
endmodule
