-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Mon Sep 06 21:30:17 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v2
  Current state: extract
  Project: Catapult_3
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
      $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      50  184518     184522            0  0        ? 
    Design Total:                             50  184518     184522            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                       
    ccs_in(2,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(3,32)                                                   0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(10,0,10,0,10)                                         10.000     0.000     10.000            9.000 1.125          3           3 
    mgc_add(10,0,2,1,11)                                          10.000     0.000     10.000            9.000 1.125          1           1 
    mgc_add(11,0,10,0,11)                                         11.000     0.000     11.000           10.000 1.140          1           1 
    mgc_add(11,0,11,0,11)                                         11.000     0.000     11.000           10.000 1.140          1           1 
    mgc_add(32,0,32,0,32)                                         32.000     0.000     32.000           31.000 1.455          6           5 
    mgc_add(32,0,32,1,34)                                         32.000     0.000     32.000           31.000 1.455          1           1 
    mgc_add(33,0,32,0,33)                                         33.000     0.000     33.000           32.000 1.470          1           1 
    mgc_add(4,0,1,1,4)                                             4.000     0.000      4.000            3.000 1.035          1           0 
    mgc_add(4,0,4,0,4)                                             4.000     0.000      4.000            3.000 1.035          1           1 
    mgc_add(5,0,2,1,5)                                             5.000     0.000      5.000            4.000 1.050          1           1 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          36 
    mgc_and(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           6 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0           2 
    mgc_mul(10,0,10,0,10)                                        607.000     1.000      0.000            0.000 4.506          1           1 
    mgc_mul_pipe(32,0,32,0,64,1,1,0,1,2,2)                      2600.000     4.000      0.000            0.000 1.785          1           1 
    mgc_mux(10,1,2)                                               10.000     0.000     10.000            0.000 0.090          0           4 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090          3           6 
    mgc_mux(4,1,2)                                                 4.000     0.000      4.000            0.000 0.090          0           2 
    mgc_mux1hot(1,3)                                               1.446     0.000      1.446            0.000 0.560          0           1 
    mgc_mux1hot(31,3)                                             44.836     0.000     44.836            0.000 0.560          0           1 
    mgc_mux1hot(32,3)                                             46.282     0.000     46.282            0.000 0.560          0           2 
    mgc_mux1hot(32,4)                                             58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_nand(1,2)                                                  1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          10 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0          28 
    mgc_not(10)                                                    0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                    0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_not(4)                                                     0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0           9 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           6 
    mgc_or(1,7)                                                    2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_or(1,8)                                                    2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           6 
    mgc_reg_pos(10,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           9 
    mgc_reg_pos(11,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(31,0,0,1,1,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           9 
    mgc_reg_pos(4,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_shift_l(1,0,4,10)                                          8.738     0.000      8.738            0.000 0.560          1           0 
    mgc_shift_l(1,0,4,11)                                          9.595     0.000      9.595            0.000 0.560          1           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                            
    TOTAL AREA (After Assignment):                              7021.014     5.000    934.000          281.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   6533.3          7077.3          7025.0        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           6533.3 (100%)   7073.3 (100%)   7021.0 (100%) 
      MUX:                96.0   (1%)    477.0   (7%)    437.4   (6%) 
      FUNC:             3557.3  (54%)   3557.3  (50%)   3512.6  (50%) 
      LOGIC:               0.0           159.0   (2%)    191.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2880.0  (44%)   2880.0  (41%)   2880.0  (41%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             4.0   (0%)      4.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             4.0 (100%)      4.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f.sva                    32         Y           Y      COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help.sva                 32         Y           Y      COMP_LOOP:twiddle_help.sva                            
    modulo_add:base.sva                        32         Y           Y      modulo_add:base.sva                                   
                                                                             mult:z:slc(mult:z:mul:cmp.z)(31-0).itm                
                                                                             factor2.sva                                           
    mult:res.sva                               32         Y                  mult:res.sva                                          
    p.sva                                      32         Y           Y      p.sva                                                 
    twiddle:rsci.s_din.bfwt                    32         Y           Y      twiddle:rsci.s_din.bfwt                               
    twiddle_h:rsci.s_din.bfwt                  32         Y           Y      twiddle_h:rsci.s_din.bfwt                             
    vec:rsci.s_din.bfwt                        32         Y           Y      vec:rsci.s_din.bfwt                                   
    vec:rsci.s_dout.core                       32         Y                  vec:rsci.s_dout.core                                  
    modulo_sub:base.sva(30:0)                  31         Y           Y      modulo_sub:base.sva                                   
                                                                             modulo_sub:return.lpi#4.dfm                           
    STAGE_LOOP:lshift.psp.sva                  11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0).sva#1                     11         Y           Y      VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP:k(10:0).sva(9:0)                 10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    COMP_LOOP:twiddle_f:mul:cmp.a              10         Y                  COMP_LOOP:twiddle_f:mul:cmp.a                         
    COMP_LOOP:twiddle_f:mul:cmp.b              10         Y                  COMP_LOOP:twiddle_f:mul:cmp.b                         
    COMP_LOOP:twiddle_f:mul:cmp.z.oreg         10         Y                  COMP_LOOP:twiddle_f:mul:cmp.z.oreg                    
    VEC_LOOP:acc#1.cse.sva                     10         Y           Y      VEC_LOOP:acc#1.cse.sva                                
                                                                             VEC_LOOP:j(10:0).sva(9:0)                             
    VEC_LOOP:acc#10.cse.sva                    10         Y           Y      VEC_LOOP:acc#10.cse.sva                               
    reg(twiddle:rsci.s_raddr.core).cse         10         Y                  reg(twiddle:rsci.s_raddr.core).cse                    
    vec:rsci.s_raddr.core                      10         Y                  vec:rsci.s_raddr.core                                 
    vec:rsci.s_waddr.core                      10         Y                  vec:rsci.s_waddr.core                                 
    STAGE_LOOP:i(3:0).sva                       4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    core.wten                                   1                            core.wten                                             
    modulo_sub:base.sva(31)                     1         Y           Y      modulo_sub:base.sva                                   
                                                                             modulo_sub:return.lpi#4.dfm                           
    reg(ensig.cgo).cse                          1         Y                  reg(ensig.cgo).cse                                    
    reg(twiddle:rsci.oswt).cse                  1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse           1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                    1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                      1         Y                  reg(vec:rsci.oswt).cse                                
    twiddle:rsci.bcwt                           1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                         1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                               1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                             1                            vec:rsci.bcwt#1                                       
                                                                                                                                   
    Total:                                    446            441         312 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.70) 
    
  Timing Report
    Critical Path
      Max Delay:  4.89588
      Slack:      0.10411999999999999
      
      Path                                                                          Startpoint                                             Endpoint                                                            Delay  Slack  
      ----------------------------------------------------------------------------- ------------------------------------------------------ ------------------------------------------------------------------- ------ ------
      1                                                                             inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.a) inPlaceNTT_DIF:core:wait_dp/reg(COMP_LOOP:twiddle_f:mul:cmp.z.oreg) 4.8959 0.1041 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.a)                      mgc_reg_pos_10_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f:mul:cmp.a                                                                                                                                                      0.0000 0.3900 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp.a                                                                                                                                                           0.0000 0.3900 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp                                  mgc_mul_10_0_10_0_10                                                                                                       4.5059 4.8959 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                                           0.0000 4.8959 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                                      0.0000 4.8959 
        inPlaceNTT_DIF:core:wait_dp/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                              0.0000 4.8959 
        inPlaceNTT_DIF:core:wait_dp/reg(COMP_LOOP:twiddle_f:mul:cmp.z.oreg)         mgc_reg_pos_10_0_0_0_0_1_1                                                                                                 0.0000 4.8959 
                                                                                                                                                                                                                             
      2                                                                             inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.b) inPlaceNTT_DIF:core:wait_dp/reg(COMP_LOOP:twiddle_f:mul:cmp.z.oreg) 4.8959 0.1041 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.b)                      mgc_reg_pos_10_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f:mul:cmp.b                                                                                                                                                      0.0000 0.3900 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp.b                                                                                                                                                           0.0000 0.3900 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp                                  mgc_mul_10_0_10_0_10                                                                                                       4.5059 4.8959 
        inPlaceNTT_DIF/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                                           0.0000 4.8959 
        inPlaceNTT_DIF:core/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                                      0.0000 4.8959 
        inPlaceNTT_DIF:core:wait_dp/COMP_LOOP:twiddle_f:mul:cmp.z                                                                                                                                              0.0000 4.8959 
        inPlaceNTT_DIF:core:wait_dp/reg(COMP_LOOP:twiddle_f:mul:cmp.z.oreg)         mgc_reg_pos_10_0_0_0_0_1_1                                                                                                 0.0000 4.8959 
                                                                                                                                                                                                                             
      3                                                                             inPlaceNTT_DIF:core/reg(p)                             inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9400 1.0600 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(p)                                                  mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/p.sva                                                                                                                                                                              0.0000 0.3900 
        inPlaceNTT_DIF:core/VEC_LOOP:not#7                                          mgc_not_32                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/VEC_LOOP:not#7.itm                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:if:acc#1                                           mgc_addc_33_0_32_0_33                                                                                                      1.4700 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm                                                                                                                                                                  0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:slc(mult:if:acc#1)(32)                                                                                                                                                     0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm(32)                                                                                                                                                              0.0000 1.8600 
        inPlaceNTT_DIF:core/not#12                                                  mgc_not_1                                                                                                                  0.0000 1.8600 
        inPlaceNTT_DIF:core/not#12.itm                                                                                                                                                                         0.0000 1.8600 
        inPlaceNTT_DIF:core/and#53                                                  mgc_and_1_2                                                                                                                0.5600 2.4200 
        inPlaceNTT_DIF:core/and#53.itm                                                                                                                                                                         0.0000 2.4200 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9400 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9400 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9400 
                                                                                                                                                                                                                             
      4                                                                             inPlaceNTT_DIF:core/reg(p)                             inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9400 1.0600 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(p)                                                  mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/p.sva                                                                                                                                                                              0.0000 0.3900 
        inPlaceNTT_DIF:core/VEC_LOOP:not#7                                          mgc_not_32                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/VEC_LOOP:not#7.itm                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:if:acc#1                                           mgc_addc_33_0_32_0_33                                                                                                      1.4700 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm                                                                                                                                                                  0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:slc(mult:if:acc#1)(32)                                                                                                                                                     0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm(32)                                                                                                                                                              0.0000 1.8600 
        inPlaceNTT_DIF:core/and#51                                                  mgc_and_1_2                                                                                                                0.5600 2.4200 
        inPlaceNTT_DIF:core/and#51.itm                                                                                                                                                                         0.0000 2.4200 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9400 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9400 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9400 
                                                                                                                                                                                                                             
      5                                                                             inPlaceNTT_DIF:core/reg(mult:res)                      inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9400 1.0600 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(mult:res)                                           mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/mult:res.sva                                                                                                                                                                       0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:if:conc#1                                                                                                                                                                     0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:if:conc#1.itm                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/mult:if:acc#1                                           mgc_addc_33_0_32_0_33                                                                                                      1.4700 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm                                                                                                                                                                  0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:slc(mult:if:acc#1)(32)                                                                                                                                                     0.0000 1.8600 
        inPlaceNTT_DIF:core/mult:if:acc#1.itm(32)                                                                                                                                                              0.0000 1.8600 
        inPlaceNTT_DIF:core/and#51                                                  mgc_and_1_2                                                                                                                0.5600 2.4200 
        inPlaceNTT_DIF:core/and#51.itm                                                                                                                                                                         0.0000 2.4200 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9400 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9400 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9400 
                                                                                                                                                                                                                             
      6                                                                             inPlaceNTT_DIF:core/reg(modulo_add:base)               inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9250 1.0750 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(modulo_add:base)                                    mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/modulo_add:base.sva                                                                                                                                                                0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:not                                          mgc_not_32                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:not.itm                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:acc                                          mgc_addc_32_0_32_1_34                                                                                                      1.4550 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm                                                                                                                                                                 0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:if:slc(modulo_add:acc)(33)                                                                                                                                              0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm(33)                                                                                                                                                             0.0000 1.8450 
        inPlaceNTT_DIF:core/not#11                                                  mgc_not_1                                                                                                                  0.0000 1.8450 
        inPlaceNTT_DIF:core/not#11.itm                                                                                                                                                                         0.0000 1.8450 
        inPlaceNTT_DIF:core/and#49                                                  mgc_and_1_2                                                                                                                0.5600 2.4050 
        inPlaceNTT_DIF:core/and#49.itm                                                                                                                                                                         0.0000 2.4050 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9250 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9250 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9250 
                                                                                                                                                                                                                             
      7                                                                             inPlaceNTT_DIF:core/reg(modulo_add:base)               inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9250 1.0750 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(modulo_add:base)                                    mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/modulo_add:base.sva                                                                                                                                                                0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:not                                          mgc_not_32                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:not.itm                                                                                                                                                                 0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:acc                                          mgc_addc_32_0_32_1_34                                                                                                      1.4550 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm                                                                                                                                                                 0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:if:slc(modulo_add:acc)(33)                                                                                                                                              0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm(33)                                                                                                                                                             0.0000 1.8450 
        inPlaceNTT_DIF:core/and#47                                                  mgc_and_1_2                                                                                                                0.5600 2.4050 
        inPlaceNTT_DIF:core/and#47.itm                                                                                                                                                                         0.0000 2.4050 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9250 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9250 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9250 
                                                                                                                                                                                                                             
      8                                                                             inPlaceNTT_DIF:core/reg(p)                             inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                       3.9250 1.0750 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/reg(p)                                                  mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.3900 0.3900 
        inPlaceNTT_DIF:core/p.sva                                                                                                                                                                              0.0000 0.3900 
        inPlaceNTT_DIF:core/modulo_add:acc                                          mgc_addc_32_0_32_1_34                                                                                                      1.4550 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm                                                                                                                                                                 0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:if:slc(modulo_add:acc)(33)                                                                                                                                              0.0000 1.8450 
        inPlaceNTT_DIF:core/modulo_add:acc.itm(33)                                                                                                                                                             0.0000 1.8450 
        inPlaceNTT_DIF:core/and#47                                                  mgc_and_1_2                                                                                                                0.5600 2.4050 
        inPlaceNTT_DIF:core/and#47.itm                                                                                                                                                                         0.0000 2.4050 
        inPlaceNTT_DIF:core/modulo_add:mux1h                                        mgc_mux1hot_32_4                                                                                                           1.5200 3.9250 
        inPlaceNTT_DIF:core/modulo_add:mux1h.itm                                                                                                                                                               0.0000 3.9250 
        inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                               mgc_reg_pos_32_0_0_0_0_1_1                                                                                                 0.0000 3.9250 
                                                                                                                                                                                                                             
      9                                                                             inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst  inPlaceNTT_DIF:core/mult:z:mul:cmp                                  3.8070 1.1930 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                       inPlaceNTT_DIF:core_core:fsm                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(9)#8                                                                                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(9)#8.itm                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIF:core/not#37                                                  mgc_not_1                                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIF:core/not#37.itm                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIF:core/mult:if:or                                              mgc_or_1_2                                                                                                                 0.5600 0.5600 
        inPlaceNTT_DIF:core/mult:if:or.itm                                                                                                                                                                     0.0000 0.5600 
        inPlaceNTT_DIF:core/modulo_sub:if:acc:rg                                    mgc_addc_32_0_32_0_32                                                                                                      1.4550 2.0150 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                              0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:slc(modulo_sub:return.lpi#4.dfm:mx0w0)(31)                                                                                                                                0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:slc(modulo_sub:return.lpi#4.dfm:mx0w0)(31).itm                                                                                                                            0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:mux1h                                          mgc_mux1hot_1_3                                                                                                            0.5600 2.5750 
        inPlaceNTT_DIF:core/VEC_LOOP:mux1h.itm                                                                                                                                                                 0.0000 2.5750 
        inPlaceNTT_DIF:core/VEC_LOOP:and#3                                          mgc_and_1_2                                                                                                                0.5600 3.1350 
        inPlaceNTT_DIF:core/VEC_LOOP:and#3.itm                                                                                                                                                                 0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:conc                                                                                                                                                                        0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:conc.itm                                                                                                                                                                    0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:mul:cmp                                          mgc_mul_pipe_32_0_32_0_64_1_1_0_1_2_2                                                                                      0.0000 3.8070 
                                                                                                                                                                                                                             
      10                                                                            inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst  inPlaceNTT_DIF:core/mult:z:mul:cmp                                  3.8070 1.1930 
                                                                                                                                                                                                                             
        Instance                                                                    Component                                                                                                                  Delta  Delay  
        --------                                                                    ---------                                                                                                                  -----  -----  
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                       inPlaceNTT_DIF:core_core:fsm                                                                                               0.0000 0.0000 
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(17)#4                                                                                                                                                              0.0000 0.0000 
        inPlaceNTT_DIF:core/slc(fsm_output)(17)#4.itm                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF:core/mult:if:or                                              mgc_or_1_2                                                                                                                 0.5600 0.5600 
        inPlaceNTT_DIF:core/mult:if:or.itm                                                                                                                                                                     0.0000 0.5600 
        inPlaceNTT_DIF:core/modulo_sub:if:acc:rg                                    mgc_addc_32_0_32_0_32                                                                                                      1.4550 2.0150 
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                              0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:slc(modulo_sub:return.lpi#4.dfm:mx0w0)(31)                                                                                                                                0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:slc(modulo_sub:return.lpi#4.dfm:mx0w0)(31).itm                                                                                                                            0.0000 2.0150 
        inPlaceNTT_DIF:core/VEC_LOOP:mux1h                                          mgc_mux1hot_1_3                                                                                                            0.5600 2.5750 
        inPlaceNTT_DIF:core/VEC_LOOP:mux1h.itm                                                                                                                                                                 0.0000 2.5750 
        inPlaceNTT_DIF:core/VEC_LOOP:and#3                                          mgc_and_1_2                                                                                                                0.5600 3.1350 
        inPlaceNTT_DIF:core/VEC_LOOP:and#3.itm                                                                                                                                                                 0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:conc                                                                                                                                                                        0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:conc.itm                                                                                                                                                                    0.0000 3.1350 
        inPlaceNTT_DIF:core/mult:z:mul:cmp                                          mgc_mul_pipe_32_0_32_0_64_1_1_0_1_2_2                                                                                      0.0000 3.8070 
                                                                                                                                                                                                                             
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                  Port                                       Slack (Delay) Messages 
      ----------------------------------------------------------------------------------------- ----------------------------------------- ------ ------- --------
      inPlaceNTT_DIF:core/reg(p)                                                                p:rsci.idat                               5.0000  0.0000          
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm         3.3050  1.6950          
      inPlaceNTT_DIF:core/reg(vec:rsci.oswt)                                                    or#20.itm                                 4.4400  0.5600          
      inPlaceNTT_DIF:core/reg(vec:rsci.oswt#1)                                                  or#21.itm                                 4.4400  0.5600          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_raddr.core)                                            VEC_LOOP:mux#2.itm                        2.2700  2.7300          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_waddr.core)                                            VEC_LOOP:mux#3.itm                        4.5200  0.4800          
      inPlaceNTT_DIF:core/reg(vec:rsci.s_dout.core)                                             modulo_add:mux1h.itm                      1.0600  3.9400          
      inPlaceNTT_DIF:core/reg(twiddle:rsci.oswt)                                                slc(fsm_output)(4).itm                    5.0000  0.0000          
      inPlaceNTT_DIF:core/reg(twiddle:rsci.s_raddr.core)                                        COMP_LOOP:twiddle_f:mul:cmp.z.oreg        4.6100  0.3900          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.iswt0)                                         and#57.itm                                1.7850  3.2150          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                                                        or#30.rmff                                2.6480  2.3520          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.a)                                    COMP_LOOP:twiddle_f:slc(z.out#1)(9-0).itm 2.9250  2.0750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f:mul:cmp.b)                                    COMP_LOOP:k(10:0).sva(9:0)                1.7850  3.2150          
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:lshift.psp)                                            z.out#1                                   2.9250  2.0750          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                       COMP_LOOP:k:COMP_LOOP:k:and.itm           2.8350  2.1650          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_help)                                           twiddle_h:rsci.s_din.mxwt                 3.9600  1.0400          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:twiddle_f)                                              twiddle:rsci.s_din.mxwt                   3.9600  1.0400          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:acc#1)                                                   COMP_LOOP:k:COMP_LOOP:k:and#1.itm         2.8350  2.1650          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:j(10:0))                                                 VEC_LOOP:acc#9.itm                        3.4700  1.5300          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:acc#10)                                                  VEC_LOOP:acc#10.cse.sva:mx0w0             2.2700  2.7300          
      inPlaceNTT_DIF:core/reg(modulo_add:base)                                                  VEC_LOOP:mux1h#2.itm                      1.9450  3.0550          
      inPlaceNTT_DIF:core/reg(modulo_sub:base)                                                  slc(VEC_LOOP:mux1h#3.rgt)(31).itm         1.8550  3.1450          
      inPlaceNTT_DIF:core/reg(modulo_sub:base)#1                                                slc(VEC_LOOP:mux1h#3.rgt)(30-0).itm       1.8550  3.1450          
      inPlaceNTT_DIF:core/reg(mult:res)                                                         mult:res:acc.itm                          1.7597  3.2403          
      inPlaceNTT_DIF:core:wait_dp/reg(COMP_LOOP:twiddle_f:mul:cmp.z.oreg)                       COMP_LOOP:twiddle_f:mul:cmp.z             0.1041  4.8959          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                         VEC_LOOP:nor.itm                          1.8100  3.1900          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                       VEC_LOOP:nor#3.itm                        1.8100  3.1900          
      inPlaceNTT_DIF:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)                   vec:rsci.s_din                            3.9600  1.0400          
      inPlaceNTT_DIF:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             COMP_LOOP:twiddle_f:nor.itm               1.8100  3.1900          
      inPlaceNTT_DIF:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                        3.9600  1.0400          
      inPlaceNTT_DIF:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       COMP_LOOP:twiddle_help:nor.itm            1.8100  3.1900          
      inPlaceNTT_DIF:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din                      3.9600  1.0400          
      inPlaceNTT_DIF:core:staller/reg(core.wten)                                                not.itm                                   2.9300  2.0700          
      inPlaceNTT_DIF                                                                            vec:rsc.RVALID                            4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RUSER                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RLAST                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RRESP                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RDATA                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.RID                               4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.ARREADY                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BVALID                            4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BUSER                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BRESP                             4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.BID                               4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.WREADY                            4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.AWREADY                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            vec:rsc.triosy.lz                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            p:rsc.triosy.lz                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            r:rsc.triosy.lz                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RVALID                        4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RUSER                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RLAST                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RRESP                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RDATA                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.RID                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.ARREADY                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BVALID                        4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BUSER                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BRESP                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.BID                           4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.WREADY                        4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.AWREADY                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle:rsc.triosy.lz                     4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RVALID                      4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RUSER                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RLAST                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RRESP                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RDATA                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.RID                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.ARREADY                     4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BVALID                      4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BUSER                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BRESP                       4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.BID                         4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.WREADY                      4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.AWREADY                     4.0500  0.9500          
      inPlaceNTT_DIF                                                                            twiddle_h:rsc.triosy.lz                   4.0500  0.9500          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   5     1 
    -                   4     1 
    -                  34     1 
    -                  33     1 
    -                  32     5 
    -                  11     3 
    -                  10     3 
    and                         
    -                  32     2 
    -                  10     6 
    -                   1    37 
    lshift                      
    -                  11     1 
    mul                         
    -                  64     1 
    -                  10     1 
    mux                         
    -                   4     2 
    -                  32     6 
    -                  10     4 
    mux1h                       
    -                  32     3 
    -                  31     1 
    -                   1     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1    10 
    not                         
    -                   4     2 
    -                  32     6 
    -                  10     1 
    -                   1    28 
    or                          
    -                   1    17 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     3 
    read_sync                   
    -                   0     5 
    reg                         
    -                   4     1 
    -                  32     9 
    -                  31     1 
    -                  11     2 
    -                  10     9 
    -                   1    11 
    
  End of Report
