// Seed: 3029449959
module module_0 (
    output wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri   id_3,
    output uwire id_4
);
  always @(posedge id_2) begin
    id_4 = id_2;
    id_0 = id_3;
  end
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1
    , id_4,
    input  tri1 id_2
);
  assign id_1 = 1 ? 1 : 1 < 1;
  assign id_4 = id_4;
  wire id_5;
  always @(id_2 or posedge (id_4)) begin
    id_4 = id_0;
  end
  module_0(
      id_4, id_4, id_2, id_4, id_4
  );
endmodule
