<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>run</TopModelName>
        <TargetClockPeriod>18.00</TargetClockPeriod>
        <ClockUncertainty>4.86</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>48</BRAM_18K>
            <FF>7398</FF>
            <LUT>9222</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>11</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>startCopy</name>
            <Object>startCopy</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>run</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_runTest_fu_1350</InstName>
                    <ModuleName>runTest</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1350</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_data_U0</InstName>
                            <ModuleName>read_data</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                        </Instance>
                        <Instance>
                            <InstName>run_test_U0</InstName>
                            <ModuleName>run_test</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>231</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_run_test_Pipeline_1_fu_353</InstName>
                                    <ModuleName>run_test_Pipeline_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>353</ID>
                                    <BindInstances>empty_fu_123_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_test_Pipeline_is_valid_label2_fu_366</InstName>
                                    <ModuleName>run_test_Pipeline_is_valid_label2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>366</ID>
                                    <BindInstances>add_ln70_fu_161_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378</InstName>
                                    <ModuleName>run_test_Pipeline_VITIS_LOOP_55_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>378</ID>
                                    <BindInstances>add_ln59_fu_225_p2 add_ln55_fu_343_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>outcome_AOV_U add_ln49_fu_938_p2 add_ln59_fu_963_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>writeOutcome_U0</InstName>
                            <ModuleName>writeOutcome</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>373</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>copyDest_U outcomeStream_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln692_fu_1578_p2 add_ln689_fu_2033_p2 regions_U regions_2_U regions_4_U regions_1_U regions_3_U regions_5_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>read_data</Name>
            <Loops>
                <VITIS_LOOP_494_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_494_1>
                        <Name>VITIS_LOOP_494_1</Name>
                        <TripCount>inf</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_494_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>393</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>405</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>run_test_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>4.626</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_123_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_test_Pipeline_is_valid_label2</Name>
            <Loops>
                <is_valid_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>7.997</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.342 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <is_valid_label2>
                        <Name>is_valid_label2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 17</Latency>
                        <AbsoluteTimeLatency>54.000 ns ~ 0.306 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </is_valid_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="is_valid_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_161_p2" SOURCE="detector_solid/abs_solid_detector.cpp:70" URAM="0" VARIABLE="add_ln70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_test_Pipeline_VITIS_LOOP_55_2</Name>
            <Loops>
                <VITIS_LOOP_55_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>10.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>46</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.468 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.828 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11 ~ 46</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_2>
                        <Name>VITIS_LOOP_55_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>9 ~ 44</Latency>
                        <AbsoluteTimeLatency>0.162 us ~ 0.792 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_55_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>265</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>411</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_225_p2" SOURCE="detector_solid/abs_solid_detector.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_343_p2" SOURCE="detector_solid/abs_solid_detector.cpp:55" URAM="0" VARIABLE="add_ln55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_test</Name>
            <Loops>
                <VITIS_LOOP_460_1>
                    <VITIS_LOOP_49_1/>
                </VITIS_LOOP_460_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>11.369</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_460_1>
                        <Name>VITIS_LOOP_460_1</Name>
                        <TripCount>inf</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>18</min>
                                <max>797</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>18 ~ 797</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_run_test_Pipeline_1_fu_353</Instance>
                            <Instance>grp_run_test_Pipeline_is_valid_label2_fu_366</Instance>
                        </InstanceList>
                        <VITIS_LOOP_49_1>
                            <Name>VITIS_LOOP_49_1</Name>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>16</max>
                                </range>
                            </TripCount>
                            <Latency>0 ~ 769</Latency>
                            <AbsoluteTimeLatency>0 ns ~ 13.842 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>13</min>
                                    <max>48</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>13 ~ 48</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378</Instance>
                            </InstanceList>
                        </VITIS_LOOP_49_1>
                    </VITIS_LOOP_460_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1244</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="outcome_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:463" URAM="0" VARIABLE="outcome_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_938_p2" SOURCE="detector_solid/abs_solid_detector.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_963_p2" SOURCE="detector_solid/abs_solid_detector.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>writeOutcome</Name>
            <Loops>
                <VITIS_LOOP_420_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_420_1>
                        <Name>VITIS_LOOP_420_1</Name>
                        <TripCount>inf</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_420_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>runTest</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1772</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1816</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="copyDest_U" SOURCE="" URAM="0" VARIABLE="copyDest"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outcomeStream_U" SOURCE="" URAM="0" VARIABLE="outcomeStream"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <FF>7398</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>9222</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln692_fu_1578_p2" SOURCE="detector_solid/abs_solid_detector.cpp:692" URAM="0" VARIABLE="add_ln692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln689_fu_2033_p2" SOURCE="detector_solid/abs_solid_detector.cpp:689" URAM="0" VARIABLE="add_ln689"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_U" SOURCE="" URAM="0" VARIABLE="regions"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_2_U" SOURCE="" URAM="0" VARIABLE="regions_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_4_U" SOURCE="" URAM="0" VARIABLE="regions_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_1_U" SOURCE="" URAM="0" VARIABLE="regions_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_3_U" SOURCE="" URAM="0" VARIABLE="regions_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_5_U" SOURCE="" URAM="0" VARIABLE="regions_5"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>copyDest_U</Name>
            <ParentInst>grp_runTest_fu_1350</ParentInst>
            <StaticDepth>1</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outcomeStream_U</Name>
            <ParentInst>grp_runTest_fu_1350</ParentInst>
            <StaticDepth>1</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export display_name="faultDetectorMicro" output="/home/francesco/workspace/ip_repo" vivado_clock="20"/>
        <config_interface default_slave_interface="none" s_axilite_sw_reset="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="accel_mode" index="0" direction="in" srcType="char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="accel_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="copying" index="1" direction="out" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="copying" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputData" index="2" direction="in" srcType="controlStr*" srcSize="352">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputData_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputData_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="startCopy" index="3" direction="in" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="startCopy" name="startCopy" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="errorInTask" index="4" direction="unused" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="errorInTask" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outcomeInRam" index="5" direction="unused" srcType="OutcomeStr*" srcSize="288">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="outcomeInRam" usage="data" direction="unused"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegion_i" index="6" direction="in" srcType="REGION_T" srcSize="768">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_5" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_6" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_7" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_8" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_9" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_10" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_11" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_12" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_13" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_14" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_15" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_16" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_17" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_18" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_19" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_20" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_21" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_22" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_23" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_i_24" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegion_o" index="7" direction="out" srcType="REGION_T*" srcSize="768">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_2" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_3" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_4" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_5" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_6" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_7" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_8" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_9" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_10" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_11" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_12" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_13" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_14" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_15" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_16" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_17" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_18" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_19" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_20" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_21" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_22" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_23" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="trainedRegion_o_24" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IOCheckIdx" index="8" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="IOCheckIdx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="IORegionIdx" index="9" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="IORegionIdx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_regions_in" index="10" direction="inout" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="n_regions_in_i" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="n_regions_in_o" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="failedTask" index="11" direction="unused" srcType="taskFailure*" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="failedTask" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="failedTask_ctrl" usage="control" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="11" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="errorInTask" offset="64" range="16"/>
                <memorie memorieName="outcomeInRam" offset="1024" range="1024"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="SW_RESET" access="RW" description="Control signal Register for 'sw_reset'."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="accel_mode" access="W" description="Data signal of accel_mode" range="32">
                    <fields>
                        <field offset="0" width="8" name="accel_mode" access="W" description="Bit 7 to 0 of accel_mode"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="copying" access="W" description="Data signal of copying" range="32">
                    <fields>
                        <field offset="0" width="8" name="copying" access="W" description="Bit 7 to 0 of copying"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="inputData_1" access="W" description="Data signal of inputData" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputData" access="W" description="Bit 31 to 0 of inputData"/>
                    </fields>
                </register>
                <register offset="0x2c" name="inputData_2" access="W" description="Data signal of inputData" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputData" access="W" description="Bit 63 to 32 of inputData"/>
                    </fields>
                </register>
                <register offset="0x34" name="IOCheckIdx" access="W" description="Data signal of IOCheckIdx" range="32">
                    <fields>
                        <field offset="0" width="8" name="IOCheckIdx" access="W" description="Bit 7 to 0 of IOCheckIdx"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="trainedRegion_i_1" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 31 to 0 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x54" name="trainedRegion_i_2" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 63 to 32 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x58" name="trainedRegion_i_3" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 95 to 64 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x5c" name="trainedRegion_i_4" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 127 to 96 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x60" name="trainedRegion_i_5" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 159 to 128 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x64" name="trainedRegion_i_6" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 191 to 160 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x68" name="trainedRegion_i_7" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 223 to 192 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x6c" name="trainedRegion_i_8" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 255 to 224 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x70" name="trainedRegion_i_9" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 287 to 256 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x74" name="trainedRegion_i_10" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 319 to 288 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x78" name="trainedRegion_i_11" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 351 to 320 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x7c" name="trainedRegion_i_12" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 383 to 352 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x80" name="trainedRegion_i_13" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 415 to 384 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x84" name="trainedRegion_i_14" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 447 to 416 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x88" name="trainedRegion_i_15" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 479 to 448 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x8c" name="trainedRegion_i_16" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 511 to 480 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x90" name="trainedRegion_i_17" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 543 to 512 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x94" name="trainedRegion_i_18" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 575 to 544 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x98" name="trainedRegion_i_19" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 607 to 576 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0x9c" name="trainedRegion_i_20" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 639 to 608 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa0" name="trainedRegion_i_21" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 671 to 640 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa4" name="trainedRegion_i_22" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 703 to 672 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xa8" name="trainedRegion_i_23" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 735 to 704 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xac" name="trainedRegion_i_24" access="W" description="Data signal of trainedRegion_i" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_i" access="W" description="Bit 767 to 736 of trainedRegion_i"/>
                    </fields>
                </register>
                <register offset="0xb4" name="trainedRegion_o_1" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 31 to 0 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xb8" name="trainedRegion_o_2" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 63 to 32 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xbc" name="trainedRegion_o_3" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 95 to 64 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc0" name="trainedRegion_o_4" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 127 to 96 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc4" name="trainedRegion_o_5" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 159 to 128 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xc8" name="trainedRegion_o_6" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 191 to 160 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xcc" name="trainedRegion_o_7" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 223 to 192 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd0" name="trainedRegion_o_8" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 255 to 224 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd4" name="trainedRegion_o_9" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 287 to 256 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xd8" name="trainedRegion_o_10" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 319 to 288 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xdc" name="trainedRegion_o_11" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 351 to 320 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe0" name="trainedRegion_o_12" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 383 to 352 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe4" name="trainedRegion_o_13" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 415 to 384 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xe8" name="trainedRegion_o_14" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 447 to 416 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xec" name="trainedRegion_o_15" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 479 to 448 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf0" name="trainedRegion_o_16" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 511 to 480 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf4" name="trainedRegion_o_17" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 543 to 512 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xf8" name="trainedRegion_o_18" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 575 to 544 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0xfc" name="trainedRegion_o_19" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 607 to 576 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x100" name="trainedRegion_o_20" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 639 to 608 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x104" name="trainedRegion_o_21" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 671 to 640 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x108" name="trainedRegion_o_22" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 703 to 672 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x10c" name="trainedRegion_o_23" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 735 to 704 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x110" name="trainedRegion_o_24" access="R" description="Data signal of trainedRegion_o" range="32">
                    <fields>
                        <field offset="0" width="32" name="trainedRegion_o" access="R" description="Bit 767 to 736 of trainedRegion_o"/>
                    </fields>
                </register>
                <register offset="0x17c" name="IORegionIdx" access="W" description="Data signal of IORegionIdx" range="32">
                    <fields>
                        <field offset="0" width="8" name="IORegionIdx" access="W" description="Bit 7 to 0 of IORegionIdx"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x184" name="n_regions_in_i" access="W" description="Data signal of n_regions_in_i" range="32">
                    <fields>
                        <field offset="0" width="8" name="n_regions_in_i" access="W" description="Bit 7 to 0 of n_regions_in_i"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18c" name="n_regions_in_o" access="R" description="Data signal of n_regions_in_o" range="32">
                    <fields>
                        <field offset="0" width="8" name="n_regions_in_o" access="R" description="Bit 7 to 0 of n_regions_in_o"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x194" name="failedTask" access="W" description="Data signal of failedTask" range="32">
                    <fields>
                        <field offset="0" width="16" name="failedTask" access="W" description="Bit 15 to 0 of failedTask"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x198" name="failedTask_ctrl" access="RW" description="Control signal of failedTask" range="32">
                    <fields>
                        <field offset="0" width="1" name="failedTask_ap_vld" access="W" description="Control signal failedTask_ap_vld"/>
                        <field offset="1" width="1" name="failedTask_ap_ack" access="R" description="Control signal failedTask_ap_ack"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="accel_mode"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="copying"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="inputData"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="errorInTask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="outcomeInRam"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="trainedRegion_i"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="180" argName="trainedRegion_o"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="IOCheckIdx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="380" argName="IORegionIdx"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="388" argName="n_regions_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="404" argName="failedTask"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="inputData"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="352" final_bitwidth="512" argName="inputData"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="direct" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="startCopy"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="1" final_bitwidth="512" argName="startCopy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="startCopy" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="startCopy">DATA</portMap>
            </portMaps>
            <ports>
                <port>startCopy</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="startCopy"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">352 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 11, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 8=SW_RESET 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">accel_mode, 0x10, 32, W, Data signal of accel_mode, </column>
                    <column name="s_axi_control">copying, 0x18, 32, W, Data signal of copying, </column>
                    <column name="s_axi_control">inputData_1, 0x28, 32, W, Data signal of inputData, </column>
                    <column name="s_axi_control">inputData_2, 0x2c, 32, W, Data signal of inputData, </column>
                    <column name="s_axi_control">IOCheckIdx, 0x34, 32, W, Data signal of IOCheckIdx, </column>
                    <column name="s_axi_control">trainedRegion_i_1, 0x50, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_2, 0x54, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_3, 0x58, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_4, 0x5c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_5, 0x60, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_6, 0x64, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_7, 0x68, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_8, 0x6c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_9, 0x70, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_10, 0x74, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_11, 0x78, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_12, 0x7c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_13, 0x80, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_14, 0x84, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_15, 0x88, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_16, 0x8c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_17, 0x90, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_18, 0x94, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_19, 0x98, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_20, 0x9c, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_21, 0xa0, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_22, 0xa4, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_23, 0xa8, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_i_24, 0xac, 32, W, Data signal of trainedRegion_i, </column>
                    <column name="s_axi_control">trainedRegion_o_1, 0xb4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_2, 0xb8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_3, 0xbc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_4, 0xc0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_5, 0xc4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_6, 0xc8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_7, 0xcc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_8, 0xd0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_9, 0xd4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_10, 0xd8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_11, 0xdc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_12, 0xe0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_13, 0xe4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_14, 0xe8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_15, 0xec, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_16, 0xf0, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_17, 0xf4, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_18, 0xf8, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_19, 0xfc, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_20, 0x100, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_21, 0x104, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_22, 0x108, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_23, 0x10c, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">trainedRegion_o_24, 0x110, 32, R, Data signal of trainedRegion_o, </column>
                    <column name="s_axi_control">IORegionIdx, 0x17c, 32, W, Data signal of IORegionIdx, </column>
                    <column name="s_axi_control">n_regions_in_i, 0x184, 32, W, Data signal of n_regions_in_i, </column>
                    <column name="s_axi_control">n_regions_in_o, 0x18c, 32, R, Data signal of n_regions_in_o, </column>
                    <column name="s_axi_control">failedTask, 0x194, 32, W, Data signal of failedTask, </column>
                    <column name="s_axi_control">failedTask_ctrl, 0x198, 32, RW, Control signal of failedTask, 0=failedTask_ap_vld 1=failedTask_ap_ack</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="startCopy">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="accel_mode">in, char</column>
                    <column name="copying">out, char*</column>
                    <column name="inputData">in, controlStr*</column>
                    <column name="startCopy">in, bool*</column>
                    <column name="errorInTask">unused, char*</column>
                    <column name="outcomeInRam">unused, OutcomeStr*</column>
                    <column name="trainedRegion_i">in, REGION_T</column>
                    <column name="trainedRegion_o">out, REGION_T*</column>
                    <column name="IOCheckIdx">in, ap_uint&lt;8&gt;</column>
                    <column name="IORegionIdx">in, ap_uint&lt;8&gt;</column>
                    <column name="n_regions_in">inout, ap_uint&lt;8&gt;*</column>
                    <column name="failedTask">unused, taskFailure*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="accel_mode">s_axi_control, register, , name=accel_mode offset=0x10 range=32</column>
                    <column name="copying">s_axi_control, register, , name=copying offset=0x18 range=32</column>
                    <column name="inputData">m_axi_gmem, interface, , </column>
                    <column name="inputData">s_axi_control, register, offset, name=inputData_1 offset=0x28 range=32</column>
                    <column name="inputData">s_axi_control, register, offset, name=inputData_2 offset=0x2c range=32</column>
                    <column name="startCopy">m_axi_gmem, interface, , </column>
                    <column name="startCopy">startCopy, port, offset, </column>
                    <column name="errorInTask">s_axi_control, memory, , name=errorInTask offset=64 range=16</column>
                    <column name="outcomeInRam">s_axi_control, memory, , name=outcomeInRam offset=1024 range=1024</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_1 offset=0x50 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_2 offset=0x54 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_3 offset=0x58 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_4 offset=0x5c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_5 offset=0x60 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_6 offset=0x64 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_7 offset=0x68 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_8 offset=0x6c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_9 offset=0x70 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_10 offset=0x74 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_11 offset=0x78 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_12 offset=0x7c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_13 offset=0x80 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_14 offset=0x84 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_15 offset=0x88 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_16 offset=0x8c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_17 offset=0x90 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_18 offset=0x94 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_19 offset=0x98 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_20 offset=0x9c range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_21 offset=0xa0 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_22 offset=0xa4 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_23 offset=0xa8 range=32</column>
                    <column name="trainedRegion_i">s_axi_control, register, , name=trainedRegion_i_24 offset=0xac range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_1 offset=0xb4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_2 offset=0xb8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_3 offset=0xbc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_4 offset=0xc0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_5 offset=0xc4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_6 offset=0xc8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_7 offset=0xcc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_8 offset=0xd0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_9 offset=0xd4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_10 offset=0xd8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_11 offset=0xdc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_12 offset=0xe0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_13 offset=0xe4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_14 offset=0xe8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_15 offset=0xec range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_16 offset=0xf0 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_17 offset=0xf4 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_18 offset=0xf8 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_19 offset=0xfc range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_20 offset=0x100 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_21 offset=0x104 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_22 offset=0x108 range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_23 offset=0x10c range=32</column>
                    <column name="trainedRegion_o">s_axi_control, register, , name=trainedRegion_o_24 offset=0x110 range=32</column>
                    <column name="IOCheckIdx">s_axi_control, register, , name=IOCheckIdx offset=0x34 range=32</column>
                    <column name="IORegionIdx">s_axi_control, register, , name=IORegionIdx offset=0x17c range=32</column>
                    <column name="n_regions_in">s_axi_control, register, , name=n_regions_in_i offset=0x184 range=32</column>
                    <column name="n_regions_in">s_axi_control, register, , name=n_regions_in_o offset=0x18c range=32</column>
                    <column name="failedTask">s_axi_control, register, , name=failedTask offset=0x194 range=32</column>
                    <column name="failedTask">s_axi_control, register, , name=failedTask_ctrl offset=0x198 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:53" status="valid" parentFunction="hasregion" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:57" status="valid" parentFunction="hasregion" variable="" isDirective="0" options="min=1 max=8"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:80" status="valid" parentFunction="update_train_regions" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:264" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="min=0 max=136"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:265" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="II=8"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:421" status="valid" parentFunction="writeoutcome" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:458" status="valid" parentFunction="run_test" variable="in.AOV" isDirective="0" options="variable=in.AOV type=complete"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:495" status="valid" parentFunction="read_data" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="detector_solid/abs_solid_detector.cpp:509" status="valid" parentFunction="runtest" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:510" status="valid" parentFunction="runtest" variable="inputAOV" isDirective="0" options="variable=inputAOV"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:511" status="valid" parentFunction="runtest" variable="outcomeInRam" isDirective="0" options="variable=outcomeInRam"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:512" status="valid" parentFunction="runtest" variable="errorInTask" isDirective="0" options="variable=errorInTask"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:513" status="valid" parentFunction="runtest" variable="failedTaskExecutionIds" isDirective="0" options="variable=failedTaskExecutionIds"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:514" status="valid" parentFunction="runtest" variable="regions" isDirective="0" options="variable=regions"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:515" status="valid" parentFunction="runtest" variable="n_regions" isDirective="0" options="variable=n_regions"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:516" status="valid" parentFunction="runtest" variable="failedTask" isDirective="0" options="variable=failedTask"/>
        <Pragma type="stable" location="detector_solid/abs_solid_detector.cpp:517" status="valid" parentFunction="runtest" variable="copying" isDirective="0" options="variable=copying"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:653" status="valid" parentFunction="run" variable="return" isDirective="0" options="mode=ap_ctrl_hs port=return"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:654" status="valid" parentFunction="run" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:657" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= s_axilite port = accel_mode"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:658" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= m_axi port = inputData offset=slave"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:660" status="valid" parentFunction="run" variable="copying" isDirective="0" options="mode= s_axilite port=copying"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:662" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= s_axilite port = trainedRegion_i"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:663" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= s_axilite port = trainedRegion_o"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:664" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= s_axilite port = IOCheckIdx"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:665" status="valid" parentFunction="run" variable="" isDirective="0" options="mode= s_axilite port = IORegionIdx"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:667" status="valid" parentFunction="run" variable="failedTask" isDirective="0" options="mode=s_axilite port=failedTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:668" status="valid" parentFunction="run" variable="failedTask" isDirective="0" options="mode=ap_hs port=failedTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:671" status="valid" parentFunction="run" variable="failedTask" isDirective="0" options="mode=ap_hs port=failedTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:672" status="valid" parentFunction="run" variable="" isDirective="0" options="mode=s_axilite port = n_regions_in"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:674" status="valid" parentFunction="run" variable="" isDirective="0" options="mode=s_axilite port = errorInTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:675" status="valid" parentFunction="run" variable="" isDirective="0" options="mode=s_axilite port = outcomeInRam"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:680" status="valid" parentFunction="run" variable="regions" isDirective="0" options="variable=regions dim=2 cyclic factor=2"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:681" status="valid" parentFunction="run" variable="failedTaskExecutionIds" isDirective="0" options="variable=failedTaskExecutionIds complete"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:684" status="valid" parentFunction="run" variable="failedTaskExecutionIds" isDirective="0" options="variable=failedTaskExecutionIds"/>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:686" status="valid" parentFunction="run" variable="n_regions" isDirective="0" options="variable=n_regions complete"/>
    </PragmaReport>
</profile>

