<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<META http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Mihai Christodorescu: Summary for Automatic Verification of DSP Software</title>
<script language="JavaScript">
      menuName = new Array();
      depth = 2;
    </script><script src="../../browser_script.js" language="JavaScript"></script>
<link type="text/css" href="../../default_style.css" rel="stylesheet">
</head>
<body MARGINHEIGHT="0" MARGINWIDTH="0" LEFTMARGIN="0" TOPMARGIN="0">
<div class="PageHeader">
<div style="border-bottom: 1px solid #bbaa66;">
<div style="border-bottom: 1px solid #ddcc88;">
<div class="spacer"></div>
<div class="row">
<span class="left">Mihai Christodorescu: <a class="OnsiteTopLink" href="../index.html">main</a> / work&nbsp;page</span><span class="right"><a class="Onsite" style="margin-right: 0.5em;" href="../..//calendar.html">
                Calendar
              </a><a class="Onsite" href="../..//contact.html">
                Contact info
              </a></span>
</div>
<div class="spacer"></div>
</div>
</div>
</div>
<br>
<h1 class="PageTitle">
	Summary for<br>
<i>Automatic Verification of DSP Software</i>
<br>
</h1>
<table cellspacing="0" cellpadding="10" border="0" width="75%" align="center">
<tr>
<td>
<table border="0" cellspacing="0" cellpadding="5" width="100%" bgcolor="#ddddff">
<tr valign="top">
<td align="right">Title:</td><td><b>Automatic Verification of DSP Software</b></td>
</tr>
<tr valign="top">
<td align="right">Authors:</td><td><b>David W. Currie<br>Alan J. Hu<br>Sreeranga  Rajan<br>Masahiro  Fujita</b></td>
</tr>
<tr valign="top">
<td align="right">Organizations:</td><td>Mentor Graphics<br>Dept of Computer Science, University of British Columbia<br>Fujitsu Laboratories of America<br>Fujitsu Laboratories of America</td>
</tr>
<tr valign="top">
<td align="right">Print&nbsp;Information:</td><td><i>Proceedings of the 37th Conference on Design Automation</i>
<br>
      Pages 130 - 135<br>ACM SIGDA, EDAC, IEEE-CAS: DAC'00 Conference<br>Los Angeles, CA, 2000</td>
</tr>
<tr valign="top">
<td align="right">Online:</td><td>1. 
    <a class="Offsite" href="http://doi.acm.org/10.1145/337292.337339">ACM Digital Library copy</a></td>
</tr>
</table>
<br>

    
<p>
      The paper presents a technique to verify the equivalence of
      small, assembly-language routines for DSPs. The verification
      method uses control-flow analysis, symbolic simulation, and
      cooperating decision procedures for memory, linear arithmetic,
      and uninterpreted functions with equality.
    </p>

    
<p>
      The verification task is to take two assembly-language routines
      and verify that they are equivalent. This process is used to
      verify the correctness of highly optmized code in relation to
      the original, non-optimized version. The user specifies what
      inputs are initially equal and what outputs should be equal on
      termination.
    </p>

    
<p>
      The overall verification approach is to traverse the CFG in a
      depth-first fashion, symbolically simulating along the
      way. Branch conditions are checked for compatibility. At the end
      of the trace, the outputs are checked for equivalence. On a
      mismatch, the tool produces an error trace. SVC is used to
      compare the results while traversing the CFG and at the end of
      the verification procedure. SVC handles propositional logic,
      linear arithmetic, memory read/write, and uninterpreted
      functions with equality.
    </p>

    
<p>
      Assumptions:
      <ul>
        
<li>Single CFG</li>

        
<li>The two CFGs to compare are <i>"very similar"</i>
</li>

        
<li>No program counter arithmetic or self-modifying code</li>

        
<li>No while-loops or recursion. Fixed-count loops are
        OK.</li>

        
<li>User-defined axioms for comparison of
        structurally-different code fragment.</li>
      
</ul>
    
</p>

    
<p>
      Highlights:
      <ul>
        
<li>Loops are unrolled according to the decision procedure: if
        the loop is proven to be taken, it is unrolled one more time;
        if the loop is proven not to be taken, the loop is no longer
        unrolled; otherwise, the loop code cannot be handled.</li>

        
<li>Forward branches are handled by case-splitting (not yet
        implemented).</li>

        
<li>The simulator handles parallel execution by serializing
        operation and performing a state commit only after all the
        instructions executing in parallel have obtained their
        operands.</li>

        
<li>Delay slots are simulated using queues to delay the
        results of an instruction.</li>
      
</ul>
    
</p>

  
</td>
</tr>
</table>
<br>
<div class="MaintainerInfo">
<div>
<div>
<div>
	    Copyright 1998-2003 Mihai Christodorescu. All rights reserved. <br>
	    Maintained by Mihai Christodorescu (<a href="http://www.cs.wisc.edu/~mihai">http://www.cs.wisc.edu/~mihai</a>). <br>
            Created: Thu Dec 24 22:21:54 PST 1998<br>
            Last modified: Wed May  7 08:59:14 CDT 2003</div>
</div>
</div>
</div>
</body>
</html>
