static bool rt5616_volatile_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5616_ranges); i++) {\r\nif (reg >= rt5616_ranges[i].range_min &&\r\nreg <= rt5616_ranges[i].range_max)\r\nreturn true;\r\n}\r\nswitch (reg) {\r\ncase RT5616_RESET:\r\ncase RT5616_PRIV_DATA:\r\ncase RT5616_EQ_CTRL1:\r\ncase RT5616_DRC_AGC_1:\r\ncase RT5616_IRQ_CTRL2:\r\ncase RT5616_INT_IRQ_ST:\r\ncase RT5616_PGM_REG_ARR1:\r\ncase RT5616_PGM_REG_ARR3:\r\ncase RT5616_VENDOR_ID:\r\ncase RT5616_DEVICE_ID:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic bool rt5616_readable_register(struct device *dev, unsigned int reg)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(rt5616_ranges); i++) {\r\nif (reg >= rt5616_ranges[i].range_min &&\r\nreg <= rt5616_ranges[i].range_max)\r\nreturn true;\r\n}\r\nswitch (reg) {\r\ncase RT5616_RESET:\r\ncase RT5616_VERSION_ID:\r\ncase RT5616_VENDOR_ID:\r\ncase RT5616_DEVICE_ID:\r\ncase RT5616_HP_VOL:\r\ncase RT5616_LOUT_CTRL1:\r\ncase RT5616_LOUT_CTRL2:\r\ncase RT5616_IN1_IN2:\r\ncase RT5616_INL1_INR1_VOL:\r\ncase RT5616_DAC1_DIG_VOL:\r\ncase RT5616_ADC_DIG_VOL:\r\ncase RT5616_ADC_BST_VOL:\r\ncase RT5616_STO1_ADC_MIXER:\r\ncase RT5616_AD_DA_MIXER:\r\ncase RT5616_STO_DAC_MIXER:\r\ncase RT5616_REC_L1_MIXER:\r\ncase RT5616_REC_L2_MIXER:\r\ncase RT5616_REC_R1_MIXER:\r\ncase RT5616_REC_R2_MIXER:\r\ncase RT5616_HPO_MIXER:\r\ncase RT5616_OUT_L1_MIXER:\r\ncase RT5616_OUT_L2_MIXER:\r\ncase RT5616_OUT_L3_MIXER:\r\ncase RT5616_OUT_R1_MIXER:\r\ncase RT5616_OUT_R2_MIXER:\r\ncase RT5616_OUT_R3_MIXER:\r\ncase RT5616_LOUT_MIXER:\r\ncase RT5616_PWR_DIG1:\r\ncase RT5616_PWR_DIG2:\r\ncase RT5616_PWR_ANLG1:\r\ncase RT5616_PWR_ANLG2:\r\ncase RT5616_PWR_MIXER:\r\ncase RT5616_PWR_VOL:\r\ncase RT5616_PRIV_INDEX:\r\ncase RT5616_PRIV_DATA:\r\ncase RT5616_I2S1_SDP:\r\ncase RT5616_ADDA_CLK1:\r\ncase RT5616_ADDA_CLK2:\r\ncase RT5616_GLB_CLK:\r\ncase RT5616_PLL_CTRL1:\r\ncase RT5616_PLL_CTRL2:\r\ncase RT5616_HP_OVCD:\r\ncase RT5616_DEPOP_M1:\r\ncase RT5616_DEPOP_M2:\r\ncase RT5616_DEPOP_M3:\r\ncase RT5616_CHARGE_PUMP:\r\ncase RT5616_PV_DET_SPK_G:\r\ncase RT5616_MICBIAS:\r\ncase RT5616_A_JD_CTL1:\r\ncase RT5616_A_JD_CTL2:\r\ncase RT5616_EQ_CTRL1:\r\ncase RT5616_EQ_CTRL2:\r\ncase RT5616_WIND_FILTER:\r\ncase RT5616_DRC_AGC_1:\r\ncase RT5616_DRC_AGC_2:\r\ncase RT5616_DRC_AGC_3:\r\ncase RT5616_SVOL_ZC:\r\ncase RT5616_JD_CTRL1:\r\ncase RT5616_JD_CTRL2:\r\ncase RT5616_IRQ_CTRL1:\r\ncase RT5616_IRQ_CTRL2:\r\ncase RT5616_INT_IRQ_ST:\r\ncase RT5616_GPIO_CTRL1:\r\ncase RT5616_GPIO_CTRL2:\r\ncase RT5616_GPIO_CTRL3:\r\ncase RT5616_PGM_REG_ARR1:\r\ncase RT5616_PGM_REG_ARR2:\r\ncase RT5616_PGM_REG_ARR3:\r\ncase RT5616_PGM_REG_ARR4:\r\ncase RT5616_PGM_REG_ARR5:\r\ncase RT5616_SCB_FUNC:\r\ncase RT5616_SCB_CTRL:\r\ncase RT5616_BASE_BACK:\r\ncase RT5616_MP3_PLUS1:\r\ncase RT5616_MP3_PLUS2:\r\ncase RT5616_ADJ_HPF_CTRL1:\r\ncase RT5616_ADJ_HPF_CTRL2:\r\ncase RT5616_HP_CALIB_AMP_DET:\r\ncase RT5616_HP_CALIB2:\r\ncase RT5616_SV_ZCD1:\r\ncase RT5616_SV_ZCD2:\r\ncase RT5616_D_MISC:\r\ncase RT5616_DUMMY2:\r\ncase RT5616_DUMMY3:\r\nreturn true;\r\ndefault:\r\nreturn false;\r\n}\r\n}\r\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,\r\nstruct snd_soc_dapm_widget *sink)\r\n{\r\nunsigned int val;\r\nval = snd_soc_read(snd_soc_dapm_to_codec(source->dapm), RT5616_GLB_CLK);\r\nval &= RT5616_SCLK_SRC_MASK;\r\nif (val == RT5616_SCLK_SRC_PLL1)\r\nreturn 1;\r\nelse\r\nreturn 0;\r\n}\r\nstatic int rt5616_adc_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_ADC_DIG_VOL,\r\nRT5616_L_MUTE | RT5616_R_MUTE, 0);\r\nbreak;\r\ncase SND_SOC_DAPM_POST_PMD:\r\nsnd_soc_update_bits(codec, RT5616_ADC_DIG_VOL,\r\nRT5616_L_MUTE | RT5616_R_MUTE,\r\nRT5616_L_MUTE | RT5616_R_MUTE);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_charge_pump_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M2,\r\nRT5616_DEPOP_MASK, RT5616_DEPOP_MAN);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_HP_CP_MASK | RT5616_HP_SG_MASK |\r\nRT5616_HP_CB_MASK, RT5616_HP_CP_PU |\r\nRT5616_HP_SG_DIS | RT5616_HP_CB_PU);\r\nsnd_soc_write(codec, RT5616_PR_BASE +\r\nRT5616_HP_DCC_INT1, 0x9f00);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2, 0);\r\nsnd_soc_update_bits(codec, RT5616_PWR_VOL,\r\nRT5616_PWR_HV_L | RT5616_PWR_HV_R,\r\nRT5616_PWR_HV_L | RT5616_PWR_HV_R);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_HP_L | RT5616_PWR_HP_R |\r\nRT5616_PWR_HA, RT5616_PWR_HP_L |\r\nRT5616_PWR_HP_R | RT5616_PWR_HA);\r\nmsleep(50);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2);\r\nsnd_soc_update_bits(codec, RT5616_CHARGE_PUMP,\r\nRT5616_PM_HP_MASK, RT5616_PM_HP_HV);\r\nsnd_soc_update_bits(codec, RT5616_PR_BASE +\r\nRT5616_CHOP_DAC_ADC, 0x0200, 0x0200);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_HP_CO_MASK | RT5616_HP_SG_MASK,\r\nRT5616_HP_CO_EN | RT5616_HP_SG_EN);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5616_PR_BASE +\r\nRT5616_CHOP_DAC_ADC, 0x0200, 0x0);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_HP_SG_MASK | RT5616_HP_L_SMT_MASK |\r\nRT5616_HP_R_SMT_MASK, RT5616_HP_SG_DIS |\r\nRT5616_HP_L_SMT_DIS | RT5616_HP_R_SMT_DIS);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_SMT_TRIG_MASK |\r\nRT5616_HP_CD_PD_MASK | RT5616_HP_CO_MASK |\r\nRT5616_HP_CP_MASK | RT5616_HP_SG_MASK |\r\nRT5616_HP_CB_MASK,\r\nRT5616_SMT_TRIG_DIS | RT5616_HP_CD_PD_EN |\r\nRT5616_HP_CO_DIS | RT5616_HP_CP_PD |\r\nRT5616_HP_SG_EN | RT5616_HP_CB_PD);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_HP_L | RT5616_PWR_HP_R |\r\nRT5616_PWR_HA, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_hp_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M3,\r\nRT5616_CP_FQ1_MASK | RT5616_CP_FQ2_MASK |\r\nRT5616_CP_FQ3_MASK,\r\nRT5616_CP_FQ_192_KHZ << RT5616_CP_FQ1_SFT |\r\nRT5616_CP_FQ_12_KHZ << RT5616_CP_FQ2_SFT |\r\nRT5616_CP_FQ_192_KHZ << RT5616_CP_FQ3_SFT);\r\nsnd_soc_write(codec, RT5616_PR_BASE +\r\nRT5616_MAMP_INT_REG2, 0xfc00);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_SMT_TRIG_MASK, RT5616_SMT_TRIG_EN);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_RSTN_MASK, RT5616_RSTN_EN);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_RSTN_MASK | RT5616_HP_L_SMT_MASK |\r\nRT5616_HP_R_SMT_MASK, RT5616_RSTN_DIS |\r\nRT5616_HP_L_SMT_EN | RT5616_HP_R_SMT_EN);\r\nsnd_soc_update_bits(codec, RT5616_HP_VOL,\r\nRT5616_L_MUTE | RT5616_R_MUTE, 0);\r\nmsleep(100);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_HP_SG_MASK | RT5616_HP_L_SMT_MASK |\r\nRT5616_HP_R_SMT_MASK, RT5616_HP_SG_DIS |\r\nRT5616_HP_L_SMT_DIS | RT5616_HP_R_SMT_DIS);\r\nmsleep(20);\r\nsnd_soc_update_bits(codec, RT5616_HP_CALIB_AMP_DET,\r\nRT5616_HPD_PS_MASK, RT5616_HPD_PS_EN);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M3,\r\nRT5616_CP_FQ1_MASK | RT5616_CP_FQ2_MASK |\r\nRT5616_CP_FQ3_MASK,\r\nRT5616_CP_FQ_96_KHZ << RT5616_CP_FQ1_SFT |\r\nRT5616_CP_FQ_12_KHZ << RT5616_CP_FQ2_SFT |\r\nRT5616_CP_FQ_96_KHZ << RT5616_CP_FQ3_SFT);\r\nsnd_soc_write(codec, RT5616_PR_BASE +\r\nRT5616_MAMP_INT_REG2, 0xfc00);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_HP_SG_MASK, RT5616_HP_SG_EN);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_RSTP_MASK, RT5616_RSTP_EN);\r\nsnd_soc_update_bits(codec, RT5616_DEPOP_M1,\r\nRT5616_RSTP_MASK | RT5616_HP_L_SMT_MASK |\r\nRT5616_HP_R_SMT_MASK, RT5616_RSTP_DIS |\r\nRT5616_HP_L_SMT_EN | RT5616_HP_R_SMT_EN);\r\nsnd_soc_update_bits(codec, RT5616_HP_CALIB_AMP_DET,\r\nRT5616_HPD_PS_MASK, RT5616_HPD_PS_DIS);\r\nmsleep(90);\r\nsnd_soc_update_bits(codec, RT5616_HP_VOL,\r\nRT5616_L_MUTE | RT5616_R_MUTE,\r\nRT5616_L_MUTE | RT5616_R_MUTE);\r\nmsleep(30);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_lout_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_LM, RT5616_PWR_LM);\r\nsnd_soc_update_bits(codec, RT5616_LOUT_CTRL1,\r\nRT5616_L_MUTE | RT5616_R_MUTE, 0);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5616_LOUT_CTRL1,\r\nRT5616_L_MUTE | RT5616_R_MUTE,\r\nRT5616_L_MUTE | RT5616_R_MUTE);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_LM, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_bst1_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG2,\r\nRT5616_PWR_BST1_OP2, RT5616_PWR_BST1_OP2);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG2,\r\nRT5616_PWR_BST1_OP2, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_bst2_event(struct snd_soc_dapm_widget *w,\r\nstruct snd_kcontrol *kcontrol, int event)\r\n{\r\nstruct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm);\r\nswitch (event) {\r\ncase SND_SOC_DAPM_POST_PMU:\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG2,\r\nRT5616_PWR_BST2_OP2, RT5616_PWR_BST2_OP2);\r\nbreak;\r\ncase SND_SOC_DAPM_PRE_PMD:\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG2,\r\nRT5616_PWR_BST2_OP2, 0);\r\nbreak;\r\ndefault:\r\nreturn 0;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_hw_params(struct snd_pcm_substream *substream,\r\nstruct snd_pcm_hw_params *params,\r\nstruct snd_soc_dai *dai)\r\n{\r\nstruct snd_soc_pcm_runtime *rtd = substream->private_data;\r\nstruct snd_soc_codec *codec = rtd->codec;\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int val_len = 0, val_clk, mask_clk;\r\nint pre_div, bclk_ms, frame_size;\r\nrt5616->lrck[dai->id] = params_rate(params);\r\npre_div = rl6231_get_clk_info(rt5616->sysclk, rt5616->lrck[dai->id]);\r\nif (pre_div < 0) {\r\ndev_err(codec->dev, "Unsupported clock setting\n");\r\nreturn -EINVAL;\r\n}\r\nframe_size = snd_soc_params_to_frame_size(params);\r\nif (frame_size < 0) {\r\ndev_err(codec->dev, "Unsupported frame size: %d\n", frame_size);\r\nreturn -EINVAL;\r\n}\r\nbclk_ms = frame_size > 32 ? 1 : 0;\r\nrt5616->bclk[dai->id] = rt5616->lrck[dai->id] * (32 << bclk_ms);\r\ndev_dbg(dai->dev, "bclk is %dHz and lrck is %dHz\n",\r\nrt5616->bclk[dai->id], rt5616->lrck[dai->id]);\r\ndev_dbg(dai->dev, "bclk_ms is %d and pre_div is %d for iis %d\n",\r\nbclk_ms, pre_div, dai->id);\r\nswitch (params_format(params)) {\r\ncase SNDRV_PCM_FORMAT_S16_LE:\r\nbreak;\r\ncase SNDRV_PCM_FORMAT_S20_3LE:\r\nval_len |= RT5616_I2S_DL_20;\r\nbreak;\r\ncase SNDRV_PCM_FORMAT_S24_LE:\r\nval_len |= RT5616_I2S_DL_24;\r\nbreak;\r\ncase SNDRV_PCM_FORMAT_S8:\r\nval_len |= RT5616_I2S_DL_8;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nmask_clk = RT5616_I2S_PD1_MASK;\r\nval_clk = pre_div << RT5616_I2S_PD1_SFT;\r\nsnd_soc_update_bits(codec, RT5616_I2S1_SDP,\r\nRT5616_I2S_DL_MASK, val_len);\r\nsnd_soc_update_bits(codec, RT5616_ADDA_CLK1, mask_clk, val_clk);\r\nreturn 0;\r\n}\r\nstatic int rt5616_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\r\ncase SND_SOC_DAIFMT_CBM_CFM:\r\nrt5616->master[dai->id] = 1;\r\nbreak;\r\ncase SND_SOC_DAIFMT_CBS_CFS:\r\nreg_val |= RT5616_I2S_MS_S;\r\nrt5616->master[dai->id] = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\r\ncase SND_SOC_DAIFMT_NB_NF:\r\nbreak;\r\ncase SND_SOC_DAIFMT_IB_NF:\r\nreg_val |= RT5616_I2S_BP_INV;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\r\ncase SND_SOC_DAIFMT_I2S:\r\nbreak;\r\ncase SND_SOC_DAIFMT_LEFT_J:\r\nreg_val |= RT5616_I2S_DF_LEFT;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_A:\r\nreg_val |= RT5616_I2S_DF_PCM_A;\r\nbreak;\r\ncase SND_SOC_DAIFMT_DSP_B:\r\nreg_val |= RT5616_I2S_DF_PCM_B;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, RT5616_I2S1_SDP,\r\nRT5616_I2S_MS_MASK | RT5616_I2S_BP_MASK |\r\nRT5616_I2S_DF_MASK, reg_val);\r\nreturn 0;\r\n}\r\nstatic int rt5616_set_dai_sysclk(struct snd_soc_dai *dai,\r\nint clk_id, unsigned int freq, int dir)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nunsigned int reg_val = 0;\r\nif (freq == rt5616->sysclk && clk_id == rt5616->sysclk_src)\r\nreturn 0;\r\nswitch (clk_id) {\r\ncase RT5616_SCLK_S_MCLK:\r\nreg_val |= RT5616_SCLK_SRC_MCLK;\r\nbreak;\r\ncase RT5616_SCLK_S_PLL1:\r\nreg_val |= RT5616_SCLK_SRC_PLL1;\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Invalid clock id (%d)\n", clk_id);\r\nreturn -EINVAL;\r\n}\r\nsnd_soc_update_bits(codec, RT5616_GLB_CLK,\r\nRT5616_SCLK_SRC_MASK, reg_val);\r\nrt5616->sysclk = freq;\r\nrt5616->sysclk_src = clk_id;\r\ndev_dbg(dai->dev, "Sysclk is %dHz and clock id is %d\n", freq, clk_id);\r\nreturn 0;\r\n}\r\nstatic int rt5616_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\r\nunsigned int freq_in, unsigned int freq_out)\r\n{\r\nstruct snd_soc_codec *codec = dai->codec;\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nstruct rl6231_pll_code pll_code;\r\nint ret;\r\nif (source == rt5616->pll_src && freq_in == rt5616->pll_in &&\r\nfreq_out == rt5616->pll_out)\r\nreturn 0;\r\nif (!freq_in || !freq_out) {\r\ndev_dbg(codec->dev, "PLL disabled\n");\r\nrt5616->pll_in = 0;\r\nrt5616->pll_out = 0;\r\nsnd_soc_update_bits(codec, RT5616_GLB_CLK,\r\nRT5616_SCLK_SRC_MASK,\r\nRT5616_SCLK_SRC_MCLK);\r\nreturn 0;\r\n}\r\nswitch (source) {\r\ncase RT5616_PLL1_S_MCLK:\r\nsnd_soc_update_bits(codec, RT5616_GLB_CLK,\r\nRT5616_PLL1_SRC_MASK,\r\nRT5616_PLL1_SRC_MCLK);\r\nbreak;\r\ncase RT5616_PLL1_S_BCLK1:\r\ncase RT5616_PLL1_S_BCLK2:\r\nsnd_soc_update_bits(codec, RT5616_GLB_CLK,\r\nRT5616_PLL1_SRC_MASK,\r\nRT5616_PLL1_SRC_BCLK1);\r\nbreak;\r\ndefault:\r\ndev_err(codec->dev, "Unknown PLL source %d\n", source);\r\nreturn -EINVAL;\r\n}\r\nret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\r\nif (ret < 0) {\r\ndev_err(codec->dev, "Unsupport input clock %d\n", freq_in);\r\nreturn ret;\r\n}\r\ndev_dbg(codec->dev, "bypass=%d m=%d n=%d k=%d\n",\r\npll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\r\npll_code.n_code, pll_code.k_code);\r\nsnd_soc_write(codec, RT5616_PLL_CTRL1,\r\npll_code.n_code << RT5616_PLL_N_SFT | pll_code.k_code);\r\nsnd_soc_write(codec, RT5616_PLL_CTRL2,\r\n(pll_code.m_bp ? 0 : pll_code.m_code) <<\r\nRT5616_PLL_M_SFT |\r\npll_code.m_bp << RT5616_PLL_M_BP_SFT);\r\nrt5616->pll_in = freq_in;\r\nrt5616->pll_out = freq_out;\r\nrt5616->pll_src = source;\r\nreturn 0;\r\n}\r\nstatic int rt5616_set_bias_level(struct snd_soc_codec *codec,\r\nenum snd_soc_bias_level level)\r\n{\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nint ret;\r\nswitch (level) {\r\ncase SND_SOC_BIAS_ON:\r\nbreak;\r\ncase SND_SOC_BIAS_PREPARE:\r\nif (IS_ERR(rt5616->mclk))\r\nbreak;\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_ON) {\r\nclk_disable_unprepare(rt5616->mclk);\r\n} else {\r\nret = clk_prepare_enable(rt5616->mclk);\r\nif (ret)\r\nreturn ret;\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_STANDBY:\r\nif (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) {\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_VREF1 | RT5616_PWR_MB |\r\nRT5616_PWR_BG | RT5616_PWR_VREF2,\r\nRT5616_PWR_VREF1 | RT5616_PWR_MB |\r\nRT5616_PWR_BG | RT5616_PWR_VREF2);\r\nmdelay(10);\r\nsnd_soc_update_bits(codec, RT5616_PWR_ANLG1,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2);\r\nsnd_soc_update_bits(codec, RT5616_D_MISC,\r\nRT5616_D_GATE_EN,\r\nRT5616_D_GATE_EN);\r\n}\r\nbreak;\r\ncase SND_SOC_BIAS_OFF:\r\nsnd_soc_update_bits(codec, RT5616_D_MISC, RT5616_D_GATE_EN, 0);\r\nsnd_soc_write(codec, RT5616_PWR_DIG1, 0x0000);\r\nsnd_soc_write(codec, RT5616_PWR_DIG2, 0x0000);\r\nsnd_soc_write(codec, RT5616_PWR_VOL, 0x0000);\r\nsnd_soc_write(codec, RT5616_PWR_MIXER, 0x0000);\r\nsnd_soc_write(codec, RT5616_PWR_ANLG1, 0x0000);\r\nsnd_soc_write(codec, RT5616_PWR_ANLG2, 0x0000);\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int rt5616_probe(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nrt5616->mclk = devm_clk_get(codec->dev, "mclk");\r\nif (PTR_ERR(rt5616->mclk) == -EPROBE_DEFER)\r\nreturn -EPROBE_DEFER;\r\nrt5616->codec = codec;\r\nreturn 0;\r\n}\r\nstatic int rt5616_suspend(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nregcache_cache_only(rt5616->regmap, true);\r\nregcache_mark_dirty(rt5616->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5616_resume(struct snd_soc_codec *codec)\r\n{\r\nstruct rt5616_priv *rt5616 = snd_soc_codec_get_drvdata(codec);\r\nregcache_cache_only(rt5616->regmap, false);\r\nregcache_sync(rt5616->regmap);\r\nreturn 0;\r\n}\r\nstatic int rt5616_i2c_probe(struct i2c_client *i2c,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct rt5616_priv *rt5616;\r\nunsigned int val;\r\nint ret;\r\nrt5616 = devm_kzalloc(&i2c->dev, sizeof(struct rt5616_priv),\r\nGFP_KERNEL);\r\nif (!rt5616)\r\nreturn -ENOMEM;\r\ni2c_set_clientdata(i2c, rt5616);\r\nrt5616->regmap = devm_regmap_init_i2c(i2c, &rt5616_regmap);\r\nif (IS_ERR(rt5616->regmap)) {\r\nret = PTR_ERR(rt5616->regmap);\r\ndev_err(&i2c->dev, "Failed to allocate register map: %d\n",\r\nret);\r\nreturn ret;\r\n}\r\nregmap_read(rt5616->regmap, RT5616_DEVICE_ID, &val);\r\nif (val != 0x6281) {\r\ndev_err(&i2c->dev,\r\n"Device with ID register %#x is not rt5616\n",\r\nval);\r\nreturn -ENODEV;\r\n}\r\nregmap_write(rt5616->regmap, RT5616_RESET, 0);\r\nregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\r\nRT5616_PWR_VREF1 | RT5616_PWR_MB |\r\nRT5616_PWR_BG | RT5616_PWR_VREF2,\r\nRT5616_PWR_VREF1 | RT5616_PWR_MB |\r\nRT5616_PWR_BG | RT5616_PWR_VREF2);\r\nmdelay(10);\r\nregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2,\r\nRT5616_PWR_FV1 | RT5616_PWR_FV2);\r\nret = regmap_register_patch(rt5616->regmap, init_list,\r\nARRAY_SIZE(init_list));\r\nif (ret != 0)\r\ndev_warn(&i2c->dev, "Failed to apply regmap patch: %d\n", ret);\r\nregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\r\nRT5616_PWR_LDO_DVO_MASK, RT5616_PWR_LDO_DVO_1_2V);\r\nreturn snd_soc_register_codec(&i2c->dev, &soc_codec_dev_rt5616,\r\nrt5616_dai, ARRAY_SIZE(rt5616_dai));\r\n}\r\nstatic int rt5616_i2c_remove(struct i2c_client *i2c)\r\n{\r\nsnd_soc_unregister_codec(&i2c->dev);\r\nreturn 0;\r\n}\r\nstatic void rt5616_i2c_shutdown(struct i2c_client *client)\r\n{\r\nstruct rt5616_priv *rt5616 = i2c_get_clientdata(client);\r\nregmap_write(rt5616->regmap, RT5616_HP_VOL, 0xc8c8);\r\nregmap_write(rt5616->regmap, RT5616_LOUT_CTRL1, 0xc8c8);\r\n}
