CxlResult:C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axi_interconnect_v1_7_20/.cxl.verilog.axi_interconnect_v1_7_20.axi_interconnect_v1_7_20.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = axi_interconnect_v1_7_20 ,
	SourcePath = C:\Xilinx\Vivado\2022.2\data ,
	Simulator = modelsim ,
	SimulatorVersion = 10.5b ,
	CompiledLibrary = axi_interconnect_v1_7_20 ,
	CompiledPath = C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axi_interconnect_v1_7_20 ,
	Timestamp = Thu Mar  2 16:47:36 2023 ,
	Time = 1677775656 ,
	Language = verilog ,
	XilinxVersion = 2022.2 ,
	LogFile = C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/axi_interconnect_v1_7_20/.cxl.verilog.axi_interconnect_v1_7_20.axi_interconnect_v1_7_20.nt64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
