
---------- Begin Simulation Statistics ----------
final_tick                                59245117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132094                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720772                       # Number of bytes of host memory used
host_op_rate                                   133577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   757.04                       # Real time elapsed on the host
host_tick_rate                               78259347                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059245                       # Number of seconds simulated
sim_ticks                                 59245117500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122355                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184902                       # CPI: cycles per instruction
system.cpu.discardedOps                        957667                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2722959                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.843951                       # IPC: instructions per cycle
system.cpu.numCycles                        118490235                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111255     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138347     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383147      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122355                       # Class of committed instruction
system.cpu.tickCycles                       115767276                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        22320                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        47636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1163                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6510628                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5100801                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            345877                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4088012                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4081999                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.852911                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  313289                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          674710                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102862                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           571848                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34897                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43841520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43841520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43850113                       # number of overall hits
system.cpu.dcache.overall_hits::total        43850113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        28055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28158                       # number of overall misses
system.cpu.dcache.overall_misses::total         28158                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    821141000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    821141000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    821141000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    821141000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43869575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43869575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43878271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43878271                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000642                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29268.971663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29268.971663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29161.907806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29161.907806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   110.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20274                       # number of writebacks
system.cpu.dcache.writebacks::total             20274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23918                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    592774500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    592774500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24580.538884                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24580.538884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24783.614851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24783.614851                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21871                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37538852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37538852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    134488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    134488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37544684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37544684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23060.442387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23060.442387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21624.212185                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21624.212185                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6302668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6302668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    686652500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    686652500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324891                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003514                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30898.281060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30898.281060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4108                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    462163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    462163000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25512.724262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25512.724262                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011845                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011845                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           91                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           91                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7094000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7094000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010465                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77956.043956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77956.043956                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2014.743471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43874363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1834.289184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2014.743471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          574                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          868                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175538331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175538331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48898695                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40556020                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265818                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     17139520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17139520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17139520                       # number of overall hits
system.cpu.icache.overall_hits::total        17139520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1414                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1414                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1414                       # number of overall misses
system.cpu.icache.overall_misses::total          1414                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    107140000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107140000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    107140000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107140000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17140934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17140934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17140934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17140934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75770.862801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75770.862801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75770.862801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75770.862801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          432                       # number of writebacks
system.cpu.icache.writebacks::total               432                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1414                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1414                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1414                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1414                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105726000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74770.862801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74770.862801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74770.862801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74770.862801                       # average overall mshr miss latency
system.cpu.icache.replacements                    432                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17139520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17139520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1414                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1414                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    107140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107140000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17140934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17140934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75770.862801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75770.862801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1414                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74770.862801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74770.862801                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           977.903922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17140934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1414                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12122.301273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   977.903922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          982                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          981                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68565150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68565150                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  59245117500                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread28265.numOps               101122355                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19367                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19459                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data               19367                       # number of overall hits
system.l2.overall_hits::total                   19459                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4552                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5874                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1322                       # number of overall misses
system.l2.overall_misses::.cpu.data              4552                       # number of overall misses
system.l2.overall_misses::total                  5874                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    102584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    353180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        455764500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    102584500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    353180000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       455764500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.190309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.190309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77597.957640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77587.873462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77590.143003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77597.957640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77587.873462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77590.143003                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 146                       # number of writebacks
system.l2.writebacks::total                       146                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5864                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     89253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    307245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    396498500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     89253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    307245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    396498500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.189974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231477                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.189974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231477                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67616.287879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67615.536972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67615.706003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67616.287879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67615.536972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67615.706003                       # average overall mshr miss latency
system.l2.replacements                           1966                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          416                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              416                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          416                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          416                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           40                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            40                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14407                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    283698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     283698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.204692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.204692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76509.708738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76509.708738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    246618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.204692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.204692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66509.708738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66509.708738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    102584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934936                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77597.957640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77597.957640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     89253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67616.287879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67616.287879                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     69482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     69482000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.145417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82324.644550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82324.644550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     60627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     60627000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.144039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72520.334928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72520.334928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4020.712352                       # Cycle average of tags in use
system.l2.tags.total_refs                       47142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.777924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     134.662939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       186.983837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3699.065576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4093                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    383597                       # Number of tag accesses
system.l2.tags.data_accesses                   383597                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023855798500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27035                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5864                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        146                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5864                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      146                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5864                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     833.571429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.635414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1930.188234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.714286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.699663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  375296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   56000679000                       # Total gap between requests
system.mem_ctrls.avgGap                    9317916.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        84480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       289536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         7936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1425940.289509932976                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4887086.264956770465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 133951.966590327036                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1320                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          146                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35215250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    120751500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 324462502500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26678.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26573.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2222345907.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        84480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       290816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        375296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        84480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        84480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         9344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         9344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5864                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          146                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           146                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1425940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4908691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6334632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1425940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1425940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       157718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          157718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       157718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1425940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4908691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6492349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5844                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 124                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            1                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                46391750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              29220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          155966750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7938.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26688.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4571                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                102                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   294.943629                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   194.765382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   292.152142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          358     27.64%     27.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          429     33.13%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          162     12.51%     73.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          134     10.35%     83.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           37      2.86%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           18      1.39%     87.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           11      0.85%     88.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           21      1.62%     90.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          125      9.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                374016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               7936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.313027                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.133952                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4641000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2466750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21277200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        464580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4676181120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1609072380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21395116800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27709219830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.704699                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55607306500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1978080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1659731000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4605300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2447775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20448960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4676181120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1656712410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21354998880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27715577145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.812004                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55502555250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1978080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1764482250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.membus.trans_dist::CleanEvict              697                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2156                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       384640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  384640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5864                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             8549500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31108000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18115                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1414                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5804                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3260                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        69709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 72969                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       118144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2828352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                2946496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1966                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27299                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059892                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.238984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25675     94.05%     94.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1613      5.91%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27299                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59245117500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           44524000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2121998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35882492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
