{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702485459823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702485459830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 11:37:39 2023 " "Processing started: Wed Dec 13 11:37:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702485459830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485459830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_prueba -c circuito_prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485459830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702485460134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702485460134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCH-beh " "Found design unit 1: BCH-beh" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468218 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCH " "Found entity 1: BCH" {  } { { "src/BCH.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/BCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_15-beh " "Found design unit 1: counter_15-beh" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468221 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_15 " "Found entity 1: counter_15" {  } { { "src/counter_15.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_15.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468223 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL/PLL.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll_medio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll_medio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_medio-SYN " "Found design unit 1: pll_medio-SYN" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468225 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_MEDIO " "Found entity 1: PLL_MEDIO" {  } { { "IP/PLL/PLL_MEDIO.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/IP/PLL/PLL_MEDIO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_leds-beh " "Found design unit 1: counter_leds-beh" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468226 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_leds " "Found entity 1: counter_leds" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702485468226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468226 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S5 counter_leds.vhd(44) " "VHDL error at counter_leds.vhd(44): object \"S5\" is used but not declared" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 44 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702485468227 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S5 counter_leds.vhd(46) " "VHDL error at counter_leds.vhd(46): object \"S5\" is used but not declared" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702485468227 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S6 counter_leds.vhd(50) " "VHDL error at counter_leds.vhd(50): object \"S6\" is used but not declared" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 50 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702485468228 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "S7 counter_leds.vhd(54) " "VHDL error at counter_leds.vhd(54): object \"S7\" is used but not declared" {  } { { "src/counter_leds.vhd" "" { Text "C:/PROYECTOS/CircuitoPruebaDE0-nano/src/counter_leds.vhd" 54 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1702485468228 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702485468345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 13 11:37:48 2023 " "Processing ended: Wed Dec 13 11:37:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702485468345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702485468345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702485468345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702485468990 ""}
