

================================================================
== Vitis HLS Report for 'ShiftRows'
================================================================
* Date:           Thu Apr 17 13:41:48 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    248|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  53|         10|    1|         10|
    |reg_147         |   9|          2|    8|         16|
    |reg_154         |   9|          2|    8|         16|
    |reg_167         |   9|          2|    8|         16|
    |state_address0  |  53|         10|    4|         40|
    |state_address1  |  53|         10|    4|         40|
    |state_d0        |  37|          7|    8|         56|
    |state_d1        |  25|          5|    8|         40|
    +----------------+----+-----------+-----+-----------+
    |Total           | 248|         48|   49|        234|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  9|   0|    9|          0|
    |reg_147    |  8|   0|    8|          0|
    |reg_154    |  8|   0|    8|          0|
    |reg_161    |  8|   0|    8|          0|
    |reg_167    |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      | 41|   0|   41|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     ShiftRows|  return value|
|state_address0  |  out|    4|   ap_memory|         state|         array|
|state_ce0       |  out|    1|   ap_memory|         state|         array|
|state_we0       |  out|    1|   ap_memory|         state|         array|
|state_d0        |  out|    8|   ap_memory|         state|         array|
|state_q0        |   in|    8|   ap_memory|         state|         array|
|state_address1  |  out|    4|   ap_memory|         state|         array|
|state_ce1       |  out|    1|   ap_memory|         state|         array|
|state_we1       |  out|    1|   ap_memory|         state|         array|
|state_d1        |  out|    8|   ap_memory|         state|         array|
|state_q1        |   in|    8|   ap_memory|         state|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:24]   --->   Operation 10 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:24]   --->   Operation 11 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_addr_16 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:25]   --->   Operation 12 'getelementptr' 'state_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%state_load_16 = load i4 %state_addr_16" [source/AESfunctions.cpp:25]   --->   Operation 13 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 14 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:24]   --->   Operation 14 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/2] (2.32ns)   --->   "%state_load_16 = load i4 %state_addr_16" [source/AESfunctions.cpp:25]   --->   Operation 15 'load' 'state_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr_17 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:26]   --->   Operation 16 'getelementptr' 'state_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%state_load_17 = load i4 %state_addr_17" [source/AESfunctions.cpp:26]   --->   Operation 17 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_addr_18 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:29]   --->   Operation 18 'getelementptr' 'state_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%state_load_18 = load i4 %state_addr_18" [source/AESfunctions.cpp:29]   --->   Operation 19 'load' 'state_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%state_load_17 = load i4 %state_addr_17" [source/AESfunctions.cpp:26]   --->   Operation 20 'load' 'state_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%state_load_18 = load i4 %state_addr_18" [source/AESfunctions.cpp:29]   --->   Operation 21 'load' 'state_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%state_addr_19 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:30]   --->   Operation 22 'getelementptr' 'state_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%state_load_19 = load i4 %state_addr_19" [source/AESfunctions.cpp:30]   --->   Operation 23 'load' 'state_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%state_addr_20 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:31]   --->   Operation 24 'getelementptr' 'state_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%state_load_20 = load i4 %state_addr_20" [source/AESfunctions.cpp:31]   --->   Operation 25 'load' 'state_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_17, i4 %state_addr_20" [source/AESfunctions.cpp:43]   --->   Operation 26 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_19 = load i4 %state_addr_19" [source/AESfunctions.cpp:30]   --->   Operation 27 'load' 'state_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%state_load_20 = load i4 %state_addr_20" [source/AESfunctions.cpp:31]   --->   Operation 28 'load' 'state_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_21 = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:34]   --->   Operation 29 'getelementptr' 'state_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_21 = load i4 %state_addr_21" [source/AESfunctions.cpp:34]   --->   Operation 30 'load' 'state_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_22 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:35]   --->   Operation 31 'getelementptr' 'state_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_22 = load i4 %state_addr_22" [source/AESfunctions.cpp:35]   --->   Operation 32 'load' 'state_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_16, i4 %state_addr_22" [source/AESfunctions.cpp:43]   --->   Operation 33 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 34 [1/2] (2.32ns)   --->   "%state_load_21 = load i4 %state_addr_21" [source/AESfunctions.cpp:34]   --->   Operation 34 'load' 'state_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%state_load_22 = load i4 %state_addr_22" [source/AESfunctions.cpp:35]   --->   Operation 35 'load' 'state_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_23 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:36]   --->   Operation 36 'getelementptr' 'state_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (2.32ns)   --->   "%state_load_23 = load i4 %state_addr_23" [source/AESfunctions.cpp:36]   --->   Operation 37 'load' 'state_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_24 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:39]   --->   Operation 38 'getelementptr' 'state_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (2.32ns)   --->   "%state_load_24 = load i4 %state_addr_24" [source/AESfunctions.cpp:39]   --->   Operation 39 'load' 'state_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load, i4 %state_addr_24" [source/AESfunctions.cpp:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_20, i4 %state_addr_23" [source/AESfunctions.cpp:43]   --->   Operation 41 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 42 [1/2] (2.32ns)   --->   "%state_load_23 = load i4 %state_addr_23" [source/AESfunctions.cpp:36]   --->   Operation 42 'load' 'state_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%state_load_24 = load i4 %state_addr_24" [source/AESfunctions.cpp:39]   --->   Operation 43 'load' 'state_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%state_addr_25 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:40]   --->   Operation 44 'getelementptr' 'state_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.32ns)   --->   "%state_load_25 = load i4 %state_addr_25" [source/AESfunctions.cpp:40]   --->   Operation 45 'load' 'state_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_26 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:41]   --->   Operation 46 'getelementptr' 'state_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_26 = load i4 %state_addr_26" [source/AESfunctions.cpp:41]   --->   Operation 47 'load' 'state_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_19, i4 %state_addr_25" [source/AESfunctions.cpp:43]   --->   Operation 48 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_23, i4 %state_addr_26" [source/AESfunctions.cpp:43]   --->   Operation 49 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 50 [1/2] (2.32ns)   --->   "%state_load_25 = load i4 %state_addr_25" [source/AESfunctions.cpp:40]   --->   Operation 50 'load' 'state_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%state_load_26 = load i4 %state_addr_26" [source/AESfunctions.cpp:41]   --->   Operation 51 'load' 'state_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_18, i4 %state_addr" [source/AESfunctions.cpp:43]   --->   Operation 52 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_21, i4 %state_addr_18" [source/AESfunctions.cpp:43]   --->   Operation 53 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_22, i4 %state_addr_16" [source/AESfunctions.cpp:43]   --->   Operation 54 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_24, i4 %state_addr_21" [source/AESfunctions.cpp:43]   --->   Operation 55 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_25, i4 %state_addr_19" [source/AESfunctions.cpp:43]   --->   Operation 56 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln43 = store i8 %state_load_26, i4 %state_addr_17" [source/AESfunctions.cpp:43]   --->   Operation 57 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [source/AESfunctions.cpp:45]   --->   Operation 58 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr    (getelementptr) [ 0011111100]
state_addr_16 (getelementptr) [ 0011111110]
state_load    (load         ) [ 0001110000]
state_load_16 (load         ) [ 0001100000]
state_addr_17 (getelementptr) [ 0001111111]
state_addr_18 (getelementptr) [ 0001111100]
state_load_17 (load         ) [ 0000000000]
state_load_18 (load         ) [ 0000111100]
state_addr_19 (getelementptr) [ 0000111111]
state_addr_20 (getelementptr) [ 0000100000]
store_ln43    (store        ) [ 0000000000]
state_load_19 (load         ) [ 0000011000]
state_load_20 (load         ) [ 0000010000]
state_addr_21 (getelementptr) [ 0000011110]
state_addr_22 (getelementptr) [ 0000010000]
store_ln43    (store        ) [ 0000000000]
state_load_21 (load         ) [ 0000001100]
state_load_22 (load         ) [ 0000001110]
state_addr_23 (getelementptr) [ 0000001000]
state_addr_24 (getelementptr) [ 0000001000]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
state_load_23 (load         ) [ 0000000000]
state_load_24 (load         ) [ 0000000110]
state_addr_25 (getelementptr) [ 0000000100]
state_addr_26 (getelementptr) [ 0000000100]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
state_load_25 (load         ) [ 0000000011]
state_load_26 (load         ) [ 0000000011]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
store_ln43    (store        ) [ 0000000000]
ret_ln45      (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="state_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_access_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="4" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="0" slack="0"/>
<pin id="41" dir="0" index="4" bw="4" slack="2"/>
<pin id="42" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="43" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
<pin id="44" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_16/1 state_load_17/2 state_load_18/2 state_load_19/3 state_load_20/3 store_ln43/3 state_load_21/4 state_load_22/4 store_ln43/4 state_load_23/5 state_load_24/5 store_ln43/5 store_ln43/5 state_load_25/6 state_load_26/6 store_ln43/6 store_ln43/6 store_ln43/7 store_ln43/7 store_ln43/8 store_ln43/8 store_ln43/9 store_ln43/9 "/>
</bind>
</comp>

<comp id="46" class="1004" name="state_addr_16_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="state_addr_17_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="state_addr_18_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_18/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="state_addr_19_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_19/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="state_addr_20_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_20/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_addr_21_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_21/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="state_addr_22_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_22/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="state_addr_23_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_23/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="state_addr_24_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_24/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_addr_25_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_25/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="state_addr_26_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_26/6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2"/>
<pin id="149" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load state_load_21 state_load_25 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2"/>
<pin id="156" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_16 state_load_19 state_load_24 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2"/>
<pin id="163" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_18 state_load_26 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_20 state_load_22 "/>
</bind>
</comp>

<comp id="174" class="1005" name="state_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="179" class="1005" name="state_addr_16_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="185" class="1005" name="state_addr_17_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="191" class="1005" name="state_addr_18_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_18 "/>
</bind>
</comp>

<comp id="196" class="1005" name="state_addr_19_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_19 "/>
</bind>
</comp>

<comp id="201" class="1005" name="state_addr_20_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_20 "/>
</bind>
</comp>

<comp id="206" class="1005" name="state_addr_21_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_21 "/>
</bind>
</comp>

<comp id="211" class="1005" name="state_addr_22_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_22 "/>
</bind>
</comp>

<comp id="216" class="1005" name="state_addr_23_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_23 "/>
</bind>
</comp>

<comp id="221" class="1005" name="state_addr_24_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_24 "/>
</bind>
</comp>

<comp id="226" class="1005" name="state_addr_25_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_25 "/>
</bind>
</comp>

<comp id="231" class="1005" name="state_addr_26_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="45"><net_src comp="28" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="54"><net_src comp="46" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="63"><net_src comp="55" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="64" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="81"><net_src comp="73" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="91"><net_src comp="36" pin="7"/><net_sink comp="36" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="36" pin=2"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="36" pin=0"/></net>

<net id="146"><net_src comp="36" pin="3"/><net_sink comp="36" pin=1"/></net>

<net id="150"><net_src comp="36" pin="7"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="152"><net_src comp="36" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="157"><net_src comp="36" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="159"><net_src comp="36" pin="7"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="164"><net_src comp="36" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="170"><net_src comp="36" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="172"><net_src comp="36" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="177"><net_src comp="28" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="182"><net_src comp="46" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="188"><net_src comp="55" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="194"><net_src comp="64" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="199"><net_src comp="73" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="204"><net_src comp="82" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="209"><net_src comp="92" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="214"><net_src comp="101" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="219"><net_src comp="110" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="224"><net_src comp="119" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="229"><net_src comp="128" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="234"><net_src comp="137" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="36" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 4 5 6 7 8 9 }
 - Input state : 
	Port: ShiftRows : state | {1 2 3 4 5 6 7 }
  - Chain level:
	State 1
		state_load : 1
		state_load_16 : 1
	State 2
		state_load_17 : 1
		state_load_18 : 1
	State 3
		state_load_19 : 1
		state_load_20 : 1
		store_ln43 : 1
	State 4
		state_load_21 : 1
		state_load_22 : 1
		store_ln43 : 1
	State 5
		state_load_23 : 1
		state_load_24 : 1
		store_ln43 : 1
		store_ln43 : 1
	State 6
		state_load_25 : 1
		state_load_26 : 1
		store_ln43 : 1
		store_ln43 : 1
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_147       |    8   |
|       reg_154       |    8   |
|       reg_161       |    8   |
|       reg_167       |    8   |
|state_addr_16_reg_179|    4   |
|state_addr_17_reg_185|    4   |
|state_addr_18_reg_191|    4   |
|state_addr_19_reg_196|    4   |
|state_addr_20_reg_201|    4   |
|state_addr_21_reg_206|    4   |
|state_addr_22_reg_211|    4   |
|state_addr_23_reg_216|    4   |
|state_addr_24_reg_221|    4   |
|state_addr_25_reg_226|    4   |
|state_addr_26_reg_231|    4   |
|  state_addr_reg_174 |    4   |
+---------------------+--------+
|        Total        |   80   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_36 |  p0  |  13  |   4  |   52   ||    65   |
| grp_access_fu_36 |  p1  |   6  |   8  |   48   ||    31   |
| grp_access_fu_36 |  p2  |  13  |   0  |    0   ||    65   |
| grp_access_fu_36 |  p4  |   4  |   4  |   16   ||    20   |
|      reg_147     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_154     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_167     |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  || 13.8593 ||   208   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   13   |    -   |   208  |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   80   |   208  |
+-----------+--------+--------+--------+
