While analyzing gated clock network, ambiguities have been found on gates CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/un2_apb3_addr_12:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
