Fitter report for osc
Fri Jan 11 23:18:40 2019
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |osc|sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Jan 11 23:18:40 2019       ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; osc                                         ;
; Top-level Entity Name              ; osc                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 325 / 10,320 ( 3 % )                        ;
;     Total combinational functions  ; 259 / 10,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 249 / 10,320 ( 2 % )                        ;
; Total registers                    ; 249                                         ;
; Total pins                         ; 22 / 180 ( 12 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 20,480 / 423,936 ( 5 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; UART_TXD       ; Missing drive strength and slew rate ;
; AD_CLK         ; Missing drive strength and slew rate ;
; DA_CLK         ; Missing drive strength and slew rate ;
; DA_DATA_OUT[7] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[6] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[5] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[4] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[3] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[2] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[1] ; Missing drive strength and slew rate ;
; DA_DATA_OUT[0] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 591 ) ; 0.00 % ( 0 / 591 )         ; 0.00 % ( 0 / 591 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 591 ) ; 0.00 % ( 0 / 591 )         ; 0.00 % ( 0 / 591 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 581 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Temp/final_complete/output_files/osc.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 325 / 10,320 ( 3 % )     ;
;     -- Combinational with no register       ; 76                       ;
;     -- Register only                        ; 66                       ;
;     -- Combinational with a register        ; 183                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 111                      ;
;     -- 3 input functions                    ; 51                       ;
;     -- <=2 input functions                  ; 97                       ;
;     -- Register only                        ; 66                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 183                      ;
;     -- arithmetic mode                      ; 76                       ;
;                                             ;                          ;
; Total registers*                            ; 249 / 11,172 ( 2 % )     ;
;     -- Dedicated logic registers            ; 249 / 10,320 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 31 / 645 ( 5 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 22 / 180 ( 12 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 5                        ;
; M9Ks                                        ; 3 / 46 ( 7 % )           ;
; Total block memory bits                     ; 20,480 / 423,936 ( 5 % ) ;
; Total block memory implementation bits      ; 27,648 / 423,936 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 5 / 10 ( 50 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 0% / 1% / 0%             ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 1%             ;
; Maximum fan-out                             ; 140                      ;
; Highest non-global fan-out                  ; 21                       ;
; Total fan-out                               ; 1775                     ;
; Average fan-out                             ; 2.87                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 325 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 76                  ; 0                              ;
;     -- Register only                        ; 66                  ; 0                              ;
;     -- Combinational with a register        ; 183                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 111                 ; 0                              ;
;     -- 3 input functions                    ; 51                  ; 0                              ;
;     -- <=2 input functions                  ; 97                  ; 0                              ;
;     -- Register only                        ; 66                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 183                 ; 0                              ;
;     -- arithmetic mode                      ; 76                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 249                 ; 0                              ;
;     -- Dedicated logic registers            ; 249 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 31 / 645 ( 5 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 22                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 20480               ; 0                              ;
; Total RAM block bits                        ; 27648               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 3 / 46 ( 6 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )     ; 1 / 12 ( 8 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 125                 ; 1                              ;
;     -- Registered Input Connections         ; 121                 ; 0                              ;
;     -- Output Connections                   ; 1                   ; 125                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1780                ; 132                            ;
;     -- Registered Connections               ; 813                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 126                            ;
;     -- hard_block:auto_generated_inst       ; 126                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 11                  ; 1                              ;
;     -- Output Ports                         ; 11                  ; 1                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AD_DATA_IN[0] ; C15   ; 6        ; 34           ; 20           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[1] ; C16   ; 6        ; 34           ; 20           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[2] ; D15   ; 6        ; 34           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[3] ; D16   ; 6        ; 34           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[4] ; F15   ; 6        ; 34           ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[5] ; F16   ; 6        ; 34           ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[6] ; K16   ; 5        ; 34           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; AD_DATA_IN[7] ; K15   ; 5        ; 34           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; S1            ; M2    ; 2        ; 0            ; 11           ; 14           ; 70                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; UART_RXD      ; C2    ; 1        ; 0            ; 22           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk           ; E1    ; 1        ; 0            ; 11           ; 7            ; 83                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD_CLK         ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_CLK         ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[0] ; K9    ; 4        ; 18           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[1] ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[2] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[3] ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[4] ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[5] ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[6] ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_DATA_OUT[7] ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TXD       ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; AD_DATA_IN[5]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; AD_DATA_IN[4]           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 17 ( 41 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 1 / 27 ( 4 % )  ; 2.5V          ; --           ;
; 5        ; 2 / 25 ( 8 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 14 ( 64 % ) ; 2.5V          ; --           ;
; 7        ; 6 / 26 ( 23 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; UART_RXD                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; DA_DATA_OUT[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; AD_DATA_IN[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; AD_DATA_IN[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; UART_TXD                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; DA_CLK                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; DA_DATA_OUT[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; AD_DATA_IN[2]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; AD_DATA_IN[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; AD_CLK                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; DA_DATA_OUT[6]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; DA_DATA_OUT[4]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; DA_DATA_OUT[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; DA_DATA_OUT[2]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; AD_DATA_IN[4]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; AD_DATA_IN[5]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; DA_DATA_OUT[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; DA_DATA_OUT[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; AD_DATA_IN[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; AD_DATA_IN[6]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; S1                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                          ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------+
; SDC pin name                  ; inst9|altpll_component|auto_generated|pll1                           ;
; PLL mode                      ; Normal                                                               ;
; Compensate clock              ; clock0                                                               ;
; Compensated input/output pins ; --                                                                   ;
; Switchover type               ; --                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                             ;
; Input frequency 1             ; --                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                            ;
; VCO post scale K counter      ; 2                                                                    ;
; VCO frequency control         ; Auto                                                                 ;
; VCO phase shift step          ; 208 ps                                                               ;
; VCO multiply                  ; --                                                                   ;
; VCO divide                    ; --                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                             ;
; Freq max lock                 ; 54.18 MHz                                                            ;
; M VCO Tap                     ; 0                                                                    ;
; M Initial                     ; 1                                                                    ;
; M value                       ; 12                                                                   ;
; N value                       ; 1                                                                    ;
; Charge pump current           ; setting 1                                                            ;
; Loop filter resistance        ; setting 27                                                           ;
; Loop filter capacitance       ; setting 0                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                   ;
; Bandwidth type                ; Medium                                                               ;
; Real time reconfigurable      ; Off                                                                  ;
; Scan chain MIF file           ; --                                                                   ;
; Preserve PLL counter order    ; Off                                                                  ;
; PLL location                  ; PLL_1                                                                ;
; Inclk0 signal                 ; clk                                                                  ;
; Inclk1 signal                 ; --                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                        ;
; Inclk1 signal type            ; --                                                                   ;
+-------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 5   ; 20.0 MHz         ; 0 (0 ps)    ; 1.50 (208 ps)    ; 50/50      ; C0      ; 30            ; 15/15 Even ; --            ; 1       ; 0       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |osc                                            ; 325 (0)     ; 249 (0)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 22   ; 0            ; 76 (0)       ; 66 (0)            ; 183 (0)          ; |osc                                                                                                                                     ; work         ;
;    |DA:inst11|                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |osc|DA:inst11                                                                                                                           ; work         ;
;    |bps:inst10|                                 ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |osc|bps:inst10                                                                                                                          ; work         ;
;    |bps:inst2|                                  ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 14 (14)          ; |osc|bps:inst2                                                                                                                           ; work         ;
;    |command_platform:inst3|                     ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 15 (15)          ; |osc|command_platform:inst3                                                                                                              ; work         ;
;    |fifo_1:inst6|                               ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |osc|fifo_1:inst6                                                                                                                        ; work         ;
;       |scfifo:scfifo_component|                 ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |osc|fifo_1:inst6|scfifo:scfifo_component                                                                                                ; work         ;
;          |scfifo_qk31:auto_generated|           ; 43 (0)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 32 (0)           ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated                                                                     ; work         ;
;             |a_dpfifo_1r31:dpfifo|              ; 43 (2)      ; 32 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (2)       ; 0 (0)             ; 32 (0)           ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo                                                ; work         ;
;                |a_fefifo_kae:fifo_state|        ; 21 (11)     ; 12 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 12 (2)           ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                   |cntr_op7:count_usedw|        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                |cntr_cpb:rd_ptr_count|          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                |cntr_cpb:wr_ptr|                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                |dpram_d811:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram                             ; work         ;
;                   |altsyncram_c3k1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1 ; work         ;
;    |fifo_2:inst7|                               ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 55 (0)            ; 53 (0)           ; |osc|fifo_2:inst7                                                                                                                        ; work         ;
;       |dcfifo:dcfifo_component|                 ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 55 (0)            ; 53 (0)           ; |osc|fifo_2:inst7|dcfifo:dcfifo_component                                                                                                ; work         ;
;          |dcfifo_h2l1:auto_generated|           ; 125 (35)    ; 107 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (2)       ; 55 (23)           ; 53 (3)           ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated                                                                     ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|       ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 17 (17)          ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p                                         ; work         ;
;             |a_graycounter_677:rdptr_g1p|       ; 28 (28)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 19 (19)          ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p                                         ; work         ;
;             |alt_synch_pipe_tld:rs_dgwp|        ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp                                          ; work         ;
;                |dffpipe_se9:dffpipe5|           ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5                     ; work         ;
;             |alt_synch_pipe_uld:ws_dgrp|        ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 5 (0)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                          ; work         ;
;                |dffpipe_te9:dffpipe8|           ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 5 (5)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8                     ; work         ;
;             |altsyncram_gj31:fifo_ram|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram                                            ; work         ;
;             |cmpr_o76:rdempty_eq_comp|          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp                                            ; work         ;
;             |cmpr_o76:wrempty_eq_comp|          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp                                            ; work         ;
;             |cmpr_o76:wrfull_eq_comp|           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |osc|fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrfull_eq_comp                                             ; work         ;
;    |fifo_control:inst5|                         ; 30 (30)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 17 (17)          ; |osc|fifo_control:inst5                                                                                                                  ; work         ;
;    |pll_1:inst9|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|pll_1:inst9                                                                                                                         ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|pll_1:inst9|altpll:altpll_component                                                                                                 ; work         ;
;          |pll_1_altpll:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated                                                                     ; work         ;
;    |sin512:inst12|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|sin512:inst12                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|sin512:inst12|altsyncram:altsyncram_component                                                                                       ; work         ;
;          |altsyncram_u291:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |osc|sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated                                                        ; work         ;
;    |trigger_control:inst4|                      ; 11 (11)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |osc|trigger_control:inst4                                                                                                               ; work         ;
;    |uart_control:inst8|                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |osc|uart_control:inst8                                                                                                                  ; work         ;
;    |uart_rx:inst1|                              ; 36 (36)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 22 (22)          ; |osc|uart_rx:inst1                                                                                                                       ; work         ;
;    |uart_tx:inst|                               ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 5 (5)             ; 12 (12)          ; |osc|uart_tx:inst                                                                                                                        ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; UART_TXD       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD_CLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_CLK         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_DATA_OUT[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; S1             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AD_DATA_IN[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_DATA_IN[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_DATA_IN[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_DATA_IN[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD_DATA_IN[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_DATA_IN[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_DATA_IN[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD_DATA_IN[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; UART_RXD       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                     ;                   ;         ;
; S1                                                                                                                                                      ;                   ;         ;
; AD_DATA_IN[5]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~11                                                                                                               ; 1                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; AD_DATA_IN[4]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~9                                                                                                                ; 0                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 0                 ; 6       ;
; AD_DATA_IN[3]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~7                                                                                                                ; 1                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; AD_DATA_IN[6]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~13                                                                                                               ; 0                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 0                 ; 6       ;
; AD_DATA_IN[2]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~5                                                                                                                ; 1                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; AD_DATA_IN[0]                                                                                                                                           ;                   ;         ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
;      - trigger_control:inst4|LessThan0~1                                                                                                                ; 1                 ; 6       ;
; AD_DATA_IN[1]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~3                                                                                                                ; 1                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 1                 ; 6       ;
; AD_DATA_IN[7]                                                                                                                                           ;                   ;         ;
;      - trigger_control:inst4|LessThan0~14                                                                                                               ; 0                 ; 6       ;
;      - fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0 ; 0                 ; 6       ;
; UART_RXD                                                                                                                                                ;                   ;         ;
;      - uart_rx:inst1|rx_temp_data[0]~0                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[1]~1                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[2]~2                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[3]~3                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[7]~4                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[6]~5                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[5]~6                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rx_temp_data[4]~7                                                                                                                  ; 0                 ; 6       ;
;      - uart_rx:inst1|rs232_rx0~0                                                                                                                        ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; S1                                                                                                               ; PIN_M2             ; 70      ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; bps:inst10|always0~0                                                                                             ; LCCOMB_X14_Y19_N12 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; bps:inst2|always0~0                                                                                              ; LCCOMB_X13_Y20_N24 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                              ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                              ; PIN_E1             ; 82      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; command_platform:inst3|WideOr0~2                                                                                 ; LCCOMB_X28_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; command_platform:inst3|gather_set[1]~1                                                                           ; LCCOMB_X28_Y18_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|_~0 ; LCCOMB_X26_Y18_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|valid_rreq                  ; LCCOMB_X26_Y19_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|valid_wreq                  ; LCCOMB_X26_Y18_N0  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|valid_rdreq~0                                    ; LCCOMB_X13_Y21_N14 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|valid_wrreq~0                                    ; LCCOMB_X16_Y21_N8  ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fifo_control:inst5|always0~0                                                                                     ; LCCOMB_X16_Y19_N0  ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fifo_control:inst5|fifo_1_rd~8                                                                                   ; LCCOMB_X16_Y19_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo_control:inst5|fifo_full_rst                                                                                 ; FF_X33_Y12_N25     ; 140     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0]                                 ; PLL_1              ; 124     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; uart_control:inst8|rd_uart_signal                                                                                ; FF_X12_Y19_N19     ; 49      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; uart_rx:inst1|rx_data_r[0]~0                                                                                     ; LCCOMB_X24_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart_tx:inst|neg_rx_int                                                                                          ; LCCOMB_X16_Y19_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; S1                                                                               ; PIN_M2         ; 70      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                              ; PIN_E1         ; 82      ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
; fifo_control:inst5|fifo_full_rst                                                 ; FF_X33_Y12_N25 ; 140     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 124     ; 2                                    ; Global Clock         ; GCLK3            ; --                        ;
; uart_control:inst8|rd_uart_signal                                                ; FF_X12_Y19_N19 ; 49      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|valid_wreq                                                           ; 21      ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|valid_rdreq~0                                                                             ; 21      ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|valid_wrreq~0                                                                             ; 21      ;
; bps:inst10|always0~0                                                                                                                                      ; 13      ;
; uart_rx:inst1|num[1]                                                                                                                                      ; 13      ;
; bps:inst2|always0~0                                                                                                                                       ; 13      ;
; fifo_control:inst5|always0~0                                                                                                                              ; 12      ;
; uart_rx:inst1|num[0]                                                                                                                                      ; 11      ;
; uart_rx:inst1|num[2]                                                                                                                                      ; 11      ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|valid_rreq                                                           ; 11      ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|_~0                                          ; 10      ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                    ; 10      ;
; UART_RXD~input                                                                                                                                            ; 9       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                    ; 9       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                    ; 9       ;
; uart_tx:inst|num[0]                                                                                                                                       ; 9       ;
; uart_tx:inst|num[1]                                                                                                                                       ; 9       ;
; command_platform:inst3|WideOr0~2                                                                                                                          ; 8       ;
; uart_rx:inst1|rx_data_r[0]~0                                                                                                                              ; 8       ;
; bps:inst10|clk_bps_r                                                                                                                                      ; 8       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                    ; 8       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                    ; 8       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                    ; 8       ;
; uart_tx:inst|neg_rx_int                                                                                                                                   ; 8       ;
; uart_rx:inst1|bps_start_r                                                                                                                                 ; 7       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                    ; 7       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                    ; 7       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                  ; 7       ;
; command_platform:inst3|gather_set[1]                                                                                                                      ; 7       ;
; command_platform:inst3|gather_set[0]                                                                                                                      ; 7       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                    ; 7       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                    ; 7       ;
; uart_rx:inst1|Decoder0~1                                                                                                                                  ; 6       ;
; uart_rx:inst1|rx_data_r[1]                                                                                                                                ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                    ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                    ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                    ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                    ; 6       ;
; fifo_control:inst5|fifo_1_rd                                                                                                                              ; 6       ;
; uart_tx:inst|num[2]                                                                                                                                       ; 6       ;
; bps:inst2|clk_bps_r                                                                                                                                       ; 6       ;
; uart_tx:inst|bps_start_r                                                                                                                                  ; 6       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]                                              ; 5       ;
; uart_rx:inst1|rx_data_r[0]                                                                                                                                ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                           ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                       ; 5       ;
; fifo_control:inst5|fifo_1_wr                                                                                                                              ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                    ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                    ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                    ; 5       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                    ; 5       ;
; fifo_control:inst5|cnt[9]                                                                                                                                 ; 5       ;
; fifo_control:inst5|cnt[10]                                                                                                                                ; 5       ;
; uart_rx:inst1|Decoder0~0                                                                                                                                  ; 4       ;
; uart_rx:inst1|num[3]                                                                                                                                      ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|cntr_cout[5]~0                                                ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                           ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                       ; 4       ;
; uart_rx:inst1|rx_data_r[3]                                                                                                                                ; 4       ;
; uart_rx:inst1|rx_data_r[2]                                                                                                                                ; 4       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                       ; 4       ;
; fifo_control:inst5|Equal2~2                                                                                                                               ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                   ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                    ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                                ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                               ; 4       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                                ; 4       ;
; uart_tx:inst|num[3]                                                                                                                                       ; 4       ;
; uart_rx:inst1|num[3]~0                                                                                                                                    ; 3       ;
; command_platform:inst3|trigger_set                                                                                                                        ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8]      ; 3       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9]      ; 3       ;
; command_platform:inst3|WideOr0~0                                                                                                                          ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[5]~1                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                    ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                   ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                                ; 3       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                                ; 3       ;
; uart_tx:inst|num[3]~0                                                                                                                                     ; 3       ;
; uart_tx:inst|rx_int1                                                                                                                                      ; 3       ;
; DA:inst11|DA_DATA[0]                                                                                                                                      ; 3       ;
; bps:inst10|cnt[8]                                                                                                                                         ; 3       ;
; bps:inst10|cnt[12]                                                                                                                                        ; 3       ;
; bps:inst10|cnt[10]                                                                                                                                        ; 3       ;
; bps:inst10|cnt[11]                                                                                                                                        ; 3       ;
; bps:inst10|cnt[9]                                                                                                                                         ; 3       ;
; bps:inst10|cnt[6]                                                                                                                                         ; 3       ;
; bps:inst10|cnt[4]                                                                                                                                         ; 3       ;
; bps:inst10|cnt[5]                                                                                                                                         ; 3       ;
; bps:inst10|cnt[2]                                                                                                                                         ; 3       ;
; bps:inst2|cnt[8]                                                                                                                                          ; 3       ;
; bps:inst2|cnt[12]                                                                                                                                         ; 3       ;
; bps:inst2|cnt[10]                                                                                                                                         ; 3       ;
; bps:inst2|cnt[11]                                                                                                                                         ; 3       ;
; bps:inst2|cnt[9]                                                                                                                                          ; 3       ;
; bps:inst2|cnt[6]                                                                                                                                          ; 3       ;
; bps:inst2|cnt[4]                                                                                                                                          ; 3       ;
; bps:inst2|cnt[5]                                                                                                                                          ; 3       ;
; bps:inst2|cnt[2]                                                                                                                                          ; 3       ;
; AD_DATA_IN[7]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[1]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[0]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[2]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[6]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[3]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[4]~input                                                                                                                                       ; 2       ;
; AD_DATA_IN[5]~input                                                                                                                                       ; 2       ;
; fifo_control:inst5|fifo_1_rd~8                                                                                                                            ; 2       ;
; fifo_control:inst5|fifo_1_rd~7                                                                                                                            ; 2       ;
; uart_rx:inst1|Decoder0~4                                                                                                                                  ; 2       ;
; bps:inst10|Equal0~0                                                                                                                                       ; 2       ;
; uart_rx:inst1|rs232_rx2                                                                                                                                   ; 2       ;
; uart_rx:inst1|rs232_rx1                                                                                                                                   ; 2       ;
; uart_rx:inst1|rs232_rx0                                                                                                                                   ; 2       ;
; uart_rx:inst1|rx_temp_data[4]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[5]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[6]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[7]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[3]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[2]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[1]                                                                                                                             ; 2       ;
; uart_rx:inst1|rx_temp_data[0]                                                                                                                             ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                           ; 2       ;
; command_platform:inst3|gather_set[1]~1                                                                                                                    ; 2       ;
; uart_rx:inst1|rx_data_r[4]                                                                                                                                ; 2       ;
; uart_rx:inst1|rx_data_r[5]                                                                                                                                ; 2       ;
; uart_rx:inst1|rx_data_r[6]                                                                                                                                ; 2       ;
; uart_rx:inst1|rx_data_r[7]                                                                                                                                ; 2       ;
; command_platform:inst3|gather_set[1]~0                                                                                                                    ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                             ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                   ; 2       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                   ; 2       ;
; fifo_control:inst5|Equal3~0                                                                                                                               ; 2       ;
; fifo_control:inst5|fifo_1_rd~5                                                                                                                            ; 2       ;
; fifo_control:inst5|fifo_1_rd~4                                                                                                                            ; 2       ;
; fifo_control:inst5|always1~0                                                                                                                              ; 2       ;
; trigger_control:inst4|temp_0                                                                                                                              ; 2       ;
; uart_control:inst8|rd_uart_signal                                                                                                                         ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~5                                            ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|data_wire[2]~0                                                   ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~4                                            ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                                               ; 2       ;
; fifo_control:inst5|fifo_2_rd                                                                                                                              ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~6                                            ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                               ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                ; 2       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                ; 2       ;
; bps:inst2|Equal0~0                                                                                                                                        ; 2       ;
; uart_tx:inst|rx_int2                                                                                                                                      ; 2       ;
; uart_tx:inst|Equal0~0                                                                                                                                     ; 2       ;
; uart_tx:inst|rs232_tx_r~0                                                                                                                                 ; 2       ;
; uart_tx:inst|rs232_tx_r                                                                                                                                   ; 2       ;
; bps:inst10|cnt[7]                                                                                                                                         ; 2       ;
; bps:inst10|cnt[1]                                                                                                                                         ; 2       ;
; bps:inst10|cnt[0]                                                                                                                                         ; 2       ;
; bps:inst10|cnt[3]                                                                                                                                         ; 2       ;
; fifo_control:inst5|cnt[11]                                                                                                                                ; 2       ;
; fifo_control:inst5|cnt[8]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[7]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[6]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[5]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[4]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[3]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[2]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[1]                                                                                                                                 ; 2       ;
; fifo_control:inst5|cnt[0]                                                                                                                                 ; 2       ;
; bps:inst2|cnt[7]                                                                                                                                          ; 2       ;
; bps:inst2|cnt[1]                                                                                                                                          ; 2       ;
; bps:inst2|cnt[0]                                                                                                                                          ; 2       ;
; bps:inst2|cnt[3]                                                                                                                                          ; 2       ;
; DA:inst11|DA_DATA[8]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[7]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[6]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[5]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[4]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[3]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[2]                                                                                                                                      ; 2       ;
; DA:inst11|DA_DATA[1]                                                                                                                                      ; 2       ;
; clk~input                                                                                                                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                          ; 1       ;
; uart_rx:inst1|rs232_rx0~0                                                                                                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]~0                                                                              ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]~0                                                                              ; 1       ;
; DA:inst11|DA_DATA[0]~24                                                                                                                                   ; 1       ;
; bps:inst10|Equal0~3                                                                                                                                       ; 1       ;
; bps:inst10|Equal0~2                                                                                                                                       ; 1       ;
; bps:inst10|Equal0~1                                                                                                                                       ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~9                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~8                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~7                                                           ; 1       ;
; command_platform:inst3|WideOr0~1                                                                                                                          ; 1       ;
; command_platform:inst3|trigger_set~2                                                                                                                      ; 1       ;
; command_platform:inst3|trigger_set~1                                                                                                                      ; 1       ;
; command_platform:inst3|trigger_set~0                                                                                                                      ; 1       ;
; uart_rx:inst1|rx_temp_data[4]~7                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~8                                                                                                                                  ; 1       ;
; uart_rx:inst1|rx_temp_data[5]~6                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~7                                                                                                                                  ; 1       ;
; uart_rx:inst1|rx_temp_data[6]~5                                                                                                                           ; 1       ;
; uart_rx:inst1|rx_temp_data[7]~4                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~6                                                                                                                                  ; 1       ;
; uart_rx:inst1|rx_temp_data[3]~3                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~5                                                                                                                                  ; 1       ;
; uart_rx:inst1|rx_temp_data[2]~2                                                                                                                           ; 1       ;
; uart_rx:inst1|rx_temp_data[1]~1                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~3                                                                                                                                  ; 1       ;
; bps:inst10|Equal1~2                                                                                                                                       ; 1       ;
; bps:inst10|Equal1~1                                                                                                                                       ; 1       ;
; bps:inst10|Equal1~0                                                                                                                                       ; 1       ;
; uart_rx:inst1|rx_int~0                                                                                                                                    ; 1       ;
; uart_rx:inst1|neg_rs232_rx~0                                                                                                                              ; 1       ;
; uart_rx:inst1|rs232_rx3                                                                                                                                   ; 1       ;
; uart_rx:inst1|num[0]~4                                                                                                                                    ; 1       ;
; uart_rx:inst1|num[2]~3                                                                                                                                    ; 1       ;
; uart_rx:inst1|Add0~1                                                                                                                                      ; 1       ;
; uart_rx:inst1|num[3]~2                                                                                                                                    ; 1       ;
; uart_rx:inst1|Add0~0                                                                                                                                      ; 1       ;
; uart_rx:inst1|num[1]~1                                                                                                                                    ; 1       ;
; uart_rx:inst1|rx_temp_data[0]~0                                                                                                                           ; 1       ;
; uart_rx:inst1|Decoder0~2                                                                                                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~12                                                          ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~11                                                          ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~10                                                          ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~6                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                              ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                              ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                              ; 1       ;
; trigger_control:inst4|activation~0                                                                                                                        ; 1       ;
; command_platform:inst3|trigger_level[0]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[1]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[2]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[3]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[4]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[5]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[6]                                                                                                                   ; 1       ;
; command_platform:inst3|trigger_level[7]                                                                                                                   ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~9                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                               ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                                               ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                                               ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full~4                                     ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full~3                                     ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full~2                                     ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full~1                                     ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full~0                                     ; 1       ;
; fifo_control:inst5|Mux0~0                                                                                                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                       ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~2                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10~0                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1~0                                                  ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty~4                                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty~3                                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty~2                                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty~1                                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty~0                                ; 1       ;
; trigger_control:inst4|activation                                                                                                                          ; 1       ;
; command_platform:inst3|Selector2~0                                                                                                                        ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10~0                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~8                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9~1                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~6                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[5]~0                                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5~1                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1~0                                                  ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                                                           ; 1       ;
; fifo_control:inst5|Mux3~1                                                                                                                                 ; 1       ;
; fifo_control:inst5|Mux3~0                                                                                                                                 ; 1       ;
; uart_control:inst8|rd_uart_signal~0                                                                                                                       ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                 ; 1       ;
; fifo_control:inst5|fifo_1_rd~6                                                                                                                            ; 1       ;
; fifo_control:inst5|Mux1~1                                                                                                                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~7                                            ; 1       ;
; trigger_control:inst4|temp_1                                                                                                                              ; 1       ;
; fifo_control:inst5|Equal2~3                                                                                                                               ; 1       ;
; fifo_control:inst5|Mux1~0                                                                                                                                 ; 1       ;
; fifo_control:inst5|Equal2~1                                                                                                                               ; 1       ;
; fifo_control:inst5|Equal2~0                                                                                                                               ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|ram_address_a[9]                                                                          ; 1       ;
; fifo_control:inst5|fifo_full_rst                                                                                                                          ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~3                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~2                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~1                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:rdempty_eq_comp|aneb_result_wire[0]~0                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]                                 ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~5                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~4                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~3                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrempty_eq_comp|aneb_result_wire[0]~2                                            ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrfull_eq_comp|aneb_result_wire[0]~0                                             ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|cmpr_o76:wrfull_eq_comp|data_wire[2]~0                                                    ; 1       ;
; bps:inst2|Equal0~3                                                                                                                                        ; 1       ;
; bps:inst2|Equal0~2                                                                                                                                        ; 1       ;
; bps:inst2|Equal0~1                                                                                                                                        ; 1       ;
; uart_tx:inst|rx_int0                                                                                                                                      ; 1       ;
; uart_tx:inst|num[3]~4                                                                                                                                     ; 1       ;
; uart_tx:inst|Add0~1                                                                                                                                       ; 1       ;
; uart_tx:inst|num[2]~3                                                                                                                                     ; 1       ;
; uart_tx:inst|Add0~0                                                                                                                                       ; 1       ;
; uart_tx:inst|num[0]~2                                                                                                                                     ; 1       ;
; uart_tx:inst|num[1]~1                                                                                                                                     ; 1       ;
; bps:inst2|Equal1~2                                                                                                                                        ; 1       ;
; bps:inst2|Equal1~1                                                                                                                                        ; 1       ;
; bps:inst2|Equal1~0                                                                                                                                        ; 1       ;
; uart_tx:inst|tx_en~0                                                                                                                                      ; 1       ;
; uart_tx:inst|rs232_tx_r~6                                                                                                                                 ; 1       ;
; uart_tx:inst|rs232_tx_r~5                                                                                                                                 ; 1       ;
; uart_tx:inst|rs232_tx_r~4                                                                                                                                 ; 1       ;
; uart_tx:inst|tx_data[7]                                                                                                                                   ; 1       ;
; uart_tx:inst|rs232_tx_r~3                                                                                                                                 ; 1       ;
; uart_tx:inst|rs232_tx_r~2                                                                                                                                 ; 1       ;
; uart_tx:inst|tx_data[1]                                                                                                                                   ; 1       ;
; uart_tx:inst|rs232_tx_r~1                                                                                                                                 ; 1       ;
; uart_tx:inst|tx_data[0]                                                                                                                                   ; 1       ;
; uart_tx:inst|tx_data[2]                                                                                                                                   ; 1       ;
; uart_tx:inst|Mux0~1                                                                                                                                       ; 1       ;
; uart_tx:inst|tx_data[6]                                                                                                                                   ; 1       ;
; uart_tx:inst|Mux0~0                                                                                                                                       ; 1       ;
; uart_tx:inst|tx_data[3]                                                                                                                                   ; 1       ;
; uart_tx:inst|tx_data[4]                                                                                                                                   ; 1       ;
; uart_tx:inst|tx_data[5]                                                                                                                                   ; 1       ;
; bps:inst10|cnt[12]~37                                                                                                                                     ; 1       ;
; bps:inst10|cnt[11]~36                                                                                                                                     ; 1       ;
; bps:inst10|cnt[11]~35                                                                                                                                     ; 1       ;
; bps:inst10|cnt[10]~34                                                                                                                                     ; 1       ;
; bps:inst10|cnt[10]~33                                                                                                                                     ; 1       ;
; bps:inst10|cnt[9]~32                                                                                                                                      ; 1       ;
; bps:inst10|cnt[9]~31                                                                                                                                      ; 1       ;
; bps:inst10|cnt[8]~30                                                                                                                                      ; 1       ;
; bps:inst10|cnt[8]~29                                                                                                                                      ; 1       ;
; bps:inst10|cnt[7]~28                                                                                                                                      ; 1       ;
; bps:inst10|cnt[7]~27                                                                                                                                      ; 1       ;
; bps:inst10|cnt[6]~26                                                                                                                                      ; 1       ;
; bps:inst10|cnt[6]~25                                                                                                                                      ; 1       ;
; bps:inst10|cnt[5]~24                                                                                                                                      ; 1       ;
; bps:inst10|cnt[5]~23                                                                                                                                      ; 1       ;
; bps:inst10|cnt[4]~22                                                                                                                                      ; 1       ;
; bps:inst10|cnt[4]~21                                                                                                                                      ; 1       ;
; bps:inst10|cnt[3]~20                                                                                                                                      ; 1       ;
; bps:inst10|cnt[3]~19                                                                                                                                      ; 1       ;
; bps:inst10|cnt[2]~18                                                                                                                                      ; 1       ;
; bps:inst10|cnt[2]~17                                                                                                                                      ; 1       ;
; bps:inst10|cnt[1]~16                                                                                                                                      ; 1       ;
; bps:inst10|cnt[1]~15                                                                                                                                      ; 1       ;
; bps:inst10|cnt[0]~14                                                                                                                                      ; 1       ;
; bps:inst10|cnt[0]~13                                                                                                                                      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita9      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita8~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita8      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita7~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita7      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita6~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita6      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita5~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita5      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita4~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita4      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita3~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita3      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita2      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita1      ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_comb_bita0      ; 1       ;
; trigger_control:inst4|LessThan0~14                                                                                                                        ; 1       ;
; trigger_control:inst4|LessThan0~13                                                                                                                        ; 1       ;
; trigger_control:inst4|LessThan0~11                                                                                                                        ; 1       ;
; trigger_control:inst4|LessThan0~9                                                                                                                         ; 1       ;
; trigger_control:inst4|LessThan0~7                                                                                                                         ; 1       ;
; trigger_control:inst4|LessThan0~5                                                                                                                         ; 1       ;
; trigger_control:inst4|LessThan0~3                                                                                                                         ; 1       ;
; trigger_control:inst4|LessThan0~1                                                                                                                         ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita9                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita8~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita8                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita7~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita7                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita6~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita6                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita5~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita5                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita4~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita4                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita3~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita9                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita8~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita8                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita7~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita7                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita6~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita6                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita5~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita5                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita4~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita4                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita3~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita3                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita2                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita1                                   ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_comb_bita0                                   ; 1       ;
; fifo_control:inst5|cnt[11]~34                                                                                                                             ; 1       ;
; fifo_control:inst5|cnt[10]~33                                                                                                                             ; 1       ;
; fifo_control:inst5|cnt[10]~32                                                                                                                             ; 1       ;
; fifo_control:inst5|cnt[9]~31                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[9]~30                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[8]~29                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[8]~28                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[7]~27                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[7]~26                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[6]~25                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[6]~24                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[5]~23                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[5]~22                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[4]~21                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[4]~20                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[3]~19                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[3]~18                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[2]~17                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[2]~16                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[1]~15                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[1]~14                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[0]~13                                                                                                                              ; 1       ;
; fifo_control:inst5|cnt[0]~12                                                                                                                              ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[1]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[2]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[3]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[4]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[5]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[6]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[7]                ; 1       ;
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|q_b[0]                ; 1       ;
; bps:inst2|cnt[12]~37                                                                                                                                      ; 1       ;
; bps:inst2|cnt[11]~36                                                                                                                                      ; 1       ;
; bps:inst2|cnt[11]~35                                                                                                                                      ; 1       ;
; bps:inst2|cnt[10]~34                                                                                                                                      ; 1       ;
; bps:inst2|cnt[10]~33                                                                                                                                      ; 1       ;
; bps:inst2|cnt[9]~32                                                                                                                                       ; 1       ;
; bps:inst2|cnt[9]~31                                                                                                                                       ; 1       ;
; bps:inst2|cnt[8]~30                                                                                                                                       ; 1       ;
; bps:inst2|cnt[8]~29                                                                                                                                       ; 1       ;
; bps:inst2|cnt[7]~28                                                                                                                                       ; 1       ;
; bps:inst2|cnt[7]~27                                                                                                                                       ; 1       ;
; bps:inst2|cnt[6]~26                                                                                                                                       ; 1       ;
; bps:inst2|cnt[6]~25                                                                                                                                       ; 1       ;
; bps:inst2|cnt[5]~24                                                                                                                                       ; 1       ;
; bps:inst2|cnt[5]~23                                                                                                                                       ; 1       ;
; bps:inst2|cnt[4]~22                                                                                                                                       ; 1       ;
; bps:inst2|cnt[4]~21                                                                                                                                       ; 1       ;
; bps:inst2|cnt[3]~20                                                                                                                                       ; 1       ;
; bps:inst2|cnt[3]~19                                                                                                                                       ; 1       ;
; bps:inst2|cnt[2]~18                                                                                                                                       ; 1       ;
; bps:inst2|cnt[2]~17                                                                                                                                       ; 1       ;
; bps:inst2|cnt[1]~16                                                                                                                                       ; 1       ;
; bps:inst2|cnt[1]~15                                                                                                                                       ; 1       ;
; bps:inst2|cnt[0]~14                                                                                                                                       ; 1       ;
; bps:inst2|cnt[0]~13                                                                                                                                       ; 1       ;
; DA:inst11|DA_DATA[8]~22                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[7]~21                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[7]~20                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[6]~19                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[6]~18                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[5]~17                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[5]~16                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[4]~15                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[4]~14                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[3]~13                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[3]~12                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[2]~11                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[2]~10                                                                                                                                   ; 1       ;
; DA:inst11|DA_DATA[1]~9                                                                                                                                    ; 1       ;
; DA:inst11|DA_DATA[1]~8                                                                                                                                    ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                           ; 1       ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                           ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                                                                       ; 1       ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                                                                       ; 1       ;
; pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_fbout                                                                           ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+-----------------+-----------------+---------------+
; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None       ; M9K_X27_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None       ; M9K_X15_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096 ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1    ; sin512.mif ; M9K_X27_Y21_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |osc|sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10000000) (200) (128) (80)    ;(10000001) (201) (129) (81)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;
;8;(10001100) (214) (140) (8C)    ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010111) (227) (151) (97)   ;
;16;(10011000) (230) (152) (98)    ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10100000) (240) (160) (A0)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;
;24;(10100101) (245) (165) (A5)    ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101111) (257) (175) (AF)   ;
;32;(10110000) (260) (176) (B0)    ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;
;40;(10111100) (274) (188) (BC)    ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;
;48;(11000110) (306) (198) (C6)    ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;
;56;(11010000) (320) (208) (D0)    ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;(11011001) (331) (217) (D9)   ;
;64;(11011010) (332) (218) (DA)    ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;
;72;(11100010) (342) (226) (E2)    ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;
;80;(11101010) (352) (234) (EA)    ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;
;88;(11110000) (360) (240) (F0)    ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;
;96;(11110101) (365) (245) (F5)    ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;
;104;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;
;112;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;120;(11111110) (376) (254) (FE)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;128;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;136;(11111110) (376) (254) (FE)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;144;(11111101) (375) (253) (FD)    ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;
;152;(11111010) (372) (250) (FA)    ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;
;160;(11110101) (365) (245) (F5)    ;(11110101) (365) (245) (F5)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;
;168;(11110000) (360) (240) (F0)    ;(11101111) (357) (239) (EF)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;
;176;(11101010) (352) (234) (EA)    ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;
;184;(11100010) (342) (226) (E2)    ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;(11011011) (333) (219) (DB)   ;
;192;(11011010) (332) (218) (DA)    ;(11011001) (331) (217) (D9)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;(11010010) (322) (210) (D2)   ;
;200;(11010000) (320) (208) (D0)    ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001011) (313) (203) (CB)   ;(11001010) (312) (202) (CA)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;
;208;(11000110) (306) (198) (C6)    ;(11000101) (305) (197) (C5)   ;(11000100) (304) (196) (C4)   ;(11000010) (302) (194) (C2)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;
;216;(10111100) (274) (188) (BC)    ;(10111010) (272) (186) (BA)   ;(10111001) (271) (185) (B9)   ;(10110111) (267) (183) (B7)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;
;224;(10110000) (260) (176) (B0)    ;(10101111) (257) (175) (AF)   ;(10101101) (255) (173) (AD)   ;(10101100) (254) (172) (AC)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10100111) (247) (167) (A7)   ;(10100110) (246) (166) (A6)   ;
;232;(10100101) (245) (165) (A5)    ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100000) (240) (160) (A0)   ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011011) (233) (155) (9B)   ;(10011010) (232) (154) (9A)   ;
;240;(10011000) (230) (152) (98)    ;(10010111) (227) (151) (97)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010010) (222) (146) (92)   ;(10010001) (221) (145) (91)   ;(10001111) (217) (143) (8F)   ;(10001110) (216) (142) (8E)   ;
;248;(10001100) (214) (140) (8C)    ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10000111) (207) (135) (87)   ;(10000110) (206) (134) (86)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000001) (201) (129) (81)   ;
;256;(01111111) (177) (127) (7F)    ;(01111110) (176) (126) (7E)   ;(01111100) (174) (124) (7C)   ;(01111011) (173) (123) (7B)   ;(01111001) (171) (121) (79)   ;(01111000) (170) (120) (78)   ;(01110110) (166) (118) (76)   ;(01110101) (165) (117) (75)   ;
;264;(01110011) (163) (115) (73)    ;(01110001) (161) (113) (71)   ;(01110000) (160) (112) (70)   ;(01101110) (156) (110) (6E)   ;(01101101) (155) (109) (6D)   ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;(01101000) (150) (104) (68)   ;
;272;(01100111) (147) (103) (67)    ;(01100101) (145) (101) (65)   ;(01100100) (144) (100) (64)   ;(01100010) (142) (98) (62)   ;(01100001) (141) (97) (61)   ;(01011111) (137) (95) (5F)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;
;280;(01011010) (132) (90) (5A)    ;(01011001) (131) (89) (59)   ;(01011000) (130) (88) (58)   ;(01010110) (126) (86) (56)   ;(01010101) (125) (85) (55)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;(01010000) (120) (80) (50)   ;
;288;(01001111) (117) (79) (4F)    ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;
;296;(01000011) (103) (67) (43)    ;(01000010) (102) (66) (42)   ;(01000001) (101) (65) (41)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;
;304;(00111001) (71) (57) (39)    ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;(00110000) (60) (48) (30)   ;
;312;(00101111) (57) (47) (2F)    ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00100110) (46) (38) (26)   ;
;320;(00100101) (45) (37) (25)    ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;(00011110) (36) (30) (1E)   ;
;328;(00011101) (35) (29) (1D)    ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;
;336;(00010101) (25) (21) (15)    ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;344;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;
;352;(00001010) (12) (10) (0A)    ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;360;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;368;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;376;(00000001) (1) (1) (01)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;384;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;392;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;400;(00000010) (2) (2) (02)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;408;(00000101) (5) (5) (05)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;
;416;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;
;424;(00001111) (17) (15) (0F)    ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;
;432;(00010101) (25) (21) (15)    ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;
;440;(00011101) (35) (29) (1D)    ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;
;448;(00100101) (45) (37) (25)    ;(00100110) (46) (38) (26)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;
;456;(00101111) (57) (47) (2F)    ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;
;464;(00111001) (71) (57) (39)    ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;
;472;(01000011) (103) (67) (43)    ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;
;480;(01001111) (117) (79) (4F)    ;(01010000) (120) (80) (50)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;(01011000) (130) (88) (58)   ;(01011001) (131) (89) (59)   ;
;488;(01011010) (132) (90) (5A)    ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011111) (137) (95) (5F)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;
;496;(01100111) (147) (103) (67)    ;(01101000) (150) (104) (68)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;
;504;(01110011) (163) (115) (73)    ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;(01111000) (170) (120) (78)   ;(01111001) (171) (121) (79)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;(01111110) (176) (126) (7E)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 340 / 32,401 ( 1 % )   ;
; C16 interconnects     ; 7 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 129 / 21,816 ( < 1 % ) ;
; Direct links          ; 79 / 32,401 ( < 1 % )  ;
; Global clocks         ; 5 / 10 ( 50 % )        ;
; Local interconnects   ; 235 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 20 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 243 / 28,186 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 10.48) ; Number of LABs  (Total = 31) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 3                            ;
; 6                                           ; 3                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 12                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.29) ; Number of LABs  (Total = 31) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 24                           ;
; 1 Clock                            ; 24                           ;
; 1 Clock enable                     ; 12                           ;
; 1 Sync. clear                      ; 3                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.77) ; Number of LABs  (Total = 31) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 5                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.77) ; Number of LABs  (Total = 31) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 2                            ;
; 3                                               ; 2                            ;
; 4                                               ; 4                            ;
; 5                                               ; 1                            ;
; 6                                               ; 4                            ;
; 7                                               ; 2                            ;
; 8                                               ; 4                            ;
; 9                                               ; 2                            ;
; 10                                              ; 2                            ;
; 11                                              ; 1                            ;
; 12                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.48) ; Number of LABs  (Total = 31) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 4                            ;
; 4                                           ; 3                            ;
; 5                                           ; 1                            ;
; 6                                           ; 4                            ;
; 7                                           ; 0                            ;
; 8                                           ; 4                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 3                            ;
; 12                                          ; 0                            ;
; 13                                          ; 5                            ;
; 14                                          ; 1                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 1                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 22        ; 0            ; 22        ; 0            ; 0            ; 22        ; 22        ; 0            ; 22        ; 22        ; 0            ; 11           ; 0            ; 0            ; 11           ; 0            ; 11           ; 11           ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 22        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 22           ; 0         ; 22           ; 22           ; 0         ; 0         ; 22           ; 0         ; 0         ; 22           ; 11           ; 22           ; 22           ; 11           ; 22           ; 11           ; 11           ; 22           ; 22           ; 22           ; 11           ; 22           ; 22           ; 22           ; 22           ; 22           ; 0         ; 22           ; 22           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; UART_TXD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[7]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[6]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[5]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[4]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[3]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[2]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[1]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_DATA_OUT[0]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD_DATA_IN[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RXD           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                   ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+
; Source Clock(s)                                                                     ; Destination Clock(s)                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+
; inst9|altpll_component|auto_generated|pll1|clk[0],uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal                     ; 6.0               ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                   ; inst9|altpll_component|auto_generated|pll1|clk[0],clk ; 3.9               ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                   ; inst9|altpll_component|auto_generated|pll1|clk[0]     ; 3.9               ;
; clk                                                                                 ; clk                                                   ; 2.7               ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                   ; clk                                                   ; 1.1               ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                             ; Destination Register                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; uart_control:inst8|rd_uart_signal                                                                       ; 3.049             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 3.033             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; uart_control:inst8|rd_uart_signal                                                                       ; 2.497             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; uart_control:inst8|rd_uart_signal                                                                       ; 2.471             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                 ; uart_control:inst8|rd_uart_signal                                                                       ; 2.470             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 2.359             ;
; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|tx_data[5]                                                                                 ; 2.170             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                  ; uart_control:inst8|rd_uart_signal                                                                       ; 1.624             ;
; fifo_control:inst5|fifo_2_rd                                                                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 1.252             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]   ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; 0.842             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.817             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.817             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.817             ;
; command_platform:inst3|gather_set[0]                                                                                        ; uart_control:inst8|rd_uart_signal                                                                       ; 0.556             ;
; command_platform:inst3|gather_set[1]                                                                                        ; uart_control:inst8|rd_uart_signal                                                                       ; 0.556             ;
; uart_tx:inst|bps_start_r                                                                                                    ; uart_control:inst8|rd_uart_signal                                                                       ; 0.556             ;
; DA:inst11|DA_DATA[0]                                                                                                        ; DA_DATA_OUT[7]                                                                                          ; 0.339             ;
; fifo_control:inst5|fifo_full_rst                                                                                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.244             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; 0.121             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; 0.119             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; 0.119             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; 0.116             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.055             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; 0.053             ;
; DA:inst11|DA_DATA[4]                                                                                                        ; DA_DATA_OUT[7]                                                                                          ; 0.016             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; 0.015             ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; 0.015             ;
; DA:inst11|DA_DATA[1]                                                                                                        ; DA_DATA_OUT[7]                                                                                          ; 0.011             ;
; DA:inst11|DA_DATA[8]                                                                                                        ; DA_DATA_OUT[7]                                                                                          ; 0.010             ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 65 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "osc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'osc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node uart_control:inst8|rd_uart_signal 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node uart_tx:inst|rx_int0
        Info (176357): Destination node uart_control:inst8|rd_uart_signal~0
Info (176353): Automatically promoted node S1~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node fifo_control:inst5|fifo_full_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fifo_control:inst5|Mux3~1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DA_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "pll_1:inst9|altpll:altpll_component|pll_1_altpll:auto_generated|pll1" output port clk[0] feeds output pin "AD_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file F:/Temp/final_complete/output_files/osc.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 724 megabytes
    Info: Processing ended: Fri Jan 11 23:18:40 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Temp/final_complete/output_files/osc.fit.smsg.


