[2025-09-17 18:37:45] START suite=cs trace=cloud9_phase2_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2324291 heartbeat IPC: 4.302 cumulative IPC: 4.302 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4446976 cumulative IPC: 4.497 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4446976 cumulative IPC: 4.497 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4446977 heartbeat IPC: 4.711 cumulative IPC: 5 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15981701 heartbeat IPC: 0.8669 cumulative IPC: 0.8669 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 27244055 heartbeat IPC: 0.8879 cumulative IPC: 0.8773 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 38428797 heartbeat IPC: 0.8941 cumulative IPC: 0.8828 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 50040718 heartbeat IPC: 0.8612 cumulative IPC: 0.8773 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 61394586 heartbeat IPC: 0.8808 cumulative IPC: 0.878 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 72522498 heartbeat IPC: 0.8986 cumulative IPC: 0.8814 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 84183612 heartbeat IPC: 0.8576 cumulative IPC: 0.8779 (Simulation time: 00 hr 09 min 02 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 95632740 heartbeat IPC: 0.8734 cumulative IPC: 0.8773 (Simulation time: 00 hr 10 min 05 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 107107551 heartbeat IPC: 0.8715 cumulative IPC: 0.8767 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 113869334 cumulative IPC: 0.8782 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 113869334 cumulative IPC: 0.8782 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8782 instructions: 100000004 cycles: 113869334
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.01536 Average ROB Occupancy at Mispredict: 6.428e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01293
BRANCH_INDIRECT: 0.00189
BRANCH_CONDITIONAL: 0.00054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 77281
LQ_STALL: 0
SQ_STALL: 156815


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.8421
REPLAY_LOAD: 87.48781
NON_REPLAY_LOAD: 11.75557

== Total ==
ADDR_TRANS: 2467
REPLAY_LOAD: 3587
NON_REPLAY_LOAD: 71227

== Counts ==
ADDR_TRANS: 19
REPLAY_LOAD: 41
NON_REPLAY_LOAD: 6059

cpu0->cpu0_STLB TOTAL        ACCESS:     281006 HIT:     279077 MISS:       1929 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     281006 HIT:     279077 MISS:       1929 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 286.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1604369 HIT:    1057954 MISS:     546415 MSHR_MERGE:       9387
cpu0->cpu0_L2C LOAD         ACCESS:     673542 HIT:     306714 MISS:     366828 MSHR_MERGE:          8
cpu0->cpu0_L2C RFO          ACCESS:      36769 HIT:       6844 MISS:      29925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     428258 HIT:     282607 MISS:     145651 MSHR_MERGE:       9379
cpu0->cpu0_L2C WRITE        ACCESS:     462130 HIT:     461749 MISS:        381 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3670 HIT:         40 MISS:       3630 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     349200 ISSUED:     349200 USEFUL:     116999 USELESS:       2362
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 76.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7378556 HIT:    7366090 MISS:      12466 MSHR_MERGE:       4103
cpu0->cpu0_L1I LOAD         ACCESS:    7378556 HIT:    7366090 MISS:      12466 MSHR_MERGE:       4103
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 76.24 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22714060 HIT:   21431266 MISS:    1282794 MSHR_MERGE:     498115
cpu0->cpu0_L1D LOAD         ACCESS:   14668770 HIT:   13682964 MISS:     985806 MSHR_MERGE:     320625
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     498444 HIT:     409492 MISS:      88952 MSHR_MERGE:       9893
cpu0->cpu0_L1D WRITE        ACCESS:    7542742 HIT:    7338404 MISS:     204338 MSHR_MERGE:     167569
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4104 HIT:        406 MISS:       3698 MSHR_MERGE:         28
cpu0->cpu0_L1D PREFETCH REQUESTED:     498450 ISSUED:     498444 USEFUL:      76007 USELESS:       3039
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6310441 HIT:    6303259 MISS:       7182 MSHR_MERGE:       3737
cpu0->cpu0_ITLB LOAD         ACCESS:    6310441 HIT:    6303259 MISS:       7182 MSHR_MERGE:       3737
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 16.42 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21988594 HIT:   21681529 MISS:     307065 MSHR_MERGE:      29504
cpu0->cpu0_DTLB LOAD         ACCESS:   21988594 HIT:   21681529 MISS:     307065 MSHR_MERGE:      29504
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.833 cycles
cpu0->LLC TOTAL        ACCESS:     854031 HIT:     566576 MISS:     287455 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     366820 HIT:     197714 MISS:     169106 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29925 HIT:      12872 MISS:      17053 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     136272 HIT:      38710 MISS:      97562 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     317384 HIT:     317008 MISS:        376 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3630 HIT:        272 MISS:       3358 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3416
  ROW_BUFFER_MISS:     283634
  AVG DBUS CONGESTED CYCLE: 5.757
Channel 0 WQ ROW_BUFFER_HIT:      12034
  ROW_BUFFER_MISS:     133234
  FULL:          0
Channel 0 REFRESHES ISSUED:       9489

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        60109        51994        77826        38688
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0           61          639
  STLB miss resolved @ L2C                0            0            0            3           81
  STLB miss resolved @ LLC                0            1            1           44          267
  STLB miss resolved @ MEM                0            8            0          330         2812

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5375           59          541           24          335
---------------------------------------------------------------
  STLB miss resolved @ L1D               12            0            1            8           51
  STLB miss resolved @ L2C                1            0            0            1            0
  STLB miss resolved @ LLC               10            2            0            6           34
  STLB miss resolved @ MEM               43            9            1           30          186
[2025-09-17 18:50:03] END   suite=cs trace=cloud9_phase2_core2 (rc=0)
