dsm:0.0424998211788
writer:0.0418314559315
consistency:0.0361418305775
coherence:0.0344646551017
protocol:0.0248963104603
lrc:0.021509446428
invalidate:0.0154929409799
release:0.0152924967934
relaxed:0.013597071052
page:0.0101465185311
lazy:0.00877908244
acquire:0.00828133695802
processor:0.00812212245574
treadmarks:0.00723772494646
sharing:0.00689789436323
ownership:0.00648302356965
protocols:0.00641050776155
coherent:0.00624465426943
munin:0.00583480685052
memory:0.00544158801721
hardware:0.00527742794579
false:0.00510161718485
cache:0.00501519343044
mw:0.00497848021385
ordering:0.00496334707429
atomicity:0.00480504178876
shared:0.00469922055072
processors:0.00446472140743
event:0.00378835042482
invalidated:0.00373690448419
message:0.00369710398489
read:0.00358426959895
relaxing:0.00331991592427
synchronization:0.00328953837309
delay:0.00324517466352
notices:0.00316428944092
entailed:0.00315431132094
events:0.00313757683446
writes:0.00308412358498
diffing:0.00306146364139
write:0.00301601171543
singer:0.00300423543558
transition:0.00299084743088
p2:0.00297240485006
messages:0.00295195083348
lock:0.00291142746141
x3:0.00288214812435
midway:0.00280557996886
unrelated:0.0027313613185
strictest:0.00263678484351
adopted:0.002605241817
multiprocessors:0.00250458997479
rj:0.00245753292998
affinity:0.00245753292998
dubios:0.0024072973286
plpc:0.0024072973286
interchangely:0.0024072973286
twinning:0.0024072973286
update:0.00237780943117
strict:0.0023410164878
pages:0.00229551629794
locks:0.00225775829575
fault:0.00222605893334
complier:0.00217623751949
numa:0.00216100785655
stale:0.00210764620638
behaviours:0.00205930362376
alewife:0.00204097576093
ivy:0.00204097576093
faulting:0.00204097576093
cvm:0.00204097576093
writers:0.00201510521386
home:0.0019921255125
erc:0.00194493561684
sequential:0.00189368312323
trapping:0.00187038664591
receive:0.0018647181319
send:0.00182852128525
ec:0.00182257803724
wj:0.00180943123661
diffi:0.00180943123661
traffic:0.00180269579921
timestamps:0.00178038469421
ri:0.00175401870071
rc:0.00174131182767
acquiring:0.00172890190929
scc:0.00171314794093
timestamp:0.00168196594904
software:0.00164924789426
tell:0.00164921929011
acknowledgement:0.00163583842089
happen:0.00162882562217
delayed:0.0016226801641
relationship:0.00161572769361
copies:0.00157912303337
cc:0.00155275067963
flash:0.00155025790185
stanford:0.00152684132368
l0:0.00152533623394
receiving:0.00150224649934
adve:0.00150211771779
granularity:0.00148508418208
x1:0.00146318040667
wi:0.00144067190437
location:0.00142095035972
vague:0.00140509747092
draw:0.00139638779404
remote:0.00136717704318
useless:0.00134805807199
didn:0.00134340347591
rice:0.00132956407208
eager:0.00132956407208
carlos:0.00132956407208
scope:0.00131832700786
x0:0.00130344414325
doesn:0.00130101753533
thread:0.0012898328602
interaction:0.00128391432992
x2:0.00127344913633
multiprocessor:0.00127203367619
dash:0.00125645409648
weak:0.00124772922456
accesses:0.00124662149644
demand:0.00122597506114
barriers:0.00122495237615
improtant:0.0012036486643
valided:0.0012036486643
midwary:0.0012036486643
adsm:0.0012036486643
nlls:0.0012036486643
cccur:0.0012036486643
intergrating:0.0012036486643
quarks:0.0012036486643
marland:0.0012036486643
twining:0.0012036486643
whch:0.0012036486643
mdrc:0.0012036486643
startt:0.0012036486643
coexisted:0.0012036486643
drf1:0.0012036486643
24ask:0.0012036486643
softare:0.0012036486643
scheurish:0.0012036486643
ncp2:0.0012036486643
depict:0.00118692312947
entry:0.00117039930559
executes:0.00116666942032
exploited:0.00114770503605
protected:0.00114451663717
store:0.0011234911463
subsection:0.00111448742899
buffered:0.00110663864142
stenstrom:0.00108811875974
shrimp:0.00108811875974
multaneously:0.00108811875974
coherences:0.00108811875974
hlrc:0.00108811875974
censier:0.00108811875974
immedi:0.00108811875974
aurc:0.00108811875974
transfering:0.00108811875974
releasers:0.00108811875974
mit:0.00105955196576
eliminated:0.00103102889679
x4:0.00102931816629
equalized:0.00102048788046
acquirer:0.00102048788046
gharachorloo:0.00102048788046
president:0.00102048788046
repectively:0.00102048788046
ately:0.00102048788046
tiprocessors:0.00102048788046
l2:0.00101231334511
understanding:0.00101059032136
greatly:0.000991736624496
voyager:0.00097246780842
diku:0.00097246780842
releaser:0.00097246780842
multicache:0.00097246780842
relax:0.000965563907093
allocated:0.0009604998156
mainly:0.000935404462878
diffs:0.000935193322955
conductor:0.000935193322955
unnecessary:0.00092873008004
categories:0.000916425831141
feautrier:0.000904715618307
twin:0.000904715618307
simultane:0.000904715618307
iram:0.000904715618307
p1:0.000902812580355
years:0.000896450524131
hybrid:0.000883674821418
rudolph:0.000878928281171
dubois:0.000878928281171
viewpoint:0.000878806969569
analyze:0.000876969774975
indirectly:0.000874948289858
aware:0.000872134589131
issued:0.000863598832095
writer protocol:0.0525539950804
consistency model:0.0476477534021
memory consistency:0.0459708344327
dsm systems:0.0392846604666
software dsm:0.0370021987035
multiple writer:0.0367877965563
consistency models:0.0280604717619
coherence protocol:0.0246140901229
release consistency:0.0243190755269
single writer:0.0243157437859
false sharing:0.0208205941163
hardware dsm:0.0184707293987
relaxed single:0.0184707293987
coherence protocols:0.0174689170844
event ordering:0.0168362830571
lazy release:0.015562076023
in software:0.0128543764719
more relaxed:0.0120384910538
the coherence:0.0104102970581
sequential consistency:0.010288839646
write notices:0.00979469965681
acquire operation:0.00963079284302
between coherence:0.00963079284302
in hardware:0.00926509812226
invalidate message:0.00923536469934
mw protocol:0.00923536469934
shared memory:0.00901572131859
of coherence:0.00875366776292
entry consistency:0.00842694373764
dsm system:0.00840863921286
relaxed consistency:0.00840863921286
ordering in:0.00797871288948
each processor:0.00792773290235
strict single:0.00791602688515
write false:0.00791602688515
state transition:0.00744332965218
an acquire:0.00735755931125
coherence and:0.00713181059601
cache coherence:0.00666282981607
coherence unit:0.00659668907096
lrc as:0.00659668907096
delay update:0.00659668907096
new consistency:0.00659668907096
relaxed coherence:0.00659668907096
distributed shared:0.00657086940695
sharing problem:0.0065297997712
protocol is:0.0063208547126
and memory:0.00613850581233
synchronization operation:0.00612394692096
protocol and:0.00610085203352
write invalidate:0.00596956172132
the write:0.0058950440274
protocols and:0.00583842065852
the ownership:0.00571773040825
hardware and:0.00570366127808
and event:0.00569063916534
based multiple:0.00568133732086
page 2:0.00544149980934
page fault:0.00542919767216
atomicity demand:0.00527735125676
when p2:0.00527735125676
singer writer:0.00527735125676
read false:0.00527735125676
delay receive:0.00527735125676
coherent view:0.00527735125676
invalidate page:0.00527735125676
scope consistency:0.00527735125676
before write:0.00527735125676
general definition:0.00520514852907
write write:0.0051032891008
of memory:0.00507319890372
transition for:0.00502188619706
the relationship:0.00498391771758
page 0:0.00481539642151
of lrc:0.00481539642151
protocol needed:0.00481539642151
other processors:0.00480362520229
the atomicity:0.00476477534021
same page:0.00467674529364
for memory:0.00458503424354
the happen:0.00454506985669
write update:0.00454506985669
and consistency:0.00454134283912
protocol we:0.00454099384552
relationship between:0.00442854927347
transition graph:0.00439537323623
weak ordering:0.00435319984747
happen before:0.00420431960643
must obtain:0.00420431960643
shared data:0.0041192931105
update protocol:0.00408263128064
page 1:0.00408263128064
immediately and:0.00397970781421
the page:0.00396920154141
invalidated based:0.00395801344257
of acknowledgement:0.00395801344257
logical sum:0.00395801344257
traditional multiple:0.00395801344257
affinity entry:0.00395801344257
messages entailed:0.00395801344257
improved multiple:0.00395801344257
unrelated messages:0.00395801344257
receive invalidate:0.00395801344257
page simultaneously:0.00395801344257
acknowledgement can:0.00395801344257
we aware:0.00395801344257
following release:0.00395801344257
memory scheme:0.00395801344257
write invalidated:0.00395801344257
lrc and:0.00395801344257
relaxing coherence:0.00395801344257
support it:0.00389051900574
write read:0.00389051900574
entailed by:0.00389051900574
before 1:0.00381182027217
and software:0.00378678887887
memory system:0.00378660724281
includes two:0.00374139623492
a processor:0.00374111453741
same location:0.0037283125031
consistency as:0.00367766675462
shared virtual:0.00367766675462
and write:0.00366565216885
automatic update:0.00361154731613
next acquire:0.00361154731613
release synchronization:0.00361154731613
corresponding coherence:0.00361154731613
invalidate messages:0.00361154731613
home based:0.00361154731613
of events:0.0035534176629
this processor:0.00342686645569
message traffic:0.00342686645569
invalidate based:0.00340880239252
in treadmarks:0.00340880239252
2 send:0.00340880239252
consistency lrc:0.00340880239252
based lazy:0.00340880239252
hardware coherent:0.00340880239252
model is:0.00337761418587
when other:0.00331166635613
we design:0.00327725623702
systems the:0.00327507857066
some improvements:0.0032648998856
t tell:0.0032648998856
receiving of:0.0032648998856
protocol will:0.00318342947085
this conclusion:0.00318342947085
new definition:0.00318342947085
ordering of:0.00316037023341
of cache:0.00315550603567
invalidate protocol:0.00315323970482
atomicity is:0.00315323970482
written value:0.00315323970482
two issues:0.00312740109241
is adopted:0.00310103212607
be delayed:0.00300473572457
allocated on:0.00298478086066
cc numa:0.00298478086066
on traditional:0.00298478086066
for hardware:0.00298265000248
partial order:0.00295660735102
and multiple:0.00293463554186
in dsm:0.00291788925431
coherence is:0.00291788925431
the state:0.00291715925831
definition for:0.00289226597479
consistency in:0.00288182363285
adopted in:0.00288182363285
new state:0.00286332827979
1 partial:0.00285886520412
we draw:0.00281066291769
tell us:0.00279396994367
one processor:0.00277608863031
memory access:0.00276705731906
conclusion is:0.00276175420065
r w:0.002746195407
a page:0.00271609488353
very useful:0.00271470143713
improvements on:0.00271459883608
and coherence:0.00271459883608
the receiving:0.00270152387074
useful when:0.00268725438012
consistency and:0.00268725438012
send and:0.00268725438012
protocol when:0.00267442897351
systems include:0.00267442897351
as such:0.0026493210268
operation lrc:0.00263867562838
in midway:0.00263867562838
on relaxing:0.00263867562838
12 automatic:0.00263867562838
aspect called:0.00263867562838
lrc can:0.00263867562838
strong ordering:0.00263867562838
in lrc:0.00263867562838
consistency 24:0.00263867562838
lrc uses:0.00263867562838
pages immediately:0.00263867562838
and complier:0.00263867562838
write collection:0.00263867562838
multiple writer protocol:0.0335267341101
software dsm systems:0.0330621814826
memory consistency model:0.0323706398304
in software dsm:0.0279756920237
single writer protocol:0.0242779798728
memory consistency models:0.0234966519979
relaxed single writer:0.0194195424524
and memory consistency:0.0165310907413
lazy release consistency:0.015941494001
in hardware dsm:0.0152582119269
consistency model is:0.0152582119269
hardware dsm systems:0.0138711017517
event ordering in:0.0119732934679
protocols and memory:0.0114446012824
coherence protocols and:0.0114446012824
the more relaxed:0.0110968814014
in each processor:0.0109749293577
ordering in each:0.010836446519
of memory consistency:0.0101729789177
for memory consistency:0.00970977122622
coherence protocol and:0.008901356553
dsm systems the:0.00842834729256
relationship between coherence:0.00832266105105
writer protocol is:0.00832266105105
write false sharing:0.00832266105105
and software dsm:0.00832266105105
strict single writer:0.00832266105105
an acquire operation:0.00832266105105
consistency model in:0.00809265995761
and event ordering:0.00783221733264
relaxed consistency model:0.00762973418829
false sharing problem:0.00762973418829
distributed shared memory:0.00732553795463
based multiple writer:0.00693555087587
definition for memory:0.00693555087587
writer protocol for:0.00693555087587
that in hardware:0.00693555087587
writer protocol we:0.00693555087587
state transition for:0.00693555087587
consistency models are:0.00693555087587
the state transition:0.006511589293
the relationship between:0.006397490067
consistency models in:0.00635811182357
general definition for:0.00635811182357
software dsm system:0.00635811182357
analyze the relationship:0.00635811182357
a general definition:0.00578047139829
ordering of events:0.00561302907828
transition graph for:0.00559444095189
the event ordering:0.0055484407007
support it this:0.0055484407007
and multiple writer:0.0055484407007
new consistency model:0.0055484407007
it this conclusion:0.0055484407007
read false sharing:0.0055484407007
coherence protocol needed:0.0055484407007
a new consistency:0.0055484407007
more relaxed coherence:0.0055484407007
write write false:0.0055484407007
the atomicity demand:0.0055484407007
between coherence protocol:0.0055484407007
relaxed coherence protocol:0.0055484407007
when we design:0.0055484407007
lrc as an:0.0055484407007
more relaxed consistency:0.0055484407007
conclusion is very:0.0055484407007
write read false:0.0055484407007
happen before 1:0.0055484407007
state transition graph:0.00510413908233
the same page:0.00510413908233
dsm systems in:0.00508648945886
protocol needed to:0.00508648945886
useful when we:0.00508648945886
relationship between them:0.00508648945886
to support it:0.00481619845289
very useful when:0.00481619845289
model is the:0.00455377431231
design a new:0.00447555276151
hardware and software:0.00428662274006
this conclusion is:0.00416194223089
the coherence protocols:0.00416133052552
invalidated based multiple:0.00416133052552
dsm systems include:0.00416133052552
while in software:0.00416133052552
between coherence protocols:0.00416133052552
coherence unit is:0.00416133052552
and consistency model:0.00416133052552
of coherence protocol:0.00416133052552
the following release:0.00416133052552
the strict single:0.00416133052552
traditional multiple writer:0.00416133052552
the logical sum:0.00416133052552
coherence protocol is:0.00416133052552
model in software:0.00416133052552
as we aware:0.00416133052552
affinity entry consistency:0.00416133052552
sequential consistency as:0.00416133052552
and message traffic:0.00416133052552
some improvements on:0.00416133052552
logical sum of:0.00416133052552
example we analyze:0.00416133052552
following release synchronization:0.00416133052552
the coherence unit:0.00416133052552
release synchronization operation:0.00416133052552
writer protocol by:0.00416133052552
adopted in software:0.00416133052552
receiving of acknowledgement:0.00416133052552
of acknowledgement can:0.00416133052552
for multiple writer:0.00416133052552
dsm systems and:0.00416133052552
acknowledgement can be:0.00416133052552
write invalidated based:0.00416133052552
on traditional multiple:0.00416133052552
improvements on traditional:0.00416133052552
1 the atomicity:0.00416133052552
for software dsm:0.00416133052552
protocol and event:0.00416133052552
messages entailed by:0.00416133052552
improved multiple writer:0.00416133052552
relaxing coherence protocol:0.00416133052552
writer protocol when:0.00416133052552
protocol and consistency:0.00416133052552
delay update protocol:0.00416133052552
make some improvements:0.00416133052552
the same location:0.00412568767231
cache coherence protocols:0.00401295642436
shared virtual memory:0.00401295642436
we design a:0.00394929730386
needed to support:0.00383767932864
can be delayed:0.00383767932864
coherence and event:0.00381486709414
the write notices:0.00381486709414
processor executes an:0.00381486709414
dsm system the:0.00381486709414
home based lazy:0.00381486709414
based lazy release:0.00381486709414
1 partial order:0.00381486709414
before 1 partial:0.00381486709414
consistency model and:0.00381486709414
the write write:0.00381486709414
3 the receiving:0.00381486709414
executes an acquire:0.00381486709414
t tell us:0.00381486709414
the happen before:0.00361214883967
consistency model we:0.00361214883967
the coherence protocol:0.00361214883967
release consistency lrc:0.00361214883967
the receiving of:0.00361214883967
until the following:0.00361214883967
coherence and consistency:0.00361214883967
modify the same:0.00361214883967
a new state:0.00351688424831
is very useful:0.00348572980295
consistency models for:0.00346828283897
tell us the:0.00346828283897
the false sharing:0.00346828283897
the ordering of:0.00337147957275
of cache coherence:0.00335666457113
we draw the:0.00335666457113
is the logical:0.00335666457113
protocol will be:0.00335666457113
is the more:0.0033240908041
describe the state:0.00326544367306
these two issues:0.00326544367306
be delayed until:0.00326544367306
propose a general:0.0030624834494
delayed until the:0.0030624834494
by other processors:0.00300971731827
the first time:0.00298344968566
protocol is used:0.00296197297789
as such the:0.00291837524519
x that follows:0.00277422035035
sequential consistency in:0.00277422035035
coherence unit in:0.00277422035035
dsm systems over:0.00277422035035
receive invalidate message:0.00277422035035
writer protocol if:0.00277422035035
only one writer:0.00277422035035
describe the complex:0.00277422035035
to implement dsm:0.00277422035035
of coherence is:0.00277422035035
consistency model focuses:0.00277422035035
years there are:0.00277422035035
but the ownership:0.00277422035035
also point that:0.00277422035035
read write false:0.00277422035035
coherence protocol further:0.00277422035035
memory access until:0.00277422035035
pages which will:0.00277422035035
atomicity demand relaxed:0.00277422035035
as w r:0.00277422035035
processor may not:0.00277422035035
at an acquire:0.00277422035035
protocol is adopted:0.00277422035035
dubios et al:0.00277422035035
message driven release:0.00277422035035
the coherent view:0.00277422035035
on relaxing coherence:0.00277422035035
another memory access:0.00277422035035
same page simultaneously:0.00277422035035
