

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Mon Mar 27 10:48:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      920|      920|  9.200 us|  9.200 us|  920|  920|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      918|      918|        20|          1|          1|   900|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     201|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      90|    -|
|Register         |        -|    -|    1018|     128|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1018|     419|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_145_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln16_fu_157_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln18_fu_261_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln23_fu_309_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln33_1_fu_333_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln33_fu_323_p2       |         +|   0|  0|  14|           6|           2|
    |empty_110_fu_185_p2      |         +|   0|  0|  13|           5|           2|
    |sub_ln23_fu_300_p2       |         -|   0|  0|  10|          10|          10|
    |sub_ln33_fu_219_p2       |         -|   0|  0|  17|          10|          10|
    |empty_111_fu_225_p2      |      icmp|   0|  0|   9|           5|           3|
    |empty_112_fu_231_p2      |      icmp|   0|  0|   9|           5|           1|
    |empty_114_fu_243_p2      |      icmp|   0|  0|   9|           5|           3|
    |empty_115_fu_249_p2      |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln16_fu_139_p2      |      icmp|   0|  0|  11|          10|           8|
    |icmp_ln18_fu_163_p2      |      icmp|   0|  0|   9|           5|           3|
    |empty_113_fu_237_p2      |        or|   0|  0|   2|           1|           1|
    |empty_116_fu_255_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln16_1_fu_177_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln16_2_fu_191_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln16_fu_169_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 201|         112|          81|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_phi_fu_105_p6      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge1_reg_101  |   9|          2|   32|         64|
    |ap_sig_allocacmp_c_load                   |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load      |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_load                   |   9|          2|    5|         10|
    |c_fu_64                                   |   9|          2|    5|         10|
    |indvar_flatten_fu_72                      |   9|          2|   10|         20|
    |r_fu_68                                   |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  90|         20|  106|        212|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_storemerge1_reg_101  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_storemerge1_reg_101   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_storemerge1_reg_101   |  32|   0|   32|          0|
    |c_fu_64                                    |   5|   0|    5|          0|
    |conv23_i_reg_417                           |  32|   0|   32|          0|
    |empty_113_reg_389                          |   1|   0|    1|          0|
    |empty_116_reg_393                          |   1|   0|    1|          0|
    |icmp_ln16_reg_368                          |   1|   0|    1|          0|
    |img_in_load_reg_407                        |  32|   0|   32|          0|
    |indvar_flatten_fu_72                       |  10|   0|   10|          0|
    |pad_img_addr_reg_397                       |  10|   0|   10|          0|
    |r_fu_68                                    |   5|   0|    5|          0|
    |select_ln16_1_reg_378                      |   5|   0|    5|          0|
    |select_ln16_reg_372                        |   5|   0|    5|          0|
    |sub_ln33_reg_384                           |   8|   0|   10|          2|
    |empty_113_reg_389                          |  64|  32|    1|          0|
    |empty_116_reg_393                          |  64|  32|    1|          0|
    |icmp_ln16_reg_368                          |  64|  32|    1|          0|
    |pad_img_addr_reg_397                       |  64|  32|   10|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1018| 128|  777|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|pad_img_address0  |  out|   10|   ap_memory|                                 pad_img|         array|
|pad_img_ce0       |  out|    1|   ap_memory|                                 pad_img|         array|
|pad_img_we0       |  out|    1|   ap_memory|                                 pad_img|         array|
|pad_img_d0        |  out|   32|   ap_memory|                                 pad_img|         array|
|img_in_address0   |  out|   10|   ap_memory|                                  img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|                                  img_in|         array|
|img_in_q0         |   in|   32|   ap_memory|                                  img_in|         array|
+------------------+-----+-----+------------+----------------------------------------+--------------+

