ğŸš€100 Days of RTL Coding Challenge

By Guru Nandini Devi | Verilog HDL | Digital Design | RTL Simulation

Welcome to my journey of exploring and mastering Register Transfer Level (RTL) design using Verilog HDL. This challenge is designed to strengthen my fundamentals in VLSI, covering combinational and sequential circuits, arithmetic units, and more â€” all backed by simulation and waveform verification.

ğŸ“… Weekly Progress Overview

ğŸ›  Week 1:

ğŸ§ Day -01: Basic Gates and Circuits
        AND, OR, NOT, NAND, NOR, XOR, XNOR Gates

ğŸ§ Day - 02: Half Adder

ğŸ§ Day - 03: Full Adder

ğŸ§ Day - 04: Half Subtractor

ğŸ§ Day - 05: Full Subtractor

ğŸ§ Day - 06: 2:1 Multiplexer

ğŸ§ Day - 07: 4:1 Multiplexer


ğŸ›  Week 2: 

ğŸ§ Day - 08:  8:1 Multiplexer 

ğŸ§ Day - 09:  1:2 Demultiplexer 

ğŸ§ Day - 10: 1:4 Demultiplexer 

ğŸ§ Day - 11: 2:4 Decoder 

ğŸ§ Day - 12: 3:8 Decoder 

ğŸ§ Day - 13: 4:2 Encoder 

ğŸ§ Day - 14: 8:3 Encoder


ğŸ›  Week 3:

ğŸ§ Day - 15:  Priority Encoder 

ğŸ§ Day - 16:  4-bit Ripple Carry Adder 

ğŸ§ Day - 17:  Carry Lookahead Adder 

ğŸ§ Day - 18:  2-bit Binary Multiplier 

ğŸ§ Day - 19:  BCD Adder 

ğŸ§ Day - 20:  Parity Generator 

ğŸ§ Day - 21:  Parity Checker


ğŸ›  Week 4: 

ğŸ§ Day - 22:  4-Bit ALU 

ğŸ§ Day - 23:  8-Bit ALU 

ğŸ§ Day - 24:  8-Bit ALU with 6 operations 

ğŸ§ Day - 25:  Binary to Gray 

ğŸ§ Day - 26:  Gray to Binary 

ğŸ§ Day - 27:  D-Flip Flop 

ğŸ§ Day - 28:  JK Flip Flop  



ğŸ›  Week 5: 

ğŸ§ Day - 29:  T Flipflop 

ğŸ§ Day - 30:  SR Flipflop 

ğŸ§ Day - 31:  D Latch 

ğŸ§ Day - 32:  JK Latch 

ğŸ§ Day - 33:  T Latch 

ğŸ§ Day - 34:  Left Shift register 

ğŸ§ Day - 35:  Right Shift register 


ğŸ“Œ Tools & Technologies
Verilog HDL

Simulation Tools : EDA Playground

GTKWave (for waveform analysis)

GitHub for version control and portfolio building

ğŸš€ Whatâ€™s Next?
The upcoming weeks will explore:

âœ”ï¸ Sequential Machines (FSMs)

âœ”ï¸ Memory Elements (RAM/ROM)

âœ”ï¸ Counters, Timers

âœ”ï¸ Testbench Design

âœ”ï¸ Mini RTL Projects


ğŸ‘©â€ğŸ’» Connect With Me
If youâ€™re passionate about VLSI, RTL Design, or Verilog, feel free to connect and collaborate!

ğŸ“Œ #100DaysOfRTL | #Verilog | #VLSI | #DigitalDesign | #HardwareDevelopment


