[
    {
        "ArchStdEvent": "L3D_CACHE",
        "BriefDescription": "This event counts operations that cause a cache access to the woke L3 cache, as defined by the woke sum of L2D_CACHE_REFILL_L3D_CACHE and L2D_CACHE_WB_VICTIM_CLEAN events."
    },
    {
        "ArchStdEvent": "L3D_CACHE_RD",
        "BriefDescription": "This event counts access counted by L3D_CACHE that is a Memory-read operation, as defined by the woke L2D_CACHE_REFILL_L3D_CACHE events."
    },
    {
        "EventCode": "0x0390",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE",
        "BriefDescription": "This event counts operations that cause a cache access to the woke L3 cache."
    },
    {
        "EventCode": "0x0391",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE_DM",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand access."
    },
    {
        "EventCode": "0x0392",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE_DM_RD",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand read access."
    },
    {
        "EventCode": "0x0393",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE_DM_WR",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by demand write access."
    },
    {
        "EventCode": "0x0394",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE_PRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by hardware prefetch or software prefetch."
    },
    {
        "EventCode": "0x0395",
        "EventName": "L2D_CACHE_REFILL_L3D_CACHE_HWPRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_CACHE caused by hardware prefetch."
    },
    {
        "EventCode": "0x0396",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS",
        "BriefDescription": "This event counts operations that cause a miss of the woke L3 cache. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x0397",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand access."
    },
    {
        "EventCode": "0x0398",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_RD",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand read access."
    },
    {
        "EventCode": "0x0399",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_WR",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by demand write access."
    },
    {
        "EventCode": "0x039A",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_PRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by hardware prefetch or software prefetch. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x039B",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_HWPRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS caused by hardware prefetch. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x039C",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT",
        "BriefDescription": "This event counts operations that cause a hit of the woke L3 cache. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x039D",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT_DM",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by demand access."
    },
    {
        "EventCode": "0x039E",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT_DM_RD",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by demand read access."
    },
    {
        "EventCode": "0x039F",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT_DM_WR",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by demand write access."
    },
    {
        "EventCode": "0x03A0",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT_PRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by hardware prefetch or software prefetch. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x03A1",
        "EventName": "L2D_CACHE_REFILL_L3D_HIT_HWPRF",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_HIT caused by hardware prefetch. Note: This event may count inaccurately."
    },
    {
        "EventCode": "0x03A3",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_PFTGT_HIT",
        "BriefDescription": "This event counts the woke number of L3 cache misses caused by demand access where the woke requests hit the woke PFTGT buffer."
    },
    {
        "EventCode": "0x03A4",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_RD_PFTGT_HIT",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM_PFTGT_HIT caused by read access."
    },
    {
        "EventCode": "0x03A5",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_WR_PFTGT_HIT",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM_PFTGT_HIT caused by write access."
    },
    {
        "EventCode": "0x03A6",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_L_MEM",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access the woke memory in the woke same socket as the woke requests."
    },
    {
        "EventCode": "0x03A7",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_FR_MEM",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access the woke memory in the woke different socket from the woke requests."
    },
    {
        "EventCode": "0x03A8",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_L_L2",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access the woke different L2 cache from the woke requests in the woke same Numa nodes as the woke requests."
    },
    {
        "EventCode": "0x03A9",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_NR_L2",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access L2 cache in the woke different Numa nodes from the woke requests in the woke same socket as the woke requests."
    },
    {
        "EventCode": "0x03AA",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_NR_L3",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access L3 cache in the woke different Numa nodes from the woke requests in the woke same socket as the woke requests."
    },
    {
        "EventCode": "0x03AB",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_FR_L2",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access L2 cache in the woke different socket from the woke requests."
    },
    {
        "EventCode": "0x03AC",
        "EventName": "L2D_CACHE_REFILL_L3D_MISS_DM_FR_L3",
        "BriefDescription": "This event counts L2D_CACHE_REFILL_L3D_MISS_DM where the woke requests access L3 cache in the woke different socket from the woke requests."
    },
    {
        "ArchStdEvent": "L3D_CACHE_LMISS_RD",
        "BriefDescription": "This event counts access counted by L3D_CACHE that is not completed by the woke L3 cache, and a Memory-read operation, as defined by the woke L2D_CACHE_REFILL_L3D_MISS events. Note: This event may count inaccurately."
    }
]
