INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'CSDL_GUEST' on host 'desktop-hhkudfn' (Windows NT_amd64 version 6.2) on Thu Nov 30 16:23:24 +0900 2023
INFO: [HLS 200-10] In directory 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM'
Sourcing Tcl script 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project 4_gemm_zcu104 
INFO: [HLS 200-10] Opening project 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104'.
INFO: [HLS 200-1510] Running: set_top mm 
INFO: [HLS 200-1510] Running: add_files gemm.cc 
INFO: [HLS 200-10] Adding design file 'gemm.cc' to the project
INFO: [HLS 200-1510] Running: add_files gemm.h 
INFO: [HLS 200-10] Adding design file 'gemm.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb gemm_tb.cc 
INFO: [HLS 200-10] Adding test bench file 'gemm_tb.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 56814
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.163 seconds; current allocated memory: 106.109 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.546 seconds; current allocated memory: 107.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (gemm.cc:40:7)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (gemm.cc:43:13)
INFO: [HLS 214-186] Unrolling loop 'col' (gemm.cc:40:7) in function 'mm' completely with a factor of 8 (gemm.cc:15:0)
INFO: [HLS 214-186] Unrolling loop 'product' (gemm.cc:43:13) in function 'mm' completely with a factor of 8 (gemm.cc:15:0)
INFO: [HLS 214-248] Applying array_partition to 'A_buff': Complete partitioning on dimension 2. (gemm.cc:25:8)
INFO: [HLS 214-248] Applying array_partition to 'B_buff': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (gemm.cc:26:8)
INFO: [HLS 214-248] Applying array_partition to 'AB_buff': Complete partitioning on dimension 2. (gemm.cc:27:8)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:34:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:34:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:35:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:35:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:53:2) has been inferred on bundle 'AB_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:53:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.37 seconds; current allocated memory: 108.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 108.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 115.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 117.332 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mm' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mm' (gemm.cc:13)...56 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 140.613 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'AB_buff' (gemm.cc:47:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 171.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 176.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 177.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 180.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 180.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 182.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 182.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 182.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 182.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 183.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 183.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 186.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 189.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_row' pipeline 'row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.936 seconds; current allocated memory: 196.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 201.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_A_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.65 seconds; current allocated memory: 206.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.056 seconds; current allocated memory: 212.539 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.994 seconds; current allocated memory: 222.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 4 seconds. Elapsed time: 26.152 seconds; current allocated memory: 116.633 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 5 seconds. Total elapsed time: 38.984 seconds; peak allocated memory: 222.785 MB.
